<!--                                                                      -->
<!--                                                                      -->
<!-- Generated by Semifore, Inc. csrCompile                               -->
<!--    HTML output                                                       -->
<html>
 <head>
  <title>Addressmap Information for 'pub_lpddr4'</title>
  <meta http-equiv="Cache-Control" content="no-store, no-cache, must-revalidate">
  <meta http-equiv="Expires" content="0">
  <meta http-equiv="Pragma" content="no-cache">
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <style type="text/css">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2015. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrStyles.css
    *
    * $Revision: 1.20 $
    * $Date: 2015/09/06 01:23:08 $
    *
    * @(#)$Id: csrStyles.css,v 1.20 2015/09/06 01:23:08 weber Exp $
    *
    * These are the CSS Styles attributes for the HTML pages
    *
   */
   
   body {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   	margin: 0px;
           text-align: left;
           padding: 0px;
   	color: #4f6b72;
   	background-color: #e7e7e7;
   }
   
   a {
   	color: #c75f3e;
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   
   
   
   }
   
   div {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   }
   
   table {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   
   
   	border-collapse: collapse;
   	margin-top: 2px;
   	margin-bottom: 2px;
   }
   
   
   th {
   	font: bold 7pt  Arial, Helvetica, sans-serif;
   	color: #4f6b72;
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   
   	letter-spacing: 1px;
   	text-align: left;
   	padding: 6px 6px 6px 12px;
   	background-color: #CAE8EA;
   }
   
   th.component {
           background-color: #FFCCFF;
   }
   
   th.addressmap {
           background-color: #CAE8EA;
   }
   
   th.register {
   	background-color: #CCFFCC;
   }
   
   th.group {
   	background-color: #FFFFCC;
   }
   
   th.union {
   	background-color: #CCCC00;
   }
   
   th.wideregister {
   	background-color: #FFCCCC;
   }
   
   th.memory {
   	background-color: #CCCCFF;
   }
   
   th.widememory {
   	background-color: #FF88FF;
   }
   
   th.submemory {
   	background-color: #CCCCFF;
   }
   
   th.field {
   	background-color: #CCFFFF;
   }
   
   
   td {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   	padding: 6px 6px 6px 12px;
   	color: #4f6b72;
   	text-align: left;
   }
   
   td.noborder {
   	border-right: 0px none #C1DAD7;
   	border-left: 0px none #C1DAD7;
   	border-bottom: 0px none #C1DAD7;
   	border-top: 0px none #C1DAD7;
   	background-color: #FFF;
   	text-align: left;
   }
   
   .addrMapClass
   {
   }
   
   
   .addrMapContent
   {
   }
   
   .frdiv {
   	float: right;
   }
   
   .fldiv {
   	float: left;
   	margin-right: 10px;
   }
   
   .window 
   {
     background-color: white; 
     border-color:  #7BA7E1;
     border-style: solid; 
     border-width: 1px;
     margin: 0px;
     padding: 0px;
     position: absolute;
     visibility: hidden;
   }
   
   .windowTitleBar 
   {
     background-color: #7BA7E1;
     border-style: none;
     color: white;
     font: bold 11pt auto  Arial, Helvetica, sans-serif;	
     margin-left: 6px;
     margin-right: 6px;
   }
   
   .windowList 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     margin: 0px;
     padding: 2px;
     position: absolute;
     left: 10px;
     top: 100px;
     width: 100px;
     height: 200px;
     visibility: hidden;
   }
   
   .windowListArea 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     text-align: center;
     margin: 0px 0px 0px 0px;
     overflow: auto;
     
   }
  </style>
  <script type="text/javascript">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2018. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrJava.js
    *
    * $Revision: 1.75 $
    * $Date: 2018/02/22 02:35:02 $
    *
    * @(#)$Id: csrJava.js,v 1.75 2018/02/22 02:35:02 weber Exp $
    *
    * These are the Java Script functions for the HTML pages.
    *
   */
   
   var xmlDoc                   = 0;
   var debug                    = 0;
   var def_lookup_table         = new Array();
   var object_array             = new Array();
   var topDefinition_array      = new Array();
   var topObjectRefNames_array  = new Array();
   var definitions_array        = new Array();
   var csrNode_array            = new Array();
   var globalShowFileInfo       = false;
   var globalShowHeaderFileInfo = false;
   var globalShowEnumInfo       = false;
   var fileInfoDiv              = null;
   
   function csrNode() {
     this.referenceType = 0;
     this.referenceName = 0;
     this.definitionPtr = 0;
     this.objectIndex   = 0;
     this.divParent     = 0;
     this.divChild      = 0;
     this.visibility    = 0;
     this.addressMapWindow = 0;
     
     this.click = function() {
       if ( this.visibility == 0 )
       {
         //      alert('open ' + this.referenceName);
         printDefinition(this);
         this.visibility = 1;
         
         // window.location.hash = this.referenceName + 'Link';
         // if (mouseposy > 700 ) scrollBy(0,100);
       } else
       {
         //      alert('close' +  this.referenceName);
         this.divParent.removeChild(this.divChild);
         this.visibility = 0;
   
         //window.location.hash = this.referenceName + 'Link';
         
       }
     }
   
     this.expand = function() {
       if ( this.visibility == 0 )
       this.click();
     }
   
     this.collapse = function() {
       if (this.visibility == 1 )
       this.click();
     }
   
     this.showFileInfo = function () {
        return globalShowFileInfo;
     }
   
     this.showHeaderFileInfo = function () {
        return globalShowHeaderFileInfo;
     }
   
     this.showEnumInfo = function () {
        return globalShowEnumInfo;
     }
   }
   
   //debug alrets
   function alertd( msg ) 
   {
     if (debug) 
       alert(msg);
   }
   
   var mouseposx = 0;
   var mouseposy = 0;
   
   function getMousePos(e) {
     
   	if (!e) var e = window.event;
   	
   	if (e.pageX || e.pageY) 	{
   		mouseposx = e.pageX;
   		mouseposy = e.pageY;
   	}
   	else if (e.clientX || e.clientY) 	{
   		mouseposx = e.clientX + document.body.scrollLeft
   			+ document.documentElement.scrollLeft;
   		mouseposy = e.clientY + document.body.scrollTop
   			+ document.documentElement.scrollTop;
   	}
   }
   
   function redrawAll ()
   {
      var topObject;
   
      for (var i=0; i < topObjectRefNames_array.length; i++) {
         topObject = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (topObject != null) {
            topObject.click();
            topObject.click();
         }
      }
   }
   
   function globalFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowFileInfo = checkbox.checked;
   
         if (globalShowFileInfo) {
            printFileInfo();
         }
         else {
            var docinfo = document.getElementById('docinfo');
            if ((docinfo != null) && (fileInfoDiv != null)) {
               docinfo.removeChild(fileInfoDiv);
            }
         }
         redrawAll();
      }
   }
   
   function globalHeaderFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowHeaderFileInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   function globalEnumInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalEnumInfoCheckBox');
   
      if (checkbox != null) {
         globalShowEnumInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   //import XML
   function importXML(xmlId)
   {
      xmlDoc = document.getElementById(xmlId);
      if (xmlDoc) {
         init();
      }
   }
   
   
   //parser helpers
   function getNodes_tag(node, tag)
   {
      return node.getElementsByTagName('csr:' + tag);
   }
   
   function getNodeValue_tag(node, tag)
   {
      var nodelist;
   
      nodelist = node.getElementsByTagName('csr:' + tag);
      if (nodelist.length > 0) {
         if (nodelist[0].firstChild) {
            return nodelist[0].firstChild.nodeValue;
         }
         else {
            return '';
         }
      }
      else {
         return '';
      }
   }
   
   function getNodeValue(node)
   {
     for (var i=0; node[0].childNodes.length; i++ )
       {
         
         if (node[0].childNodes[i].nodeType != 1) continue;
         return node[0].childNodes[i].firstChild.nodeValue
   
       }
   }
   
   function getNodeValue_description(node) 
   {
     var description = getNodes_tag(node,'description');
   
     if (description.length < 1)
       return '';
   
     var ptags = getNodes_tag(description[0],'p');
     var ret_string = '';
     
     for (var i=0; i < ptags.length; i++) {
        if (ptags[i].firstChild) {
           ret_string += '<p>' + ptags[i].firstChild.nodeValue + '</p>';
        }
        else {
           ret_string += '<p></p>';
        }
     }
     
     return ret_string;
   }
   
   function getNodeValue_attributes(node)
   {
      var attributesTag = getNodes_tag(node,'attributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function getNodeValue_fieldAttributes(node)
   {
      var attributesTag = getNodes_tag(node,'fieldAttributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function init() 
   {
     setGlobals();
   
     if (globalShowFileInfo) {
        printFileInfo();
     }
     
     printTopObjects();
     
   }
   
   function printHeader() 
   {
     header = document.getElementById('docheader');
     //header.innerHTML = "Header Text Goes Here";
   }
   
   
   function printFooter() 
   {
     footer = document.getElementById('docfooter');
     //footer.innerHTML = "Footer Text Goes Here";
   }
   
   
   function setGlobals() 
   {
     var checkbox;
   
     alertd(xmlDoc);
   
     checkbox = document.getElementById('globalFileInfoCheckBox');
     if (checkbox != null) {
        globalShowFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
     if (checkbox != null) {
        globalShowHeaderFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalEnumInfoCheckBox');
     if (checkbox != null) {
        globalShowEnumInfo = checkbox.checked;
     }
   
     // get the object elements
     object_array = getNodes_tag(xmlDoc,'csrObject');
     alertd('number of object_array elements=' + object_array.length);
   
     // create 2D lookup table array
     for (var i=0; i < object_array.length; i++)
       {
         def_lookup_table[i] = new Object();
         csrNode_array[i] = new Object();
       }
   
     // get the top definition elements
     for (var i=0; i < object_array.length; i++ )
       {
         topDefinition_array[i] = getNodes_tag(object_array[i],'topDefinition'); 
       }
     alertd('number of topDefinition_array elements=' + topDefinition_array.length);
   
     // get the referenece names of the top level modules
     for (var i=0; i < topDefinition_array.length; i++)
       {
         topObjectRefNames_array[i] = getNodeValue(topDefinition_array[i]);
         alertd('topObjectRefNames_array[' + i + ']=' + topObjectRefNames_array[i]);
       }
     
      
     // get definition elements
     for (var i=0; i < object_array.length; i++) 
       {
         definitions_array[i] = getNodes_tag(object_array[i],'definition');
       }
     alertd('number of definitions_array element=' + definitions_array.length);
     //alertd('definitions_array[0] =' + definitions_array[0].length + ' elements');
   
     // populate the definitions lookup table
     for ( var i=0; i < object_array.length; i++) 
       {
         for (var j=0; j < definitions_array[i].length; j++)
   	{
   	  referenceName = getNodeValue_tag(definitions_array[i][j], "referenceName");
   	  referenceType = getNodeValue_tag(definitions_array[i][j], "referenceType");
   	  def_lookup_table[i][referenceName] = definitions_array[i][j];
   	  
   	  var csrNode_obj = new csrNode();
   
   	  csrNode_obj.referenceName = referenceName;
   	  csrNode_obj.referenceType = referenceType;
   	  csrNode_obj.definitionPtr = definitions_array[i][j];
   	  csrNode_obj.objectIndex   = i;
   	  
   	  csrNode_array[i][referenceName] = csrNode_obj;
   	}
       
       }
   }
   
   
   function printFileInfo()
   {
      var docinfo = document.getElementById('docinfo');
   
      if (docinfo != null) {
         var inputFilesNodes = getNodes_tag(xmlDoc,'inputFiles');
         var includedFilesNodes = getNodes_tag(xmlDoc,'includedFiles');
         var configurationFilesNodes = getNodes_tag(xmlDoc,'configurationFiles');
         var fileNodes;
         var filename;
         var fileversionNodes;
         var table;
         var body;
         var row;
         var cell;
   
         fileInfoDiv = document.createElement('DIV');
   
         if (inputFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Input Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(inputFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (includedFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Included Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(includedFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (configurationFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Configuration Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(configurationFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         docinfo.appendChild(fileInfoDiv);
      }
   }
   
   function printTopObjects()
   {
     var csrNode;
     //print top level modules
     for ( var i=0; i < topObjectRefNames_array.length; i++)
       {
         csrNode = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (csrNode.referenceType == 'component') {
            printTopComponentTable(csrNode);
         }
         else {
            printTopAddressmapTable(csrNode);
         }
         csrNode.expand();
       }
   }
   
   function csrNodeLookup(objectIndex, referenceName)
   {
      return csrNode_array[objectIndex][referenceName];
   }
   
   function printDefinition(csrNode)
   {
     
     referenceType = csrNode.referenceType;
   
     //case  
     switch (referenceType) 
       {
       case "component":
         printComponentDefinition(csrNode);
         break;
       case "addressmap":
         printAddressmapDefinition(csrNode);
         break;
       case "group":
         printGroupDefinition(csrNode);
         break;
       case "union":
         printUnionDefinition(csrNode);
         break;
       case "register":
         printRegisterDefinition(csrNode);
         break;
       case "wideregister":
         printWideRegisterDefinition(csrNode);
         break;
       case "memory":
         printMemoryDefinition(csrNode);
         break;
       case "widememory":
         printWideMemoryDefinition(csrNode);
         break;
       default:
         alertd('No default referenceType!');
       }
   }
   
   function printLeafDefinition(csrNode) 
   {
     referenceName_array = csrNode.referenceName.split(".");
   
     //print the def top down
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         csrNode.expand();
         parent_ref = refName + '.';
       }
   
     //jump the window the the leaf link
     window.location.hash = '#' + csrNode.referenceName + 'Link';
   
     //move the address map so it remains onscreen
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         if (csrNode.addressMapWindow) {
            csrNode.addressMapWindow.window.style.top =
               document.body.scrollTop + 25; 
         }
         parent_ref = refName + '.';
       }
   
   
     //highlight the div
     //highLightDiv(csrNode.referenceName);
     unhighLightDiv(csrNode.referenceName);
   
   }
   
   
   function printTopComponentTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printTopAddressmapTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = csrNode.referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'AddrMapLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
     
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printComponentDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var componentDefContentDiv = document.createElement('DIV');
     componentDefContentDiv.style.marginLeft = "25px";
     componentDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = componentDefContentDiv;
   
     var identifier          = getNodeValue_tag(xmlNode,"identifier");
     var title               = getNodeValue_tag(xmlNode,"title");
     var description         = getNodeValue_description(xmlNode);
     var filename            = getNodeValue_tag(xmlNode,"filename");
     var linenumber          = getNodeValue_tag(xmlNode,"linenumber");
     var attributes          = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     printRefInfoTable( tableData_array, componentDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( componentDefContentDiv );
   
     printComponentReference_links( csrNode );
   
   }
   
   function printAddressmapDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var moduleDefContentDiv = document.createElement('DIV');
     moduleDefContentDiv.style.marginLeft = "25px";
     //moduleDefContentDiv.id = domParentNode.id + 'DefContentDiv';
     moduleDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = moduleDefContentDiv;
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var addressmapReference =
                           getNodeValue_tag(xmlNode,"addressmapReference");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (addressmapReference != '') {
        tableData_array['Reference']  = addressmapReference;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     if (csrNode.showHeaderFileInfo()) {
        if (addressMacro != '') {
           tableData_array['Address Macro'] = addressMacro;
        }
        if (offsetMacro != '') {
           tableData_array['Offset Macro'] = offsetMacro;
        }
        if (typeName != '') {
           tableData_array['Type Name'] = typeName;
        }
     }
   
     printRefInfoTable( tableData_array, moduleDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( moduleDefContentDiv );
   
     printReference_links( csrNode );
   
   }
   
   
   function printReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         tableData_array[referenceType] = '<a id="' + referenceName + 'Link" name="'+ referenceName + 'Link" ' + 'href="javascript:void(0);" onclick="csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         printRefInfoTable( tableData_array, referenceDiv, referencedCsrNode);
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   
   function printComponentReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
     var table;
     var body;
     var row;
     var cell;
     var theData;
     var theLink;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         table = document.createElement('TABLE');
         body = document.createElement('TBODY');
         row = document.createElement('TR');
   
         cell              = document.createElement('TH');
         theData           = document.createElement("div");
         theData.innerHTML = referenceType; 
         cell.appendChild(theData);
         cell.className = referenceType;
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'Link';
         theLink.innerHTML = '<a id="' + referenceName + 'Link" href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'AddrMapLink';
         theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         body.appendChild(row);
         table.appendChild(body);
         referenceDiv.appendChild(table);
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   function printGroupDefinition(csrNode)
   {
   
     var groupReferenceName        = csrNode.referenceName;
     var groupParentDiv            = document.getElementById(groupReferenceName);
     
     csrNode.divParent = groupParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var groupDiv                  = document.createElement('DIV');
     groupDiv.id               = groupParentDiv.id + "child";
     groupDiv.style.marginLeft = "25px";
     
     csrNode.divChild = groupDiv;
   
     groupParentDiv.appendChild(groupDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, groupDiv, csrNode);
   
   
     printReference_links(csrNode);
   
   }
   
   function printUnionDefinition(csrNode)
   {
   
     var unionReferenceName        = csrNode.referenceName;
     var unionParentDiv            = document.getElementById(unionReferenceName);
     
     csrNode.divParent = unionParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var unionDiv                  = document.createElement('DIV');
     unionDiv.id               = unionParentDiv.id + "child";
     unionDiv.style.marginLeft = "25px";
     
     csrNode.divChild = unionDiv;
   
     unionParentDiv.appendChild(unionDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
       tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, unionDiv, csrNode);
   
     printReference_links(csrNode);
   
   }
   
   function printRegisterDefinition(csrNode) 
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var aliasOf         = getNodeValue_tag(xmlNode,"aliasOf");
     var aliases         = getNodes_tag(xmlNode,'aliases');
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"registerResetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"registerResetMask");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (aliasOf != '') {
        tableData_array['Alias Of'] = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasOf + '\'));">' + aliasOf + '</a>';
     }
     if (aliases.length > 0) {
        var aliasList = getNodes_tag(aliases[0],'alias');
        var aliasesString = '';
        var aliasValue;
        if (aliasList[0].firstChild) {
              aliasValue = aliasList[0].firstChild.nodeValue;
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
        }
        for ( var i=1; i < aliasList.length; i++ ) {
           if (aliasList[i].firstChild) {
              aliasValue = aliasList[i].firstChild.nodeValue;
              aliasesString += '<br>';
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
           }
        }
        tableData_array['Aliases'] = aliasesString;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? '1': '0');
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
   }
   
   function printCsrBitFields( csrNode )
   {
     var xmlNode = csrNode.definitionPtr;
    
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var fieldsHaveClockDomains =
        (getNodeValue_tag(xmlNode, "clockDomains") == 'true');
     var fieldsHaveSynchronizer =
        (getNodeValue_tag(xmlNode, "synchronizers") == 'true');
     var fieldsHaveAttributes =
        (getNodeValue_tag(xmlNode, "fieldsHaveAttributes") == 'true');
     var headers;
   
   //Header Row
     headers = ['Identifier', 'Title', 'Bit', 'Access', 'Reset'];
     if (fieldsHaveClockDomains) {
        headers.push('Clock Domain');
     }
     if (fieldsHaveSynchronizer) {
        headers.push('Synchronizer');
     }
     if (fieldsHaveAttributes) {
        headers.push('Attributes');
     }
     headers.push('Description');
   
     var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
        
         var container     = document.createElement('TH');
         var theData       = document.createElement('DIV');
         theData.innerHTML = headers[i];
         container.className = csrNode.referenceType;
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
     var bitfields = getNodes_tag(xmlNode,'bitfield');
   
     
   
     for ( var i=0; i < bitfields.length; i++ )
       {
         var identifier  = getNodeValue_tag(bitfields[i],"identifier");
         var title       = getNodeValue_tag(bitfields[i],"title");
         var msb         = getNodeValue_tag(bitfields[i],"msb");
         var lsb         = getNodeValue_tag(bitfields[i],"lsb");
   
         if (msb == lsb) 
   	var bit         = '[' + msb + ']';
         else 
   	var bit         = '[' + msb + ':' + lsb +']';
         
   
         var access      = getNodeValue_tag(bitfields[i],"access");
         var reset       = getNodeValue_tag(bitfields[i],"resetValue");
         var description = getNodeValue_description(bitfields[i]);
         var attributes  = getNodeValue_fieldAttributes(bitfields[i]);
   
         var clockDomain    = getNodeValue_tag(bitfields[i],"clockDomain");
         var synchronizer   = getNodeValue_tag(bitfields[i],"synchronizer");
   
         var widthMacro     = getNodeValue_tag(bitfields[i],"widthMacro");
         var msbMacro       = getNodeValue_tag(bitfields[i],"msbMacro");
         var lsbMacro       = getNodeValue_tag(bitfields[i],"lsbMacro");
         var rangeMacro     = getNodeValue_tag(bitfields[i],"rangeMacro");
         var resetMacro     = getNodeValue_tag(bitfields[i],"resetMacro");
         var getMacro       = getNodeValue_tag(bitfields[i],"getMacro");
         var setMacro       = getNodeValue_tag(bitfields[i],"setMacro");
   
         var filename       = getNodeValue_tag(bitfields[i],"filename");
         var linenumber     = getNodeValue_tag(bitfields[i],"linenumber");
         var enums          = getNodes_tag(bitfields[i], "enumeration");
   
         var row_data;
   
         row_data = [identifier, title, bit, access.toUpperCase(), reset];
         if (fieldsHaveClockDomains) {
            row_data.push(clockDomain);
         }
         if (fieldsHaveSynchronizer) {
            row_data.push(synchronizer);
         }
         if (fieldsHaveAttributes) {
            row_data.push(attributes);
         }
         row_data.push(description);
         row         = document.createElement('TR');
         
         for ( var j=0; j<row_data.length; j++ ) {
            var container     = document.createElement('TD');
            var theData       = document.createElement('DIV');
            theData.innerHTML = row_data[j];
            container.appendChild(theData);
            row.appendChild(container);
         }
         tmp.appendChild(row);
   
         //FIX ME SNPS title check not cool (there for reserved fields)
         if (
            (
               csrNode.showFileInfo() ||
               csrNode.showHeaderFileInfo() ||
               (csrNode.showEnumInfo() && enums && (enums.length > 0))
               ) &&
            (title != "-") &&
            (csrNode.referenceType != 'wideregister')
            ) {
            row         = document.createElement('TR');
            var container     = document.createElement('TD');
            container.colSpan = row_data.length;
            container.style.backgroundColor = "#e7e7e7";
           
            if (csrNode.showFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Filename']   = filename;
              tableData_array['Linenumber'] = linenumber;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showHeaderFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Width Macro']   = widthMacro;
              tableData_array['Range Macro']   = rangeMacro;
              tableData_array['Msb Macro']     = msbMacro;
              tableData_array['Lsb Macro']     = lsbMacro;
              tableData_array['Reset Macro']   = resetMacro;
              tableData_array['Set Macro']     = setMacro;
              tableData_array['Get Macro']     = getMacro;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showEnumInfo() && enums && (enums.length > 0)) {
              var enumDiv = printFieldEnumTable(csrNode, enums);
              container.appendChild(enumDiv);
            }
   
            row.appendChild(container);
   
            tmp.appendChild(row);
         }
         
   
         
       }
     
     csrNode.divChild.appendChild(tableEl);
     
   }
   
   function printFieldEnumTable( csrNode, enums )
   {
     var enumDiv       = document.createElement('DIV');
     enumDiv.className = "fldiv";
     var table = document.createElement('TABLE');
     var body = document.createElement('TBODY');
   
     var titles = (getNodeValue_tag(enums[0], "titles") == 'true');
     var descriptions = (getNodeValue_tag(enums[0], "descriptions") == 'true');
     var hasPartialAccess =
        (getNodeValue_tag(enums[0], "enumeratorsHavePartialAccess") == 'true');
   
     var headerCells = [];
     if (titles) {
        headerCells.push('Title');
     }
     headerCells.push('Identifier');
     headerCells.push('Value');
     if (hasPartialAccess) {
        headerCells.push('Access')
     }
     if (descriptions) {
        headerCells.push('Description')
     }
   
     var headerRow = document.createElement('TR');
     for ( var i=0; i < headerCells.length; i++ ) {
       var container     = document.createElement('TH');
       var theData       = document.createElement('DIV');
       theData.innerHTML = headerCells[i];
       container.appendChild(theData);
       container.className = csrNode.referenceType;
       container.className = 'field';
       headerRow.appendChild(container);
     }
     body.appendChild(headerRow);
   
     var enumerators = getNodes_tag(enums[0], "enumerator");
     for (var e=0; e < enumerators.length; e++) {
       var row = document.createElement('TR');
       var identifier = getNodeValue_tag(enumerators[e], "identifier");
       var value = getNodeValue_tag(enumerators[e], "value");
       var title;
       var description;
       var access;
       var cells = [];
       if (titles) {
         title = getNodeValue_tag(enumerators[e], "title");
         cells.push(title);
       }
       cells.push(identifier);
       cells.push(value);
       if (hasPartialAccess) {
         access = getNodeValue_tag(enumerators[e], "enumeratorAccess");
         cells.push(access);
       }
       if (descriptions) {
         description = getNodeValue_tag(enumerators[e], "description");
         cells.push(description);
       }
         
       for ( var i=0; i < cells.length; i++ ) {
         var container     = document.createElement('TD');
         var theData       = document.createElement('DIV');
         theData.innerHTML = cells[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
       body.appendChild(row);
     }
   
     table.appendChild(body);
     enumDiv.appendChild(table);
     return enumDiv;
   }
   
   function printWideRegisterDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? "1": "0");
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
     printReference_links( csrNode );
     
   
   }
   
   function printMemoryDefinition(csrNode) 
   {
     var memoryReferenceName = csrNode.referenceName;
     var memoryParentDiv     = document.getElementById(memoryReferenceName);
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = memoryParentDiv;
   
     var memoryDiv              = document.createElement('DIV');
   
     memoryDiv.id               = memoryParentDiv.id + "child";
     memoryDiv.style.marginLeft = "25px";
     csrNode.divChild = memoryDiv;
     memoryParentDiv.appendChild(memoryDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"resetMask");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, memoryDiv, csrNode);
   
     printReference_links(csrNode);
   }
   
   function printWideMemoryDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printReference_links( csrNode );
   
   }
   
   
   function printRefInfoTable( refArray, domParentNode, csrNode ) 
   {
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
   
     for ( var type in refArray )
       {
         var row = document.createElement('TR');
         
         //headings
         var container = document.createElement('TH');
         //     var theData   = document.createTextNode(node);
         var theData = document.createElement('DIV');
         theData.innerHTML = type;
   
         container.className = csrNode.referenceType;
   
         container.appendChild(theData);
         row.appendChild(container);
         
         //values
         container     = document.createElement('TD');
         container.className = "noborder";
         //      theData       = document.createTextNode(refArray[type]);
         var theData = document.createElement('DIV');
         theData.innerHTML = refArray[type];
   
         container.appendChild(theData);
         row.appendChild(container);
         
         tmp.appendChild(row);
       }
     
     domParentNode.appendChild(tableEl);
   }
   
   function printAddressMap(objectIndex, referenceName)
   {
     var csrNode;
    
     csrNode = csrNodeLookup(objectIndex, referenceName);
   
     //if window is already open, close it
     if (csrNode.addressMapWindow) {
       if (csrNode.addressMapWindow.opened)
         return;
       else csrNode.addressMapWindow.open()
     }
   
     csrNode.addressMapWindow = new Window( document.body.clientWidth - 625, 25, 600, 400, 'AddrMap' + objectIndex );
   
     var addrMapDiv       = document.createElement('DIV');
     addrMapDiv.id        = 'AddrMap' + objectIndex;
     addrMapDiv.style.marginLeft = "10px";
     addrMapDiv.style.marginRight = "10px";
     addrMapDiv.style.marginTop = "10px";
     addrMapDiv.style.marginBottom = "10px";
   
     
     csrNode.addressMapWindow.changeTitle( 'Address Map for ' + referenceName );
   
     addressMapEntries = getNodes_tag(csrNode.definitionPtr,'addressMapEntry');
   
     alertd('addressMapEntries=' + addressMapEntries.length);
   
     var tableEl = document.createElement('TABLE');
     tableEl.width = "550px";
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var headers = ['Address', 'Instance Name'];
   
      var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
         var container        = document.createElement('TH');
         var theData          = document.createElement('DIV');
         theData.innerHTML    = headers[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
   
     for ( var i=0; i < addressMapEntries.length; i++)
       {
         var print = false;
         var referenceName = getNodeValue_tag(addressMapEntries[i],"referenceName");
         var instanceName  = getNodeValue_tag(addressMapEntries[i],"instanceName");
         var referencedObj = csrNodeLookup(objectIndex, referenceName);
   
   
         var addressLow    = getNodeValue_tag(addressMapEntries[i],"addressLow");
         var addressHigh   = getNodeValue_tag(addressMapEntries[i],"addressHigh");
         
         if (addressLow == addressHigh) 
   	var addressRange = addressHigh;
         else
   	var addressRange = addressLow + ' - ' + addressHigh;
         
         if ( referencedObj ) 
   	{
   	  if (
                (referencedObj.referenceType == "register") ||
                (referencedObj.referenceType == "wideregister") ||
                (referencedObj.referenceType == "memory") ||
                (referencedObj.referenceType == "widememory")
             )
   	    {
   	      print = true;
   	      referenceName = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\'));">' + instanceName + '</a>';
   	    }
   	}
         else if ( referenceName == '' )
   	{
   	print = true;
   	referenceName = 'reserved';
   	}
   
         if ( print ) 
   	{
   	  var row_data = [ addressRange, referenceName];
   	  row          = document.createElement('TR');
   	  
   	  for ( var j=0; j<row_data.length; j++ ) 
   	    {
   	      var container     = document.createElement('TD');
   	      var theData       = document.createElement('DIV');
   	      theData.innerHTML = row_data[j];
   	      container.appendChild(theData);
   	      row.appendChild(container);
   	    }
   	  tmp.appendChild(row);
   	}
       }
   
     addrMapDiv.appendChild(tableEl);
   
     csrNode.addressMapWindow.appendDomEl(addrMapDiv);
     csrNode.addressMapWindow.open();
   }
   
   
   //expand nodes
   function expandAllNodes( objectIndex )
   {
     for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.expand();
       }
   }
   
   function collapseAllNodes( objectIndex )
   {
      for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.collapse();
       }
   }
   
   // Graphics Functions
   
   function highLightDiv( id )
   {
     fade(0xe7, 0xe7, 0xe7, 0xff, 0xff, 0x33, 100, id);  
   }
   
   function unhighLightDiv( id )
   {
     fade(0xff, 0xff, 0x33, 0xe7, 0xe7, 0xe7, 100, id);
   }
   
   function makearray(n)
   {
     this.length = n;
     for(var i = 1; i <= n; i++)
       this[i] = 0;
     return this;
   }
   
   hexa = new makearray(16);
   
   for(var i = 0; i < 10; i++) 
        hexa[i] = i;
   hexa[10]="a"; hexa[11]="b"; hexa[12]="c";
   hexa[13]="d"; hexa[14]="e"; hexa[15]="f";
   
   function hex(i)
   {
     if (i < 0) return "00";
     else if (i >255) return "ff";
     else return "" + hexa[Math.floor(i/16)] + hexa[i%16];
   }
   
   var fade_timer = 100;
   function setbgColor(r, g, b, id)
   {
     var hr = hex(r); var hg = hex(g); var hb = hex(b);
     document.getElementById(id).style.backgroundColor = "#"+hr+hg+hb;
     var timeOutString = 'document.getElementById("' + id + '").style.backgroundColor=' +  '"#'+hr+hg+hb +'"';
     fade_timer = fade_timer + 25;
     setTimeout(timeOutString, fade_timer);
   
   }
   
   function fade(sr, sg, sb, er, eg, eb, step, id)
   {
     fade_timer = 100;
     for(var i = 0; i <= step; i++){
       setbgColor(Math.floor(sr * ((step-i)/step) + er * (i/step)),Math.floor(sg * ((step-i)/step) + eg * (i/step)),Math.floor(sb * ((step-i)/step) + eb * (i/step)),id);
     }
   }
   
   // Browser Detect
   
   // Determine browser and version.
   
   function Browser() 
   {
   
     var ua, s, i;
   
     this.isIE    = false;
     this.isNS    = false;
     this.version = null;
   
     ua = navigator.userAgent;
   
     s = "MSIE";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isIE = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     s = "Netscape6/";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     // Treat any other "Gecko" browser as NS 6.1.
   
     s = "Gecko";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = 6.1;
       return;
     }
   }
   
   var browser = new Browser();
   
   //DHTML Windows Below
   
   var myWindow = new Object();
   var globalWindowZIndex = 500;
   
   // Window Class
   function Window(x,y,w,h,dom_id) 
   {
     
     // CLASS TAG ELEMENT VARAIBLES
     this.window             = 0;
     this.title              = 0;
     this.titleBar           = 0;
     this.titleBarText       = 0;
     this.titleBarButtons    = 0;
     this.clientArea         = 0;
     this.titleBarMap        = 0;
     this.left               = x;
     this.top                = y;
     this.width              = w;
     this.height             = h;
     this.opened             = false; 
     this.dom_id             = dom_id;
   
     if (browser.isNS) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
       }
     if (browser.isIE) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
     }
     this.inMoveDrag   = false;
   
     // CLASS METHOD FUNCTIONS
     this.create        = windowCreate;
     this.init          = windowInit;
     this.open          = windowOpen;
     this.makeActive    = windowMakeActive;
     this.insertHTML    = windowInsertHTML; 
     this.appendHTML    = windowAppendHTML;
     this.appendDomEl   = windowAppendDomEl;
     this.close         = windowClose;
     this.windowColor   = windowChangeColor;
   
     this.changeTitle = function(title) {
       this.title.innerHTML = title;
     }
   
     this.wallpaper = function(img) {
        this.windowArea.style.backgroundImage    = img;
        this.windowArea.style.backgroundPosition = "center";
        this.windowArea.style.backgroundRepeat   = "no-repeat";
     }
   
     this.create();
     this.init();
   }
   
   //
   // Create WINDOW DOM object Tree
   //
   // body
   //  |
   //  | -- div ( window )
   //        |
   //        | -- div ( titlebar )
   //              |
   //              | -- span ( title )
   //              |
   //        | -- div ( text window area )
   //
   
   function windowCreate() 
   {
     // Find the main Body Tag.  Only one should exist in page 
     var bodyEl = document.getElementsByTagName("body");
   
     //WINDOW DIV
     var windowEl          = document.createElement("div");
     windowEl.className    = "window";
     windowEl.style.left   = this.left + "px";
     windowEl.style.top    = this.top + "px";
     windowEl.style.width  = this.width + "px"; 
     windowEl.style.height = this.height + "px";
     windowEl.id           = "window" + this.dom_id;
     windowEl.parent       = this;
   
   
     //TOP TITLE DIV
   
     var titleBarEl         = document.createElement("div");
     //  titleBarEl.className   = "windowTitleBar";
     titleBarEl.id          = "titleBar"; 
     titleBarEl.onmousedown = windowMove;
     titleBarEl.parent      = this;
   
     // Put the title into a table
   
     var tableTitleEl       = document.createElement("table");
     tableTitleEl.width     = "100%";
     var tbodyTitleEl       = document.createElement("tbody");
     var trTitleEl          = document.createElement("tr");
     var tdTitlePinIconEl   = document.createElement("td");
     tdTitlePinIconEl.width = "10%";
     tdTitlePinIconEl.algin = "right";
     tdTitlePinIconEl.className = "windowTitleBar";
     var tdTitleTitleEl     = document.createElement("td");
     tdTitleTitleEl.width   = "90%";
     tdTitleTitleEl.algin   = "right";
     tdTitleTitleEl.className = "windowTitleBar";
     tdTitleTitleEl.innerHTML   = 'WINDOW TITLE';
     tdTitleTitleEl.parent      = this;
     tdTitleTitleEl.onmouseover = windowMoveCursorSet;
     tdTitleTitleEl.onmouseout  = windowDefaultCursorSet;
     
     this.title  = tdTitleTitleEl;
     
     // CLOSE DIV
     var closeLink       = document.createElement("a");
     closeLink.setAttribute('href', 'javascript:void(0);');
     closeLink.onclick    = this.close;
     closeLink.parent    = this;
     var linkText = document.createTextNode('close');
     closeLink.appendChild(linkText);
     closeLink.style.color = "white";
   
   
     // Window List Area
     var windowAreaEl = document.createElement("div");
     windowAreaEl.className    = "windowListArea";
     
     windowAreaEl.style.width  = this.ca_width + "px";
     windowAreaEl.style.height = this.ca_height + "px";
     
     // Build DOM
     tdTitlePinIconEl.appendChild(closeLink);
   
     trTitleEl.appendChild(tdTitleTitleEl);
     trTitleEl.appendChild(tdTitlePinIconEl);
     tbodyTitleEl.appendChild(trTitleEl);
     tableTitleEl.appendChild(tbodyTitleEl);
     titleBarEl.appendChild(tableTitleEl);
     
     windowEl.appendChild(titleBarEl);
     
     windowEl.appendChild(windowAreaEl);
     document.body.appendChild(windowEl);
     
     this.window           = windowEl;
     this.windowArea       = windowAreaEl; 
     this.title            = tdTitleTitleEl;
   
   }
   
   function windowInit() 
   {
   
   }
   
   function windowChangeColor(color) 
   {
     this.window.style.backgroundColor = color;
     this.windowArea.style.backgroundColor = color;
   }
   
   function windowInsertHTML(html) 
   {
     this.windowArea.innerHTML = html;
   }
   
   function windowAppendHTML(html) 
   {
     this.windowArea.innerHTML = this.windowArea.innerHTML + html;
   }
   
   function windowAppendDomEl(el)
   {
     this.windowArea.appendChild(el);
   }
   
   function windowOpen() 
   {
     if (this.isOpen)
       return;
   
     this.opened = true;
   
     // Restore the Window and make it visible.
     this.makeActive();
     this.isOpen = true;
     this.window.style.visibility = "visible";
   }
   
   
   function windowMakeActive() 
   {
     if (myWindow == this)
       return;
   
     this.window.style.zIndex = globalWindowZIndex;
     globalWindowZIndex++;
     myWindow = this;
   
   }
   
   //
   // Event handlers.
   //
   
   
   function windowClientAreaClick(event) 
   {
   
     // Make this Window the active one.
   
      myWindow.makeActive();
   }
   
   function windowMove(event) 
   {
     var target;
     var x, y;
   
     if (browser.isIE)
       target = window.event.srcElement.tagName;
     if (browser.isNS)
       target = event.target.tagName;
   
     if (target == "AREA")
       return;
   
     p = this.parent;
     p.makeActive();
     // Get cursor offset from Window window.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
     }
     myWindow.xOffset = myWindow.window.offsetLeft - x;
     myWindow.yOffset = myWindow.window.offsetTop  - y;
   
     // Set document to capture mousemove and mouseup events.
   
     if (browser.isIE) {
       document.onmousemove = windowMoveDragStart;
       document.onmouseup   = windowMoveDragStop;
     }
     if (browser.isNS) {
       document.addEventListener("mousemove", windowMoveDragStart,   true);
       document.addEventListener("mouseup",   windowMoveDragStop, true);
       event.preventDefault();
     }
     myWindow.inMoveDrag = true;
     
   }
   
   
   
   function windowClose() 
   {
     this.parent.opened = false;
     document.body.removeChild(this.parent.window);
   }
   
   
   function windowMoveDragStart(event) 
   {
   
     var x, y;
   
     if (!myWindow.inMoveDrag)
       return;
   
     // Get cursor position.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
       window.event.cancelBubble = true;
       window.event.returnValue = false;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
       event.preventDefault();
     }
   
     // Move Window window based on offset from cursor.
    
     nx = ( x + myWindow.xOffset );
     ny = ( y + myWindow.yOffset );
   
     if ( (nx<0) || (ny<0) ) {
   
     } else {
       myWindow.window.style.left = (x + myWindow.xOffset) + "px";
       myWindow.window.style.top  = (y + myWindow.yOffset) + "px";
     }
   }
   
   
   function windowMoveDragStop(event) 
   {
     myWindow.inMoveDrag = false;
   
     // Remove mousemove and mouseup event captures on document.
   
     if (browser.isIE) {
       document.onmousemove = null;
       document.onmouseup   = null;
     }
     if (browser.isNS) {
       document.removeEventListener("mousemove", windowMoveDragStart,   true);
       document.removeEventListener("mouseup",   windowMoveDragStop, true);
     }
   }
   
   
   function windowMoveCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   function windowDefaultCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   // End of Java Script
  </script>
  <noscript>
   <div class="noscript">
    <h2>JavaScript required</h2>
    <p>csrCompiler HTML pages require JavaScript.</p>
    <p>Your web browser does not support JavaScript or it has been disabled.</p>
   <div>
  </noscript>
 </head>
 <body onload="importXML('xmlData')">
  <xml id="xmlData" style="display:none;">
   <?xml version="1.0" encoding="UTF-8" ?>
   <csr:csrData
    xmlns:csr="http://www.semifore.com/schema/csrXmlHtml"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.semifore.com/schema/csrXmlHtml http://www.semifore.com/schema/csrXmlHtml.xsd"
    >
    <csr:fileInfo>
     <csr:inputFiles>
      <csr:file>
       <csr:filename>pub_lpddr4.csr</csr:filename>
      </csr:file>
     </csr:inputFiles>
     <csr:configurationFiles>
       <csr:file>
       <csr:filename>/project/jenkins/workspace/Esperanto_DV/soc_hal/esperanto-soc/dv/common/scripts/semifore_css/etsoc_esr.css</csr:filename>
      </csr:file>
     </csr:configurationFiles>
    </csr:fileInfo>
    <csr:csrObject>
     <csr:topDefinition>
      <csr:referenceName>spio_DW_apb_gpio</csr:referenceName>
     </csr:topDefinition>
     <csr:definitions>
      <csr:definition>
       <csr:referenceType>component</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio</csr:referenceName>
       <csr:identifier>spio_DW_apb_gpio</csr:identifier>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5783</csr:linenumber>
       <csr:title></csr:title>
       <csr:addressedAccess>NA</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio</csr:typeName>
        <csr:description></csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>addressmap</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>addressmap</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR</csr:referenceName>
       <csr:identifier>DDR</csr:identifier>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5782</csr:linenumber>
       <csr:title></csr:title>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR</csr:typeName>
        <csr:description></csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB</csr:referenceName>
        </csr:reference>
       </csr:references>
       <csr:addressMap>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x9FFF</csr:addressHigh>
         <csr:instanceName>DDR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x7FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8000</csr:addressLow>
         <csr:addressHigh>0x9FFF</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8000</csr:addressLow>
         <csr:addressHigh>0x8000</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RIDR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIDR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8004</csr:addressLow>
         <csr:addressHigh>0x8004</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PIR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PIR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8008</csr:addressLow>
         <csr:addressHigh>0x800F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8010</csr:addressLow>
         <csr:addressHigh>0x8010</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PGCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8014</csr:addressLow>
         <csr:addressHigh>0x8014</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PGCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8018</csr:addressLow>
         <csr:addressHigh>0x8018</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PGCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x801C</csr:addressLow>
         <csr:addressHigh>0x801C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PGCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8020</csr:addressLow>
         <csr:addressHigh>0x8020</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PGCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8024</csr:addressLow>
         <csr:addressHigh>0x8024</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PGCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8028</csr:addressLow>
         <csr:addressHigh>0x8028</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PGCR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x802C</csr:addressLow>
         <csr:addressHigh>0x802C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PGCR7</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8030</csr:addressLow>
         <csr:addressHigh>0x8030</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PGSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8034</csr:addressLow>
         <csr:addressHigh>0x8034</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PGSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8038</csr:addressLow>
         <csr:addressHigh>0x8038</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PGSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x803C</csr:addressLow>
         <csr:addressHigh>0x803F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8040</csr:addressLow>
         <csr:addressHigh>0x8040</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PTR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8044</csr:addressLow>
         <csr:addressHigh>0x8044</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PTR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8048</csr:addressLow>
         <csr:addressHigh>0x8048</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PTR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x804C</csr:addressLow>
         <csr:addressHigh>0x804C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PTR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8050</csr:addressLow>
         <csr:addressHigh>0x8050</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PTR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8054</csr:addressLow>
         <csr:addressHigh>0x8054</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PTR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8058</csr:addressLow>
         <csr:addressHigh>0x8058</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PTR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x805C</csr:addressLow>
         <csr:addressHigh>0x8067</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8068</csr:addressLow>
         <csr:addressHigh>0x8068</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PLLCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x806C</csr:addressLow>
         <csr:addressHigh>0x806C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PLLCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8070</csr:addressLow>
         <csr:addressHigh>0x8070</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PLLCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8074</csr:addressLow>
         <csr:addressHigh>0x8074</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PLLCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8078</csr:addressLow>
         <csr:addressHigh>0x8078</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PLLCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x807C</csr:addressLow>
         <csr:addressHigh>0x807C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PLLCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8080</csr:addressLow>
         <csr:addressHigh>0x8087</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8088</csr:addressLow>
         <csr:addressHigh>0x8088</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DXCCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DXCCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x808C</csr:addressLow>
         <csr:addressHigh>0x808F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8090</csr:addressLow>
         <csr:addressHigh>0x8090</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DSGCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DSGCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8094</csr:addressLow>
         <csr:addressHigh>0x8097</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8098</csr:addressLow>
         <csr:addressHigh>0x8098</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ODTCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ODTCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x809C</csr:addressLow>
         <csr:addressHigh>0x809F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x80A0</csr:addressLow>
         <csr:addressHigh>0x80A0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.AACR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.AACR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x80A4</csr:addressLow>
         <csr:addressHigh>0x80BF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x80C0</csr:addressLow>
         <csr:addressHigh>0x80C0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.GPR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.GPR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x80C4</csr:addressLow>
         <csr:addressHigh>0x80C4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.GPR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.GPR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x80C8</csr:addressLow>
         <csr:addressHigh>0x80FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8100</csr:addressLow>
         <csr:addressHigh>0x8100</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8104</csr:addressLow>
         <csr:addressHigh>0x810F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8110</csr:addressLow>
         <csr:addressHigh>0x8110</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTPR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8114</csr:addressLow>
         <csr:addressHigh>0x8114</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTPR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8118</csr:addressLow>
         <csr:addressHigh>0x8118</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTPR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x811C</csr:addressLow>
         <csr:addressHigh>0x811C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTPR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8120</csr:addressLow>
         <csr:addressHigh>0x8120</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTPR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8124</csr:addressLow>
         <csr:addressHigh>0x8124</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTPR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8128</csr:addressLow>
         <csr:addressHigh>0x8128</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTPR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x812C</csr:addressLow>
         <csr:addressHigh>0x813F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8140</csr:addressLow>
         <csr:addressHigh>0x8140</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RDIMMGCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMGCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8144</csr:addressLow>
         <csr:addressHigh>0x8144</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RDIMMGCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMGCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8148</csr:addressLow>
         <csr:addressHigh>0x8148</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RDIMMGCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMGCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x814C</csr:addressLow>
         <csr:addressHigh>0x814F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8150</csr:addressLow>
         <csr:addressHigh>0x8150</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RDIMMCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8154</csr:addressLow>
         <csr:addressHigh>0x8154</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RDIMMCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8158</csr:addressLow>
         <csr:addressHigh>0x8158</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RDIMMCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x815C</csr:addressLow>
         <csr:addressHigh>0x815C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RDIMMCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8160</csr:addressLow>
         <csr:addressHigh>0x8160</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RDIMMCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8164</csr:addressLow>
         <csr:addressHigh>0x8167</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8168</csr:addressLow>
         <csr:addressHigh>0x8168</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.SCHCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.SCHCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x816C</csr:addressLow>
         <csr:addressHigh>0x816C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.SCHCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.SCHCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8170</csr:addressLow>
         <csr:addressHigh>0x817F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8180</csr:addressLow>
         <csr:addressHigh>0x8180</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8184</csr:addressLow>
         <csr:addressHigh>0x8184</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8188</csr:addressLow>
         <csr:addressHigh>0x8188</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x818C</csr:addressLow>
         <csr:addressHigh>0x818C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8190</csr:addressLow>
         <csr:addressHigh>0x8190</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8194</csr:addressLow>
         <csr:addressHigh>0x8194</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8198</csr:addressLow>
         <csr:addressHigh>0x8198</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x819C</csr:addressLow>
         <csr:addressHigh>0x819C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR7</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x81A0</csr:addressLow>
         <csr:addressHigh>0x81AB</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x81AC</csr:addressLow>
         <csr:addressHigh>0x81AC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR11</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x81B0</csr:addressLow>
         <csr:addressHigh>0x81B0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR12</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x81B4</csr:addressLow>
         <csr:addressHigh>0x81B4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR13</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x81B8</csr:addressLow>
         <csr:addressHigh>0x81B8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR14</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x81BC</csr:addressLow>
         <csr:addressHigh>0x81D7</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x81D8</csr:addressLow>
         <csr:addressHigh>0x81D8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.MR22</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x81DC</csr:addressLow>
         <csr:addressHigh>0x81FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8200</csr:addressLow>
         <csr:addressHigh>0x8200</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8204</csr:addressLow>
         <csr:addressHigh>0x8204</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8208</csr:addressLow>
         <csr:addressHigh>0x8208</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTAR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTAR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x820C</csr:addressLow>
         <csr:addressHigh>0x820C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTAR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTAR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8210</csr:addressLow>
         <csr:addressHigh>0x8210</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTAR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTAR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8214</csr:addressLow>
         <csr:addressHigh>0x8217</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8218</csr:addressLow>
         <csr:addressHigh>0x8218</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTDR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTDR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x821C</csr:addressLow>
         <csr:addressHigh>0x821C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTDR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTDR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8220</csr:addressLow>
         <csr:addressHigh>0x822F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8230</csr:addressLow>
         <csr:addressHigh>0x8230</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTEDR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTEDR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8234</csr:addressLow>
         <csr:addressHigh>0x8234</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTEDR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTEDR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8238</csr:addressLow>
         <csr:addressHigh>0x8238</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DTEDR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTEDR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x823C</csr:addressLow>
         <csr:addressHigh>0x823C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.VTDR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.VTDR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8240</csr:addressLow>
         <csr:addressHigh>0x8240</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.CATR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.CATR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8244</csr:addressLow>
         <csr:addressHigh>0x8244</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.CATR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.CATR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8248</csr:addressLow>
         <csr:addressHigh>0x8248</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.PGCR8</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x824C</csr:addressLow>
         <csr:addressHigh>0x824F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8250</csr:addressLow>
         <csr:addressHigh>0x8250</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DQSDR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DQSDR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8254</csr:addressLow>
         <csr:addressHigh>0x8254</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DQSDR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DQSDR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8258</csr:addressLow>
         <csr:addressHigh>0x8258</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DQSDR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DQSDR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x825C</csr:addressLow>
         <csr:addressHigh>0x82FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8300</csr:addressLow>
         <csr:addressHigh>0x8300</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DCUAR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUAR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8304</csr:addressLow>
         <csr:addressHigh>0x8304</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DCUDR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUDR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8308</csr:addressLow>
         <csr:addressHigh>0x8308</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DCURR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCURR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x830C</csr:addressLow>
         <csr:addressHigh>0x830C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DCULR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCULR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8310</csr:addressLow>
         <csr:addressHigh>0x8310</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DCUGCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUGCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8314</csr:addressLow>
         <csr:addressHigh>0x8314</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DCUTPR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUTPR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8318</csr:addressLow>
         <csr:addressHigh>0x8318</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DCUSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x831C</csr:addressLow>
         <csr:addressHigh>0x831C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DCUSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8320</csr:addressLow>
         <csr:addressHigh>0x83FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8400</csr:addressLow>
         <csr:addressHigh>0x8400</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTRR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTRR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8404</csr:addressLow>
         <csr:addressHigh>0x8404</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTWCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8408</csr:addressLow>
         <csr:addressHigh>0x8408</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTMSKR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTMSKR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x840C</csr:addressLow>
         <csr:addressHigh>0x840C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTMSKR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTMSKR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8410</csr:addressLow>
         <csr:addressHigh>0x8410</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTMSKR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTMSKR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8414</csr:addressLow>
         <csr:addressHigh>0x8414</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTLSR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTLSR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8418</csr:addressLow>
         <csr:addressHigh>0x8418</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTAR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x841C</csr:addressLow>
         <csr:addressHigh>0x841C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTAR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8420</csr:addressLow>
         <csr:addressHigh>0x8420</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTAR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8424</csr:addressLow>
         <csr:addressHigh>0x8424</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTAR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8428</csr:addressLow>
         <csr:addressHigh>0x8428</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTAR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x842C</csr:addressLow>
         <csr:addressHigh>0x842C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTUDPR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTUDPR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8430</csr:addressLow>
         <csr:addressHigh>0x8430</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTGSR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTGSR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8434</csr:addressLow>
         <csr:addressHigh>0x8434</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTWER0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWER0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8438</csr:addressLow>
         <csr:addressHigh>0x8438</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTWER1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWER1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x843C</csr:addressLow>
         <csr:addressHigh>0x843C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTBER0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8440</csr:addressLow>
         <csr:addressHigh>0x8440</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTBER1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8444</csr:addressLow>
         <csr:addressHigh>0x8444</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTBER2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8448</csr:addressLow>
         <csr:addressHigh>0x8448</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTBER3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x844C</csr:addressLow>
         <csr:addressHigh>0x844C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTBER4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8450</csr:addressLow>
         <csr:addressHigh>0x8450</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTWCSR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWCSR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8454</csr:addressLow>
         <csr:addressHigh>0x8454</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTFWR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTFWR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8458</csr:addressLow>
         <csr:addressHigh>0x8458</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTFWR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTFWR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x845C</csr:addressLow>
         <csr:addressHigh>0x845C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTFWR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTFWR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8460</csr:addressLow>
         <csr:addressHigh>0x8460</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.BISTBER5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8464</csr:addressLow>
         <csr:addressHigh>0x84DB</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x84DC</csr:addressLow>
         <csr:addressHigh>0x84DC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RANKIDR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RANKIDR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x84E0</csr:addressLow>
         <csr:addressHigh>0x84E0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RIOCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x84E4</csr:addressLow>
         <csr:addressHigh>0x84E4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RIOCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x84E8</csr:addressLow>
         <csr:addressHigh>0x84E8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RIOCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x84EC</csr:addressLow>
         <csr:addressHigh>0x84EC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RIOCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x84F0</csr:addressLow>
         <csr:addressHigh>0x84F0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RIOCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x84F4</csr:addressLow>
         <csr:addressHigh>0x84F4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.RIOCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x84F8</csr:addressLow>
         <csr:addressHigh>0x84FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8500</csr:addressLow>
         <csr:addressHigh>0x8500</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACIOCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8504</csr:addressLow>
         <csr:addressHigh>0x8504</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACIOCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8508</csr:addressLow>
         <csr:addressHigh>0x8508</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACIOCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x850C</csr:addressLow>
         <csr:addressHigh>0x850C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACIOCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8510</csr:addressLow>
         <csr:addressHigh>0x8510</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACIOCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8514</csr:addressLow>
         <csr:addressHigh>0x8514</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACIOCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8518</csr:addressLow>
         <csr:addressHigh>0x851F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8520</csr:addressLow>
         <csr:addressHigh>0x8520</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.IOVCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.IOVCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8524</csr:addressLow>
         <csr:addressHigh>0x8524</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.IOVCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.IOVCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8528</csr:addressLow>
         <csr:addressHigh>0x8528</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.VTCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.VTCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x852C</csr:addressLow>
         <csr:addressHigh>0x852C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.VTCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.VTCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8530</csr:addressLow>
         <csr:addressHigh>0x853F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8540</csr:addressLow>
         <csr:addressHigh>0x8540</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8544</csr:addressLow>
         <csr:addressHigh>0x8544</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8548</csr:addressLow>
         <csr:addressHigh>0x8548</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x854C</csr:addressLow>
         <csr:addressHigh>0x854C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8550</csr:addressLow>
         <csr:addressHigh>0x8550</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8554</csr:addressLow>
         <csr:addressHigh>0x8554</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8558</csr:addressLow>
         <csr:addressHigh>0x8558</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x855C</csr:addressLow>
         <csr:addressHigh>0x855C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR7</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8560</csr:addressLow>
         <csr:addressHigh>0x8560</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR8</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8564</csr:addressLow>
         <csr:addressHigh>0x8564</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR9</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8568</csr:addressLow>
         <csr:addressHigh>0x8568</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR10</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x856C</csr:addressLow>
         <csr:addressHigh>0x856C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR11</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8570</csr:addressLow>
         <csr:addressHigh>0x8570</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR12</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8574</csr:addressLow>
         <csr:addressHigh>0x8574</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR13</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8578</csr:addressLow>
         <csr:addressHigh>0x8578</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR14</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x857C</csr:addressLow>
         <csr:addressHigh>0x857C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR15</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8580</csr:addressLow>
         <csr:addressHigh>0x8580</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACBDLR16</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8584</csr:addressLow>
         <csr:addressHigh>0x8584</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACLCDLR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACLCDLR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8588</csr:addressLow>
         <csr:addressHigh>0x859F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x85A0</csr:addressLow>
         <csr:addressHigh>0x85A0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACMDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACMDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x85A4</csr:addressLow>
         <csr:addressHigh>0x85A4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ACMDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACMDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x85A8</csr:addressLow>
         <csr:addressHigh>0x867F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8680</csr:addressLow>
         <csr:addressHigh>0x8680</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8684</csr:addressLow>
         <csr:addressHigh>0x8684</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ0PR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0PR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8688</csr:addressLow>
         <csr:addressHigh>0x8688</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ0PR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0PR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x868C</csr:addressLow>
         <csr:addressHigh>0x868C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ0DR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0DR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8690</csr:addressLow>
         <csr:addressHigh>0x8690</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ0DR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0DR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8694</csr:addressLow>
         <csr:addressHigh>0x8694</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ0OR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0OR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8698</csr:addressLow>
         <csr:addressHigh>0x8698</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ0OR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0OR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x869C</csr:addressLow>
         <csr:addressHigh>0x869C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ0SR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0SR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86A0</csr:addressLow>
         <csr:addressHigh>0x86A3</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86A4</csr:addressLow>
         <csr:addressHigh>0x86A4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ1PR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1PR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86A8</csr:addressLow>
         <csr:addressHigh>0x86A8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ1PR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1PR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86AC</csr:addressLow>
         <csr:addressHigh>0x86AC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ1DR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1DR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86B0</csr:addressLow>
         <csr:addressHigh>0x86B0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ1DR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1DR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86B4</csr:addressLow>
         <csr:addressHigh>0x86B4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ1OR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1OR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86B8</csr:addressLow>
         <csr:addressHigh>0x86B8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ1OR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1OR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86BC</csr:addressLow>
         <csr:addressHigh>0x86BC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ1SR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1SR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86C0</csr:addressLow>
         <csr:addressHigh>0x86C3</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86C4</csr:addressLow>
         <csr:addressHigh>0x86C4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ2PR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2PR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86C8</csr:addressLow>
         <csr:addressHigh>0x86C8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ2PR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2PR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86CC</csr:addressLow>
         <csr:addressHigh>0x86CC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ2DR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2DR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86D0</csr:addressLow>
         <csr:addressHigh>0x86D0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ2DR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2DR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86D4</csr:addressLow>
         <csr:addressHigh>0x86D4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ2OR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2OR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86D8</csr:addressLow>
         <csr:addressHigh>0x86D8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ2OR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2OR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86DC</csr:addressLow>
         <csr:addressHigh>0x86DC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ2SR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2SR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86E0</csr:addressLow>
         <csr:addressHigh>0x86E3</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86E4</csr:addressLow>
         <csr:addressHigh>0x86E4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ3PR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3PR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86E8</csr:addressLow>
         <csr:addressHigh>0x86E8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ3PR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3PR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86EC</csr:addressLow>
         <csr:addressHigh>0x86EC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ3DR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3DR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86F0</csr:addressLow>
         <csr:addressHigh>0x86F0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ3DR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3DR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86F4</csr:addressLow>
         <csr:addressHigh>0x86F4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ3OR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3OR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86F8</csr:addressLow>
         <csr:addressHigh>0x86F8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ3OR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3OR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x86FC</csr:addressLow>
         <csr:addressHigh>0x86FC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.ZQ3SR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3SR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8700</csr:addressLow>
         <csr:addressHigh>0x8700</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8704</csr:addressLow>
         <csr:addressHigh>0x8704</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8708</csr:addressLow>
         <csr:addressHigh>0x8708</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x870C</csr:addressLow>
         <csr:addressHigh>0x870C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8710</csr:addressLow>
         <csr:addressHigh>0x8710</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8714</csr:addressLow>
         <csr:addressHigh>0x8714</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8718</csr:addressLow>
         <csr:addressHigh>0x8718</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GCR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x871C</csr:addressLow>
         <csr:addressHigh>0x871C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GCR7</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8720</csr:addressLow>
         <csr:addressHigh>0x8720</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GCR8</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8724</csr:addressLow>
         <csr:addressHigh>0x8724</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GCR9</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8728</csr:addressLow>
         <csr:addressHigh>0x873F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8740</csr:addressLow>
         <csr:addressHigh>0x8740</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0BDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8744</csr:addressLow>
         <csr:addressHigh>0x8744</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0BDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8748</csr:addressLow>
         <csr:addressHigh>0x8748</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0BDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x874C</csr:addressLow>
         <csr:addressHigh>0x874F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8750</csr:addressLow>
         <csr:addressHigh>0x8750</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0BDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8754</csr:addressLow>
         <csr:addressHigh>0x8754</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0BDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8758</csr:addressLow>
         <csr:addressHigh>0x8758</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0BDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x875C</csr:addressLow>
         <csr:addressHigh>0x875F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8760</csr:addressLow>
         <csr:addressHigh>0x8760</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0BDLR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8764</csr:addressLow>
         <csr:addressHigh>0x877F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8780</csr:addressLow>
         <csr:addressHigh>0x8780</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0LCDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8784</csr:addressLow>
         <csr:addressHigh>0x8784</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0LCDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8788</csr:addressLow>
         <csr:addressHigh>0x8788</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0LCDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x878C</csr:addressLow>
         <csr:addressHigh>0x878C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0LCDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8790</csr:addressLow>
         <csr:addressHigh>0x8790</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0LCDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8794</csr:addressLow>
         <csr:addressHigh>0x8794</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0LCDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8798</csr:addressLow>
         <csr:addressHigh>0x879F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87A0</csr:addressLow>
         <csr:addressHigh>0x87A0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0MDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0MDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87A4</csr:addressLow>
         <csr:addressHigh>0x87A4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0MDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0MDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87A8</csr:addressLow>
         <csr:addressHigh>0x87BF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87C0</csr:addressLow>
         <csr:addressHigh>0x87C0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GTR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87C4</csr:addressLow>
         <csr:addressHigh>0x87C4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GTR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87C8</csr:addressLow>
         <csr:addressHigh>0x87C8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GTR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87CC</csr:addressLow>
         <csr:addressHigh>0x87CC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GTR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87D0</csr:addressLow>
         <csr:addressHigh>0x87D0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0RSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87D4</csr:addressLow>
         <csr:addressHigh>0x87D4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0RSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87D8</csr:addressLow>
         <csr:addressHigh>0x87D8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0RSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87DC</csr:addressLow>
         <csr:addressHigh>0x87DC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0RSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87E0</csr:addressLow>
         <csr:addressHigh>0x87E0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87E4</csr:addressLow>
         <csr:addressHigh>0x87E4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87E8</csr:addressLow>
         <csr:addressHigh>0x87E8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87EC</csr:addressLow>
         <csr:addressHigh>0x87EC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87F0</csr:addressLow>
         <csr:addressHigh>0x87F0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GSR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87F4</csr:addressLow>
         <csr:addressHigh>0x87F4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GSR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87F8</csr:addressLow>
         <csr:addressHigh>0x87F8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX0GSR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87FC</csr:addressLow>
         <csr:addressHigh>0x87FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8800</csr:addressLow>
         <csr:addressHigh>0x8800</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8804</csr:addressLow>
         <csr:addressHigh>0x8804</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8808</csr:addressLow>
         <csr:addressHigh>0x8808</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x880C</csr:addressLow>
         <csr:addressHigh>0x880C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8810</csr:addressLow>
         <csr:addressHigh>0x8810</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8814</csr:addressLow>
         <csr:addressHigh>0x8814</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8818</csr:addressLow>
         <csr:addressHigh>0x8818</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GCR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x881C</csr:addressLow>
         <csr:addressHigh>0x881C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GCR7</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8820</csr:addressLow>
         <csr:addressHigh>0x8820</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GCR8</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8824</csr:addressLow>
         <csr:addressHigh>0x8824</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GCR9</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8828</csr:addressLow>
         <csr:addressHigh>0x883F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8840</csr:addressLow>
         <csr:addressHigh>0x8840</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1BDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8844</csr:addressLow>
         <csr:addressHigh>0x8844</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1BDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8848</csr:addressLow>
         <csr:addressHigh>0x8848</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1BDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x884C</csr:addressLow>
         <csr:addressHigh>0x884F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8850</csr:addressLow>
         <csr:addressHigh>0x8850</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1BDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8854</csr:addressLow>
         <csr:addressHigh>0x8854</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1BDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8858</csr:addressLow>
         <csr:addressHigh>0x8858</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1BDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x885C</csr:addressLow>
         <csr:addressHigh>0x885F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8860</csr:addressLow>
         <csr:addressHigh>0x8860</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1BDLR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8864</csr:addressLow>
         <csr:addressHigh>0x887F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8880</csr:addressLow>
         <csr:addressHigh>0x8880</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1LCDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8884</csr:addressLow>
         <csr:addressHigh>0x8884</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1LCDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8888</csr:addressLow>
         <csr:addressHigh>0x8888</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1LCDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x888C</csr:addressLow>
         <csr:addressHigh>0x888C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1LCDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8890</csr:addressLow>
         <csr:addressHigh>0x8890</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1LCDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8894</csr:addressLow>
         <csr:addressHigh>0x8894</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1LCDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8898</csr:addressLow>
         <csr:addressHigh>0x889F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88A0</csr:addressLow>
         <csr:addressHigh>0x88A0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1MDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1MDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88A4</csr:addressLow>
         <csr:addressHigh>0x88A4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1MDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1MDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88A8</csr:addressLow>
         <csr:addressHigh>0x88BF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88C0</csr:addressLow>
         <csr:addressHigh>0x88C0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GTR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88C4</csr:addressLow>
         <csr:addressHigh>0x88C4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GTR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88C8</csr:addressLow>
         <csr:addressHigh>0x88C8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GTR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88CC</csr:addressLow>
         <csr:addressHigh>0x88CC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GTR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88D0</csr:addressLow>
         <csr:addressHigh>0x88D0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1RSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88D4</csr:addressLow>
         <csr:addressHigh>0x88D4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1RSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88D8</csr:addressLow>
         <csr:addressHigh>0x88D8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1RSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88DC</csr:addressLow>
         <csr:addressHigh>0x88DC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1RSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88E0</csr:addressLow>
         <csr:addressHigh>0x88E0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88E4</csr:addressLow>
         <csr:addressHigh>0x88E4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88E8</csr:addressLow>
         <csr:addressHigh>0x88E8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88EC</csr:addressLow>
         <csr:addressHigh>0x88EC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88F0</csr:addressLow>
         <csr:addressHigh>0x88F0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GSR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88F4</csr:addressLow>
         <csr:addressHigh>0x88F4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GSR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88F8</csr:addressLow>
         <csr:addressHigh>0x88F8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX1GSR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88FC</csr:addressLow>
         <csr:addressHigh>0x88FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8900</csr:addressLow>
         <csr:addressHigh>0x8900</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8904</csr:addressLow>
         <csr:addressHigh>0x8904</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8908</csr:addressLow>
         <csr:addressHigh>0x8908</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x890C</csr:addressLow>
         <csr:addressHigh>0x890C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8910</csr:addressLow>
         <csr:addressHigh>0x8910</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8914</csr:addressLow>
         <csr:addressHigh>0x8914</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8918</csr:addressLow>
         <csr:addressHigh>0x8918</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GCR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x891C</csr:addressLow>
         <csr:addressHigh>0x891C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GCR7</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8920</csr:addressLow>
         <csr:addressHigh>0x8920</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GCR8</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8924</csr:addressLow>
         <csr:addressHigh>0x8924</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GCR9</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8928</csr:addressLow>
         <csr:addressHigh>0x893F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8940</csr:addressLow>
         <csr:addressHigh>0x8940</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2BDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8944</csr:addressLow>
         <csr:addressHigh>0x8944</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2BDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8948</csr:addressLow>
         <csr:addressHigh>0x8948</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2BDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x894C</csr:addressLow>
         <csr:addressHigh>0x894F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8950</csr:addressLow>
         <csr:addressHigh>0x8950</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2BDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8954</csr:addressLow>
         <csr:addressHigh>0x8954</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2BDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8958</csr:addressLow>
         <csr:addressHigh>0x8958</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2BDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x895C</csr:addressLow>
         <csr:addressHigh>0x895F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8960</csr:addressLow>
         <csr:addressHigh>0x8960</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2BDLR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8964</csr:addressLow>
         <csr:addressHigh>0x897F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8980</csr:addressLow>
         <csr:addressHigh>0x8980</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2LCDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8984</csr:addressLow>
         <csr:addressHigh>0x8984</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2LCDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8988</csr:addressLow>
         <csr:addressHigh>0x8988</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2LCDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x898C</csr:addressLow>
         <csr:addressHigh>0x898C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2LCDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8990</csr:addressLow>
         <csr:addressHigh>0x8990</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2LCDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8994</csr:addressLow>
         <csr:addressHigh>0x8994</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2LCDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8998</csr:addressLow>
         <csr:addressHigh>0x899F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89A0</csr:addressLow>
         <csr:addressHigh>0x89A0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2MDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2MDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89A4</csr:addressLow>
         <csr:addressHigh>0x89A4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2MDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2MDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89A8</csr:addressLow>
         <csr:addressHigh>0x89BF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89C0</csr:addressLow>
         <csr:addressHigh>0x89C0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GTR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89C4</csr:addressLow>
         <csr:addressHigh>0x89C4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GTR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89C8</csr:addressLow>
         <csr:addressHigh>0x89C8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GTR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89CC</csr:addressLow>
         <csr:addressHigh>0x89CC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GTR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89D0</csr:addressLow>
         <csr:addressHigh>0x89D0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2RSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89D4</csr:addressLow>
         <csr:addressHigh>0x89D4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2RSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89D8</csr:addressLow>
         <csr:addressHigh>0x89D8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2RSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89DC</csr:addressLow>
         <csr:addressHigh>0x89DC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2RSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89E0</csr:addressLow>
         <csr:addressHigh>0x89E0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89E4</csr:addressLow>
         <csr:addressHigh>0x89E4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89E8</csr:addressLow>
         <csr:addressHigh>0x89E8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89EC</csr:addressLow>
         <csr:addressHigh>0x89EC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89F0</csr:addressLow>
         <csr:addressHigh>0x89F0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GSR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89F4</csr:addressLow>
         <csr:addressHigh>0x89F4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GSR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89F8</csr:addressLow>
         <csr:addressHigh>0x89F8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX2GSR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89FC</csr:addressLow>
         <csr:addressHigh>0x89FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A00</csr:addressLow>
         <csr:addressHigh>0x8A00</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A04</csr:addressLow>
         <csr:addressHigh>0x8A04</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A08</csr:addressLow>
         <csr:addressHigh>0x8A08</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A0C</csr:addressLow>
         <csr:addressHigh>0x8A0C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A10</csr:addressLow>
         <csr:addressHigh>0x8A10</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A14</csr:addressLow>
         <csr:addressHigh>0x8A14</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A18</csr:addressLow>
         <csr:addressHigh>0x8A18</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GCR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A1C</csr:addressLow>
         <csr:addressHigh>0x8A1C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GCR7</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A20</csr:addressLow>
         <csr:addressHigh>0x8A20</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GCR8</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A24</csr:addressLow>
         <csr:addressHigh>0x8A24</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GCR9</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A28</csr:addressLow>
         <csr:addressHigh>0x8A3F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A40</csr:addressLow>
         <csr:addressHigh>0x8A40</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3BDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A44</csr:addressLow>
         <csr:addressHigh>0x8A44</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3BDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A48</csr:addressLow>
         <csr:addressHigh>0x8A48</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3BDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A4C</csr:addressLow>
         <csr:addressHigh>0x8A4F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A50</csr:addressLow>
         <csr:addressHigh>0x8A50</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3BDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A54</csr:addressLow>
         <csr:addressHigh>0x8A54</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3BDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A58</csr:addressLow>
         <csr:addressHigh>0x8A58</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3BDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A5C</csr:addressLow>
         <csr:addressHigh>0x8A5F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A60</csr:addressLow>
         <csr:addressHigh>0x8A60</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3BDLR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A64</csr:addressLow>
         <csr:addressHigh>0x8A7F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A80</csr:addressLow>
         <csr:addressHigh>0x8A80</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3LCDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A84</csr:addressLow>
         <csr:addressHigh>0x8A84</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3LCDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A88</csr:addressLow>
         <csr:addressHigh>0x8A88</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3LCDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A8C</csr:addressLow>
         <csr:addressHigh>0x8A8C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3LCDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A90</csr:addressLow>
         <csr:addressHigh>0x8A90</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3LCDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A94</csr:addressLow>
         <csr:addressHigh>0x8A94</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3LCDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A98</csr:addressLow>
         <csr:addressHigh>0x8A9F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AA0</csr:addressLow>
         <csr:addressHigh>0x8AA0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3MDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3MDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AA4</csr:addressLow>
         <csr:addressHigh>0x8AA4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3MDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3MDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AA8</csr:addressLow>
         <csr:addressHigh>0x8ABF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AC0</csr:addressLow>
         <csr:addressHigh>0x8AC0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GTR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AC4</csr:addressLow>
         <csr:addressHigh>0x8AC4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GTR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AC8</csr:addressLow>
         <csr:addressHigh>0x8AC8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GTR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8ACC</csr:addressLow>
         <csr:addressHigh>0x8ACC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GTR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AD0</csr:addressLow>
         <csr:addressHigh>0x8AD0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3RSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AD4</csr:addressLow>
         <csr:addressHigh>0x8AD4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3RSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AD8</csr:addressLow>
         <csr:addressHigh>0x8AD8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3RSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8ADC</csr:addressLow>
         <csr:addressHigh>0x8ADC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3RSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AE0</csr:addressLow>
         <csr:addressHigh>0x8AE0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AE4</csr:addressLow>
         <csr:addressHigh>0x8AE4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AE8</csr:addressLow>
         <csr:addressHigh>0x8AE8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AEC</csr:addressLow>
         <csr:addressHigh>0x8AEC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AF0</csr:addressLow>
         <csr:addressHigh>0x8AF0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GSR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AF4</csr:addressLow>
         <csr:addressHigh>0x8AF4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GSR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AF8</csr:addressLow>
         <csr:addressHigh>0x8AF8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX3GSR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8AFC</csr:addressLow>
         <csr:addressHigh>0x8AFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B00</csr:addressLow>
         <csr:addressHigh>0x8B00</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B04</csr:addressLow>
         <csr:addressHigh>0x8B04</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B08</csr:addressLow>
         <csr:addressHigh>0x8B08</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B0C</csr:addressLow>
         <csr:addressHigh>0x8B0C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B10</csr:addressLow>
         <csr:addressHigh>0x8B10</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B14</csr:addressLow>
         <csr:addressHigh>0x8B14</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B18</csr:addressLow>
         <csr:addressHigh>0x8B18</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GCR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B1C</csr:addressLow>
         <csr:addressHigh>0x8B1C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GCR7</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B20</csr:addressLow>
         <csr:addressHigh>0x8B20</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GCR8</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B24</csr:addressLow>
         <csr:addressHigh>0x8B24</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GCR9</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B28</csr:addressLow>
         <csr:addressHigh>0x8B3F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B40</csr:addressLow>
         <csr:addressHigh>0x8B40</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4BDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B44</csr:addressLow>
         <csr:addressHigh>0x8B44</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4BDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B48</csr:addressLow>
         <csr:addressHigh>0x8B48</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4BDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B4C</csr:addressLow>
         <csr:addressHigh>0x8B4F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B50</csr:addressLow>
         <csr:addressHigh>0x8B50</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4BDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B54</csr:addressLow>
         <csr:addressHigh>0x8B54</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4BDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B58</csr:addressLow>
         <csr:addressHigh>0x8B58</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4BDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B5C</csr:addressLow>
         <csr:addressHigh>0x8B5F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B60</csr:addressLow>
         <csr:addressHigh>0x8B60</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4BDLR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B64</csr:addressLow>
         <csr:addressHigh>0x8B7F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B80</csr:addressLow>
         <csr:addressHigh>0x8B80</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4LCDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B84</csr:addressLow>
         <csr:addressHigh>0x8B84</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4LCDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B88</csr:addressLow>
         <csr:addressHigh>0x8B88</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4LCDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B8C</csr:addressLow>
         <csr:addressHigh>0x8B8C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4LCDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B90</csr:addressLow>
         <csr:addressHigh>0x8B90</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4LCDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B94</csr:addressLow>
         <csr:addressHigh>0x8B94</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4LCDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8B98</csr:addressLow>
         <csr:addressHigh>0x8B9F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BA0</csr:addressLow>
         <csr:addressHigh>0x8BA0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4MDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4MDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BA4</csr:addressLow>
         <csr:addressHigh>0x8BA4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4MDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4MDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BA8</csr:addressLow>
         <csr:addressHigh>0x8BBF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BC0</csr:addressLow>
         <csr:addressHigh>0x8BC0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GTR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BC4</csr:addressLow>
         <csr:addressHigh>0x8BC4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GTR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BC8</csr:addressLow>
         <csr:addressHigh>0x8BC8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GTR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BCC</csr:addressLow>
         <csr:addressHigh>0x8BCC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GTR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BD0</csr:addressLow>
         <csr:addressHigh>0x8BD0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4RSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BD4</csr:addressLow>
         <csr:addressHigh>0x8BD4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4RSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BD8</csr:addressLow>
         <csr:addressHigh>0x8BD8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4RSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BDC</csr:addressLow>
         <csr:addressHigh>0x8BDC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4RSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BE0</csr:addressLow>
         <csr:addressHigh>0x8BE0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BE4</csr:addressLow>
         <csr:addressHigh>0x8BE4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BE8</csr:addressLow>
         <csr:addressHigh>0x8BE8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BEC</csr:addressLow>
         <csr:addressHigh>0x8BEC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BF0</csr:addressLow>
         <csr:addressHigh>0x8BF0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GSR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BF4</csr:addressLow>
         <csr:addressHigh>0x8BF4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GSR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BF8</csr:addressLow>
         <csr:addressHigh>0x8BF8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4GSR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BFC</csr:addressLow>
         <csr:addressHigh>0x8BFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C00</csr:addressLow>
         <csr:addressHigh>0x8C00</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C04</csr:addressLow>
         <csr:addressHigh>0x8C04</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C08</csr:addressLow>
         <csr:addressHigh>0x8C08</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C0C</csr:addressLow>
         <csr:addressHigh>0x8C0C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C10</csr:addressLow>
         <csr:addressHigh>0x8C10</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C14</csr:addressLow>
         <csr:addressHigh>0x8C14</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C18</csr:addressLow>
         <csr:addressHigh>0x8C18</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GCR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C1C</csr:addressLow>
         <csr:addressHigh>0x8C1C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GCR7</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C20</csr:addressLow>
         <csr:addressHigh>0x8C20</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GCR8</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C24</csr:addressLow>
         <csr:addressHigh>0x8C24</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GCR9</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C28</csr:addressLow>
         <csr:addressHigh>0x8C3F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C40</csr:addressLow>
         <csr:addressHigh>0x8C40</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5BDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C44</csr:addressLow>
         <csr:addressHigh>0x8C44</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5BDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C48</csr:addressLow>
         <csr:addressHigh>0x8C48</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5BDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C4C</csr:addressLow>
         <csr:addressHigh>0x8C4F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C50</csr:addressLow>
         <csr:addressHigh>0x8C50</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5BDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C54</csr:addressLow>
         <csr:addressHigh>0x8C54</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5BDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C58</csr:addressLow>
         <csr:addressHigh>0x8C58</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5BDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C5C</csr:addressLow>
         <csr:addressHigh>0x8C5F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C60</csr:addressLow>
         <csr:addressHigh>0x8C60</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5BDLR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C64</csr:addressLow>
         <csr:addressHigh>0x8C7F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C80</csr:addressLow>
         <csr:addressHigh>0x8C80</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5LCDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C84</csr:addressLow>
         <csr:addressHigh>0x8C84</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5LCDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C88</csr:addressLow>
         <csr:addressHigh>0x8C88</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5LCDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C8C</csr:addressLow>
         <csr:addressHigh>0x8C8C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5LCDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C90</csr:addressLow>
         <csr:addressHigh>0x8C90</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5LCDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C94</csr:addressLow>
         <csr:addressHigh>0x8C94</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5LCDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C98</csr:addressLow>
         <csr:addressHigh>0x8C9F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CA0</csr:addressLow>
         <csr:addressHigh>0x8CA0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5MDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5MDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CA4</csr:addressLow>
         <csr:addressHigh>0x8CA4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5MDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5MDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CA8</csr:addressLow>
         <csr:addressHigh>0x8CBF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CC0</csr:addressLow>
         <csr:addressHigh>0x8CC0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GTR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CC4</csr:addressLow>
         <csr:addressHigh>0x8CC4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GTR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CC8</csr:addressLow>
         <csr:addressHigh>0x8CC8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GTR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CCC</csr:addressLow>
         <csr:addressHigh>0x8CCC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GTR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CD0</csr:addressLow>
         <csr:addressHigh>0x8CD0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5RSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CD4</csr:addressLow>
         <csr:addressHigh>0x8CD4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5RSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CD8</csr:addressLow>
         <csr:addressHigh>0x8CD8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5RSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CDC</csr:addressLow>
         <csr:addressHigh>0x8CDC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5RSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CE0</csr:addressLow>
         <csr:addressHigh>0x8CE0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CE4</csr:addressLow>
         <csr:addressHigh>0x8CE4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CE8</csr:addressLow>
         <csr:addressHigh>0x8CE8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CEC</csr:addressLow>
         <csr:addressHigh>0x8CEC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CF0</csr:addressLow>
         <csr:addressHigh>0x8CF0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GSR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CF4</csr:addressLow>
         <csr:addressHigh>0x8CF4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GSR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CF8</csr:addressLow>
         <csr:addressHigh>0x8CF8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX5GSR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CFC</csr:addressLow>
         <csr:addressHigh>0x8CFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D00</csr:addressLow>
         <csr:addressHigh>0x8D00</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D04</csr:addressLow>
         <csr:addressHigh>0x8D04</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D08</csr:addressLow>
         <csr:addressHigh>0x8D08</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D0C</csr:addressLow>
         <csr:addressHigh>0x8D0C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D10</csr:addressLow>
         <csr:addressHigh>0x8D10</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D14</csr:addressLow>
         <csr:addressHigh>0x8D14</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D18</csr:addressLow>
         <csr:addressHigh>0x8D18</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GCR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D1C</csr:addressLow>
         <csr:addressHigh>0x8D1C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GCR7</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D20</csr:addressLow>
         <csr:addressHigh>0x8D20</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GCR8</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D24</csr:addressLow>
         <csr:addressHigh>0x8D24</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GCR9</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D28</csr:addressLow>
         <csr:addressHigh>0x8D3F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D40</csr:addressLow>
         <csr:addressHigh>0x8D40</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6BDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D44</csr:addressLow>
         <csr:addressHigh>0x8D44</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6BDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D48</csr:addressLow>
         <csr:addressHigh>0x8D48</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6BDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D4C</csr:addressLow>
         <csr:addressHigh>0x8D4F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D50</csr:addressLow>
         <csr:addressHigh>0x8D50</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6BDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D54</csr:addressLow>
         <csr:addressHigh>0x8D54</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6BDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D58</csr:addressLow>
         <csr:addressHigh>0x8D58</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6BDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D5C</csr:addressLow>
         <csr:addressHigh>0x8D5F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D60</csr:addressLow>
         <csr:addressHigh>0x8D60</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6BDLR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D64</csr:addressLow>
         <csr:addressHigh>0x8D7F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D80</csr:addressLow>
         <csr:addressHigh>0x8D80</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6LCDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D84</csr:addressLow>
         <csr:addressHigh>0x8D84</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6LCDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D88</csr:addressLow>
         <csr:addressHigh>0x8D88</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6LCDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D8C</csr:addressLow>
         <csr:addressHigh>0x8D8C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6LCDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D90</csr:addressLow>
         <csr:addressHigh>0x8D90</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6LCDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D94</csr:addressLow>
         <csr:addressHigh>0x8D94</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6LCDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D98</csr:addressLow>
         <csr:addressHigh>0x8D9F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DA0</csr:addressLow>
         <csr:addressHigh>0x8DA0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6MDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6MDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DA4</csr:addressLow>
         <csr:addressHigh>0x8DA4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6MDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6MDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DA8</csr:addressLow>
         <csr:addressHigh>0x8DBF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DC0</csr:addressLow>
         <csr:addressHigh>0x8DC0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GTR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DC4</csr:addressLow>
         <csr:addressHigh>0x8DC4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GTR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DC8</csr:addressLow>
         <csr:addressHigh>0x8DC8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GTR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DCC</csr:addressLow>
         <csr:addressHigh>0x8DCC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GTR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DD0</csr:addressLow>
         <csr:addressHigh>0x8DD0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6RSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DD4</csr:addressLow>
         <csr:addressHigh>0x8DD4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6RSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DD8</csr:addressLow>
         <csr:addressHigh>0x8DD8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6RSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DDC</csr:addressLow>
         <csr:addressHigh>0x8DDC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6RSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DE0</csr:addressLow>
         <csr:addressHigh>0x8DE0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DE4</csr:addressLow>
         <csr:addressHigh>0x8DE4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DE8</csr:addressLow>
         <csr:addressHigh>0x8DE8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DEC</csr:addressLow>
         <csr:addressHigh>0x8DEC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DF0</csr:addressLow>
         <csr:addressHigh>0x8DF0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GSR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DF4</csr:addressLow>
         <csr:addressHigh>0x8DF4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GSR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DF8</csr:addressLow>
         <csr:addressHigh>0x8DF8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX6GSR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DFC</csr:addressLow>
         <csr:addressHigh>0x8DFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E00</csr:addressLow>
         <csr:addressHigh>0x8E00</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E04</csr:addressLow>
         <csr:addressHigh>0x8E04</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E08</csr:addressLow>
         <csr:addressHigh>0x8E08</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E0C</csr:addressLow>
         <csr:addressHigh>0x8E0C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E10</csr:addressLow>
         <csr:addressHigh>0x8E10</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E14</csr:addressLow>
         <csr:addressHigh>0x8E14</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E18</csr:addressLow>
         <csr:addressHigh>0x8E18</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GCR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E1C</csr:addressLow>
         <csr:addressHigh>0x8E1C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GCR7</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E20</csr:addressLow>
         <csr:addressHigh>0x8E20</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GCR8</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E24</csr:addressLow>
         <csr:addressHigh>0x8E24</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GCR9</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E28</csr:addressLow>
         <csr:addressHigh>0x8E3F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E40</csr:addressLow>
         <csr:addressHigh>0x8E40</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7BDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E44</csr:addressLow>
         <csr:addressHigh>0x8E44</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7BDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E48</csr:addressLow>
         <csr:addressHigh>0x8E48</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7BDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E4C</csr:addressLow>
         <csr:addressHigh>0x8E4F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E50</csr:addressLow>
         <csr:addressHigh>0x8E50</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7BDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E54</csr:addressLow>
         <csr:addressHigh>0x8E54</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7BDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E58</csr:addressLow>
         <csr:addressHigh>0x8E58</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7BDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E5C</csr:addressLow>
         <csr:addressHigh>0x8E5F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E60</csr:addressLow>
         <csr:addressHigh>0x8E60</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7BDLR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E64</csr:addressLow>
         <csr:addressHigh>0x8E7F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E80</csr:addressLow>
         <csr:addressHigh>0x8E80</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7LCDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E84</csr:addressLow>
         <csr:addressHigh>0x8E84</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7LCDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E88</csr:addressLow>
         <csr:addressHigh>0x8E88</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7LCDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E8C</csr:addressLow>
         <csr:addressHigh>0x8E8C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7LCDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E90</csr:addressLow>
         <csr:addressHigh>0x8E90</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7LCDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E94</csr:addressLow>
         <csr:addressHigh>0x8E94</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7LCDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E98</csr:addressLow>
         <csr:addressHigh>0x8E9F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EA0</csr:addressLow>
         <csr:addressHigh>0x8EA0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7MDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7MDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EA4</csr:addressLow>
         <csr:addressHigh>0x8EA4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7MDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7MDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EA8</csr:addressLow>
         <csr:addressHigh>0x8EBF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EC0</csr:addressLow>
         <csr:addressHigh>0x8EC0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GTR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EC4</csr:addressLow>
         <csr:addressHigh>0x8EC4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GTR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EC8</csr:addressLow>
         <csr:addressHigh>0x8EC8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GTR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8ECC</csr:addressLow>
         <csr:addressHigh>0x8ECC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GTR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8ED0</csr:addressLow>
         <csr:addressHigh>0x8ED0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7RSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8ED4</csr:addressLow>
         <csr:addressHigh>0x8ED4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7RSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8ED8</csr:addressLow>
         <csr:addressHigh>0x8ED8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7RSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EDC</csr:addressLow>
         <csr:addressHigh>0x8EDC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7RSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EE0</csr:addressLow>
         <csr:addressHigh>0x8EE0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EE4</csr:addressLow>
         <csr:addressHigh>0x8EE4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EE8</csr:addressLow>
         <csr:addressHigh>0x8EE8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EEC</csr:addressLow>
         <csr:addressHigh>0x8EEC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EF0</csr:addressLow>
         <csr:addressHigh>0x8EF0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GSR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EF4</csr:addressLow>
         <csr:addressHigh>0x8EF4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GSR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EF8</csr:addressLow>
         <csr:addressHigh>0x8EF8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX7GSR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8EFC</csr:addressLow>
         <csr:addressHigh>0x8EFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F00</csr:addressLow>
         <csr:addressHigh>0x8F00</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F04</csr:addressLow>
         <csr:addressHigh>0x8F04</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F08</csr:addressLow>
         <csr:addressHigh>0x8F08</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F0C</csr:addressLow>
         <csr:addressHigh>0x8F0C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F10</csr:addressLow>
         <csr:addressHigh>0x8F10</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F14</csr:addressLow>
         <csr:addressHigh>0x8F14</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F18</csr:addressLow>
         <csr:addressHigh>0x8F18</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GCR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F1C</csr:addressLow>
         <csr:addressHigh>0x8F1C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GCR7</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F20</csr:addressLow>
         <csr:addressHigh>0x8F20</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GCR8</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F24</csr:addressLow>
         <csr:addressHigh>0x8F24</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GCR9</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F28</csr:addressLow>
         <csr:addressHigh>0x8F3F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F40</csr:addressLow>
         <csr:addressHigh>0x8F40</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8BDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F44</csr:addressLow>
         <csr:addressHigh>0x8F44</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8BDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F48</csr:addressLow>
         <csr:addressHigh>0x8F48</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8BDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F4C</csr:addressLow>
         <csr:addressHigh>0x8F4F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F50</csr:addressLow>
         <csr:addressHigh>0x8F50</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8BDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F54</csr:addressLow>
         <csr:addressHigh>0x8F54</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8BDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F58</csr:addressLow>
         <csr:addressHigh>0x8F58</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8BDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F5C</csr:addressLow>
         <csr:addressHigh>0x8F5F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F60</csr:addressLow>
         <csr:addressHigh>0x8F60</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8BDLR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F64</csr:addressLow>
         <csr:addressHigh>0x8F7F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F80</csr:addressLow>
         <csr:addressHigh>0x8F80</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8LCDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F84</csr:addressLow>
         <csr:addressHigh>0x8F84</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8LCDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F88</csr:addressLow>
         <csr:addressHigh>0x8F88</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8LCDLR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F8C</csr:addressLow>
         <csr:addressHigh>0x8F8C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8LCDLR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F90</csr:addressLow>
         <csr:addressHigh>0x8F90</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8LCDLR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F94</csr:addressLow>
         <csr:addressHigh>0x8F94</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8LCDLR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8F98</csr:addressLow>
         <csr:addressHigh>0x8F9F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FA0</csr:addressLow>
         <csr:addressHigh>0x8FA0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8MDLR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8MDLR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FA4</csr:addressLow>
         <csr:addressHigh>0x8FA4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8MDLR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8MDLR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FA8</csr:addressLow>
         <csr:addressHigh>0x8FBF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FC0</csr:addressLow>
         <csr:addressHigh>0x8FC0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GTR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FC4</csr:addressLow>
         <csr:addressHigh>0x8FC4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GTR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FC8</csr:addressLow>
         <csr:addressHigh>0x8FC8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GTR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FCC</csr:addressLow>
         <csr:addressHigh>0x8FCC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GTR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FD0</csr:addressLow>
         <csr:addressHigh>0x8FD0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8RSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FD4</csr:addressLow>
         <csr:addressHigh>0x8FD4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8RSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FD8</csr:addressLow>
         <csr:addressHigh>0x8FD8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8RSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FDC</csr:addressLow>
         <csr:addressHigh>0x8FDC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8RSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FE0</csr:addressLow>
         <csr:addressHigh>0x8FE0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GSR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FE4</csr:addressLow>
         <csr:addressHigh>0x8FE4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GSR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FE8</csr:addressLow>
         <csr:addressHigh>0x8FE8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GSR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FEC</csr:addressLow>
         <csr:addressHigh>0x8FEC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GSR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FF0</csr:addressLow>
         <csr:addressHigh>0x8FF0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GSR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FF4</csr:addressLow>
         <csr:addressHigh>0x8FF4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GSR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FF8</csr:addressLow>
         <csr:addressHigh>0x8FF8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8GSR6</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FFC</csr:addressLow>
         <csr:addressHigh>0x93FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9400</csr:addressLow>
         <csr:addressHigh>0x9400</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0OSC</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0OSC</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9404</csr:addressLow>
         <csr:addressHigh>0x9404</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0PLLCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9408</csr:addressLow>
         <csr:addressHigh>0x9408</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0PLLCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x940C</csr:addressLow>
         <csr:addressHigh>0x940C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0PLLCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9410</csr:addressLow>
         <csr:addressHigh>0x9410</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0PLLCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9414</csr:addressLow>
         <csr:addressHigh>0x9414</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0PLLCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9418</csr:addressLow>
         <csr:addressHigh>0x9418</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0PLLCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x941C</csr:addressLow>
         <csr:addressHigh>0x941C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0DQSCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DQSCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9420</csr:addressLow>
         <csr:addressHigh>0x9420</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0TRNCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0TRNCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9424</csr:addressLow>
         <csr:addressHigh>0x9424</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0DDLCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DDLCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9428</csr:addressLow>
         <csr:addressHigh>0x9428</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0DXCTL1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DXCTL1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x942C</csr:addressLow>
         <csr:addressHigh>0x942C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0DXCTL2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DXCTL2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9430</csr:addressLow>
         <csr:addressHigh>0x9430</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL0IOCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0IOCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9434</csr:addressLow>
         <csr:addressHigh>0x9434</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4SL0IOCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL0IOCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9438</csr:addressLow>
         <csr:addressHigh>0x943F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9440</csr:addressLow>
         <csr:addressHigh>0x9440</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1OSC</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1OSC</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9444</csr:addressLow>
         <csr:addressHigh>0x9444</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1PLLCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9448</csr:addressLow>
         <csr:addressHigh>0x9448</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1PLLCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x944C</csr:addressLow>
         <csr:addressHigh>0x944C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1PLLCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9450</csr:addressLow>
         <csr:addressHigh>0x9450</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1PLLCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9454</csr:addressLow>
         <csr:addressHigh>0x9454</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1PLLCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9458</csr:addressLow>
         <csr:addressHigh>0x9458</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1PLLCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x945C</csr:addressLow>
         <csr:addressHigh>0x945C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1DQSCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DQSCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9460</csr:addressLow>
         <csr:addressHigh>0x9460</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1TRNCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1TRNCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9464</csr:addressLow>
         <csr:addressHigh>0x9464</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1DDLCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DDLCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9468</csr:addressLow>
         <csr:addressHigh>0x9468</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1DXCTL1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DXCTL1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x946C</csr:addressLow>
         <csr:addressHigh>0x946C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1DXCTL2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DXCTL2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9470</csr:addressLow>
         <csr:addressHigh>0x9470</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL1IOCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1IOCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9474</csr:addressLow>
         <csr:addressHigh>0x9474</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4SL1IOCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL1IOCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9478</csr:addressLow>
         <csr:addressHigh>0x947F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9480</csr:addressLow>
         <csr:addressHigh>0x9480</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2OSC</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2OSC</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9484</csr:addressLow>
         <csr:addressHigh>0x9484</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2PLLCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9488</csr:addressLow>
         <csr:addressHigh>0x9488</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2PLLCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x948C</csr:addressLow>
         <csr:addressHigh>0x948C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2PLLCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9490</csr:addressLow>
         <csr:addressHigh>0x9490</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2PLLCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9494</csr:addressLow>
         <csr:addressHigh>0x9494</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2PLLCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9498</csr:addressLow>
         <csr:addressHigh>0x9498</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2PLLCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x949C</csr:addressLow>
         <csr:addressHigh>0x949C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2DQSCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DQSCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94A0</csr:addressLow>
         <csr:addressHigh>0x94A0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2TRNCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2TRNCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94A4</csr:addressLow>
         <csr:addressHigh>0x94A4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2DDLCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DDLCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94A8</csr:addressLow>
         <csr:addressHigh>0x94A8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2DXCTL1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DXCTL1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94AC</csr:addressLow>
         <csr:addressHigh>0x94AC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2DXCTL2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DXCTL2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94B0</csr:addressLow>
         <csr:addressHigh>0x94B0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL2IOCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2IOCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94B4</csr:addressLow>
         <csr:addressHigh>0x94B4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4SL2IOCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL2IOCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94B8</csr:addressLow>
         <csr:addressHigh>0x94BF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94C0</csr:addressLow>
         <csr:addressHigh>0x94C0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3OSC</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3OSC</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94C4</csr:addressLow>
         <csr:addressHigh>0x94C4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3PLLCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94C8</csr:addressLow>
         <csr:addressHigh>0x94C8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3PLLCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94CC</csr:addressLow>
         <csr:addressHigh>0x94CC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3PLLCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94D0</csr:addressLow>
         <csr:addressHigh>0x94D0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3PLLCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94D4</csr:addressLow>
         <csr:addressHigh>0x94D4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3PLLCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94D8</csr:addressLow>
         <csr:addressHigh>0x94D8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3PLLCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94DC</csr:addressLow>
         <csr:addressHigh>0x94DC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3DQSCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DQSCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94E0</csr:addressLow>
         <csr:addressHigh>0x94E0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3TRNCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3TRNCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94E4</csr:addressLow>
         <csr:addressHigh>0x94E4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3DDLCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DDLCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94E8</csr:addressLow>
         <csr:addressHigh>0x94E8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3DXCTL1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DXCTL1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94EC</csr:addressLow>
         <csr:addressHigh>0x94EC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3DXCTL2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DXCTL2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94F0</csr:addressLow>
         <csr:addressHigh>0x94F0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL3IOCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3IOCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94F4</csr:addressLow>
         <csr:addressHigh>0x94F4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4SL3IOCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL3IOCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94F8</csr:addressLow>
         <csr:addressHigh>0x94FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9500</csr:addressLow>
         <csr:addressHigh>0x9500</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4OSC</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4OSC</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9504</csr:addressLow>
         <csr:addressHigh>0x9504</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4PLLCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9508</csr:addressLow>
         <csr:addressHigh>0x9508</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4PLLCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x950C</csr:addressLow>
         <csr:addressHigh>0x950C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4PLLCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9510</csr:addressLow>
         <csr:addressHigh>0x9510</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4PLLCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9514</csr:addressLow>
         <csr:addressHigh>0x9514</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4PLLCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9518</csr:addressLow>
         <csr:addressHigh>0x9518</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4PLLCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x951C</csr:addressLow>
         <csr:addressHigh>0x951C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4DQSCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DQSCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9520</csr:addressLow>
         <csr:addressHigh>0x9520</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4TRNCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4TRNCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9524</csr:addressLow>
         <csr:addressHigh>0x9524</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4DDLCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DDLCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9528</csr:addressLow>
         <csr:addressHigh>0x9528</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4DXCTL1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DXCTL1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x952C</csr:addressLow>
         <csr:addressHigh>0x952C</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4DXCTL2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DXCTL2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9530</csr:addressLow>
         <csr:addressHigh>0x9530</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SL4IOCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4IOCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9534</csr:addressLow>
         <csr:addressHigh>0x9534</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4SL4IOCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL4IOCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9538</csr:addressLow>
         <csr:addressHigh>0x97BF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97C0</csr:addressLow>
         <csr:addressHigh>0x97C0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBOSC</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBOSC</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97C4</csr:addressLow>
         <csr:addressHigh>0x97C4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBPLLCR0</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97C8</csr:addressLow>
         <csr:addressHigh>0x97C8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBPLLCR1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97CC</csr:addressLow>
         <csr:addressHigh>0x97CC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBPLLCR2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97D0</csr:addressLow>
         <csr:addressHigh>0x97D0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBPLLCR3</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97D4</csr:addressLow>
         <csr:addressHigh>0x97D4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBPLLCR4</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97D8</csr:addressLow>
         <csr:addressHigh>0x97D8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBPLLCR5</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97DC</csr:addressLow>
         <csr:addressHigh>0x97DC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBDQSCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDQSCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97E0</csr:addressLow>
         <csr:addressHigh>0x97E0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBTRNCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBTRNCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97E4</csr:addressLow>
         <csr:addressHigh>0x97E4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBDDLCTL</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDDLCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97E8</csr:addressLow>
         <csr:addressHigh>0x97E8</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBDXCTL1</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDXCTL1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97EC</csr:addressLow>
         <csr:addressHigh>0x97EC</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBDXCTL2</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDXCTL2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97F0</csr:addressLow>
         <csr:addressHigh>0x97F0</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX8SLBIOCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBIOCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97F4</csr:addressLow>
         <csr:addressHigh>0x97F4</csr:addressHigh>
         <csr:instanceName>DDR.DWC_PHY_PUB.DX4SLBIOCR</csr:instanceName>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SLBIOCR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x97F8</csr:addressLow>
         <csr:addressHigh>0x9FFF</csr:addressHigh>
        </csr:addressMapEntry>
       </csr:addressMap>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB</csr:referenceName>
       <csr:identifier>DWC_PHY_PUB</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5775</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB</csr:typeName>
        <csr:description>
         <csr:p>uMCTL2 PUB Registers</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIDR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PIR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DXCCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DSGCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ODTCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.AACR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.GPR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.GPR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMGCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMGCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMGCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.SCHCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.SCHCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTAR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTAR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTAR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTDR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTDR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTEDR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTEDR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTEDR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.VTDR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.CATR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.CATR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DQSDR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DQSDR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DQSDR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUAR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUDR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCURR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCULR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUGCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUTPR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTRR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTMSKR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTMSKR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTMSKR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTLSR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTUDPR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTGSR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWER0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWER1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWCSR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTFWR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTFWR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTFWR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RANKIDR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.IOVCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.IOVCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.VTCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.VTCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACLCDLR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACMDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACMDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0PR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0PR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0DR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0DR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0OR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0OR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0SR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1PR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1PR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1DR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1DR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1OR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1OR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1SR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2PR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2PR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2DR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2DR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2OR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2OR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2SR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3PR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3PR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3DR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3DR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3OR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3OR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3SR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0MDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0MDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1MDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1MDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2MDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2MDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3MDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3MDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4MDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4MDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5MDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5MDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6MDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6MDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7MDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7MDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8MDLR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8MDLR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0OSC</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DQSCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0TRNCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DDLCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DXCTL1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DXCTL2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0IOCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL0IOCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1OSC</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DQSCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1TRNCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DDLCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DXCTL1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DXCTL2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1IOCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL1IOCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2OSC</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DQSCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2TRNCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DDLCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DXCTL1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DXCTL2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2IOCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL2IOCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3OSC</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DQSCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3TRNCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DDLCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DXCTL1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DXCTL2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3IOCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL3IOCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4OSC</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DQSCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4TRNCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DDLCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DXCTL1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DXCTL2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4IOCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL4IOCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBOSC</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDQSCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBTRNCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDDLCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDXCTL1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDXCTL2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBIOCR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SLBIOCR</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIDR</csr:referenceName>
       <csr:identifier>RIDR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>34</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RIDR</csr:typeName>
        <csr:description>
         <csr:p>   - Revision Identification Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RIDR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>33</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RIDR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PIR</csr:referenceName>
       <csr:identifier>PIR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>43</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PIR</csr:typeName>
        <csr:description>
         <csr:p> - PHY Initialization Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PIR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>42</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PIR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR0</csr:referenceName>
       <csr:identifier>PGCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>52</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PGCR0</csr:typeName>
        <csr:description>
         <csr:p> - PHY General Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PGCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>51</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PGCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR1</csr:referenceName>
       <csr:identifier>PGCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>61</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PGCR1</csr:typeName>
        <csr:description>
         <csr:p> - PHY General Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PGCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>60</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PGCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR2</csr:referenceName>
       <csr:identifier>PGCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>70</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PGCR2</csr:typeName>
        <csr:description>
         <csr:p> - PHY General Configuration Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PGCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>69</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PGCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR3</csr:referenceName>
       <csr:identifier>PGCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>79</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PGCR3</csr:typeName>
        <csr:description>
         <csr:p> - PHY General Configuration Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PGCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>78</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PGCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR4</csr:referenceName>
       <csr:identifier>PGCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>88</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PGCR4</csr:typeName>
        <csr:description>
         <csr:p> - PHY General Configuration Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PGCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>87</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PGCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR5</csr:referenceName>
       <csr:identifier>PGCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>97</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x24</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PGCR5</csr:typeName>
        <csr:description>
         <csr:p> - PHY General Configuration Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PGCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>96</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PGCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR6</csr:referenceName>
       <csr:identifier>PGCR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>106</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PGCR6</csr:typeName>
        <csr:description>
         <csr:p> - PHY General Configuration Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PGCR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>105</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PGCR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR7</csr:referenceName>
       <csr:identifier>PGCR7</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>115</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x2C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PGCR7</csr:typeName>
        <csr:description>
         <csr:p> - PHY General Configuration Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PGCR7_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>114</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PGCR7.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGSR0</csr:referenceName>
       <csr:identifier>PGSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>125</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PGSR0</csr:typeName>
        <csr:description>
         <csr:p>   - PHY General Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PGSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>124</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PGSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGSR1</csr:referenceName>
       <csr:identifier>PGSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>135</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x34</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PGSR1</csr:typeName>
        <csr:description>
         <csr:p>   - PHY General Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PGSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>134</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PGSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGSR2</csr:referenceName>
       <csr:identifier>PGSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>145</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x38</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PGSR2</csr:typeName>
        <csr:description>
         <csr:p>   - PHY General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PGSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>144</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PGSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR0</csr:referenceName>
       <csr:identifier>PTR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>154</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PTR0</csr:typeName>
        <csr:description>
         <csr:p> - PHY Timing Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PTR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>153</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PTR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR1</csr:referenceName>
       <csr:identifier>PTR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>163</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x44</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PTR1</csr:typeName>
        <csr:description>
         <csr:p> - PHY Timing Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PTR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>162</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PTR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR2</csr:referenceName>
       <csr:identifier>PTR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>172</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PTR2</csr:typeName>
        <csr:description>
         <csr:p> - PHY Timing Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PTR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>171</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PTR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR3</csr:referenceName>
       <csr:identifier>PTR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>181</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PTR3</csr:typeName>
        <csr:description>
         <csr:p> - PHY Timing Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PTR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>180</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PTR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR4</csr:referenceName>
       <csr:identifier>PTR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>190</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PTR4</csr:typeName>
        <csr:description>
         <csr:p> - PHY Timing Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PTR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>189</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PTR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR5</csr:referenceName>
       <csr:identifier>PTR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>199</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x54</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PTR5</csr:typeName>
        <csr:description>
         <csr:p> - PHY Timing Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PTR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>198</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PTR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR6</csr:referenceName>
       <csr:identifier>PTR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>208</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x58</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PTR6</csr:typeName>
        <csr:description>
         <csr:p> - PHY Timing Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PTR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>207</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PTR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR</csr:referenceName>
       <csr:identifier>PLLCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>217</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x68</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PLLCR</csr:typeName>
        <csr:description>
         <csr:p> - PLL Control Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PLLCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>216</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PLLCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR1</csr:referenceName>
       <csr:identifier>PLLCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>226</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PLLCR1</csr:typeName>
        <csr:description>
         <csr:p> - PLL Control Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PLLCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>225</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PLLCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR2</csr:referenceName>
       <csr:identifier>PLLCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>235</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x70</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PLLCR2</csr:typeName>
        <csr:description>
         <csr:p> - PLL Control Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PLLCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>234</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PLLCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR3</csr:referenceName>
       <csr:identifier>PLLCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>244</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x74</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PLLCR3</csr:typeName>
        <csr:description>
         <csr:p> - PLL Control Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PLLCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>243</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PLLCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR4</csr:referenceName>
       <csr:identifier>PLLCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>253</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x78</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PLLCR4</csr:typeName>
        <csr:description>
         <csr:p> - PLL Control Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PLLCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>252</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PLLCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR5</csr:referenceName>
       <csr:identifier>PLLCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>262</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PLLCR5</csr:typeName>
        <csr:description>
         <csr:p> - PLL Control Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PLLCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>261</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PLLCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DXCCR</csr:referenceName>
       <csr:identifier>DXCCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>271</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x88</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DXCCR</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 I/O Configuration Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DXCCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>270</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DXCCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DSGCR</csr:referenceName>
       <csr:identifier>DSGCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>280</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x90</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DSGCR</csr:typeName>
        <csr:description>
         <csr:p> - DFI Configuration Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSGCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>279</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DSGCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ODTCR</csr:referenceName>
       <csr:identifier>ODTCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>289</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x98</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ODTCR</csr:typeName>
        <csr:description>
         <csr:p> - ODT Configuration Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ODTCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>288</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ODTCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.AACR</csr:referenceName>
       <csr:identifier>AACR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>298</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_AACR</csr:typeName>
        <csr:description>
         <csr:p> - Anti-aging control register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>AACR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>297</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register AACR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.GPR0</csr:referenceName>
       <csr:identifier>GPR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>307</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_GPR0</csr:typeName>
        <csr:description>
         <csr:p> - General Purpose Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>GPR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>306</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register GPR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.GPR1</csr:referenceName>
       <csr:identifier>GPR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>316</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_GPR1</csr:typeName>
        <csr:description>
         <csr:p> - General Purpose Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>GPR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>315</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register GPR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCR</csr:referenceName>
       <csr:identifier>DCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>325</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x100</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DCR</csr:typeName>
        <csr:description>
         <csr:p> - DRAM Configuration Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>324</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR0</csr:referenceName>
       <csr:identifier>DTPR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>334</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x110</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTPR0</csr:typeName>
        <csr:description>
         <csr:p> - SDRAM Timing Parameters Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTPR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>333</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTPR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR1</csr:referenceName>
       <csr:identifier>DTPR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>343</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x114</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTPR1</csr:typeName>
        <csr:description>
         <csr:p> - SDRAM Timing Parameters Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTPR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>342</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTPR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR2</csr:referenceName>
       <csr:identifier>DTPR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>352</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x118</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTPR2</csr:typeName>
        <csr:description>
         <csr:p> - SDRAM Timing Parameters Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTPR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>351</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTPR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR3</csr:referenceName>
       <csr:identifier>DTPR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>361</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x11C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTPR3</csr:typeName>
        <csr:description>
         <csr:p> - SDRAM Timing Parameters Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTPR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>360</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTPR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR4</csr:referenceName>
       <csr:identifier>DTPR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>370</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x120</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTPR4</csr:typeName>
        <csr:description>
         <csr:p> - SDRAM Timing Parameters Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTPR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>369</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTPR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR5</csr:referenceName>
       <csr:identifier>DTPR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>379</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x124</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTPR5</csr:typeName>
        <csr:description>
         <csr:p> - SDRAM Timing Parameters Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTPR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>378</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTPR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR6</csr:referenceName>
       <csr:identifier>DTPR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>388</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x128</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTPR6</csr:typeName>
        <csr:description>
         <csr:p> - SDRAM Timing Parameters Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTPR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>387</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTPR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMGCR0</csr:referenceName>
       <csr:identifier>RDIMMGCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>397</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x140</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RDIMMGCR0</csr:typeName>
        <csr:description>
         <csr:p> - RDIMM General Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RDIMMGCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>396</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RDIMMGCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMGCR1</csr:referenceName>
       <csr:identifier>RDIMMGCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>406</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x144</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RDIMMGCR1</csr:typeName>
        <csr:description>
         <csr:p> - RDIMM General Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RDIMMGCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>405</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RDIMMGCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMGCR2</csr:referenceName>
       <csr:identifier>RDIMMGCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>415</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x148</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RDIMMGCR2</csr:typeName>
        <csr:description>
         <csr:p> - RDIMM General Configuration Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RDIMMGCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>414</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RDIMMGCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR0</csr:referenceName>
       <csr:identifier>RDIMMCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>424</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x150</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RDIMMCR0</csr:typeName>
        <csr:description>
         <csr:p> - RDIMM Control Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RDIMMCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>423</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RDIMMCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR1</csr:referenceName>
       <csr:identifier>RDIMMCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>433</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x154</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RDIMMCR1</csr:typeName>
        <csr:description>
         <csr:p> - RDIMM Control Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RDIMMCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>432</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RDIMMCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR2</csr:referenceName>
       <csr:identifier>RDIMMCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>442</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x158</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RDIMMCR2</csr:typeName>
        <csr:description>
         <csr:p> - RDIMM Control Register 2 (DDR4)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RDIMMCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>441</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RDIMMCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR3</csr:referenceName>
       <csr:identifier>RDIMMCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>451</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x15C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RDIMMCR3</csr:typeName>
        <csr:description>
         <csr:p> - RDIMM Control Register 3 (DDR4)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RDIMMCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>450</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RDIMMCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR4</csr:referenceName>
       <csr:identifier>RDIMMCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>460</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x160</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RDIMMCR4</csr:typeName>
        <csr:description>
         <csr:p> - RDIMM Control Register 4 (DDR4)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RDIMMCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>459</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RDIMMCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.SCHCR0</csr:referenceName>
       <csr:identifier>SCHCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>469</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x168</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_SCHCR0</csr:typeName>
        <csr:description>
         <csr:p> - Scheduler Command Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SCHCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>468</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register SCHCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.SCHCR1</csr:referenceName>
       <csr:identifier>SCHCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>478</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x16C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_SCHCR1</csr:typeName>
        <csr:description>
         <csr:p> - Scheduler Command Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SCHCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>477</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register SCHCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR0</csr:referenceName>
       <csr:identifier>MR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>487</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x180</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR0</csr:typeName>
        <csr:description>
         <csr:p> - Mode Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>486</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR1</csr:referenceName>
       <csr:identifier>MR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>496</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x184</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR1</csr:typeName>
        <csr:description>
         <csr:p> - Extended Mode Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>495</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR2</csr:referenceName>
       <csr:identifier>MR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>505</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x188</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR2</csr:typeName>
        <csr:description>
         <csr:p> - Extended Mode Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>504</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR3</csr:referenceName>
       <csr:identifier>MR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>514</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x18C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR3</csr:typeName>
        <csr:description>
         <csr:p> - Extended Mode Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>513</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR4</csr:referenceName>
       <csr:identifier>MR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>523</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x190</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR4</csr:typeName>
        <csr:description>
         <csr:p> - Extended Mode Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>522</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR5</csr:referenceName>
       <csr:identifier>MR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>532</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x194</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR5</csr:typeName>
        <csr:description>
         <csr:p> - Extended Mode Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>531</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR6</csr:referenceName>
       <csr:identifier>MR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>541</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x198</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR6</csr:typeName>
        <csr:description>
         <csr:p> - Extended Mode Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>540</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR7</csr:referenceName>
       <csr:identifier>MR7</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>550</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x19C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR7</csr:typeName>
        <csr:description>
         <csr:p> - Extended Mode Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR7_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>549</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR7.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR11</csr:referenceName>
       <csr:identifier>MR11</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>559</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1AC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR11</csr:typeName>
        <csr:description>
         <csr:p> - Extended Mode Register 11</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR11_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>558</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR11.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR12</csr:referenceName>
       <csr:identifier>MR12</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>568</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1B0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR12</csr:typeName>
        <csr:description>
         <csr:p> - Extended Mode Register 12</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR12_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>567</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR12.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR13</csr:referenceName>
       <csr:identifier>MR13</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>577</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1B4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR13</csr:typeName>
        <csr:description>
         <csr:p> - Extended Mode Register 13</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR13_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>576</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR13.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR14</csr:referenceName>
       <csr:identifier>MR14</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>586</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1B8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR14</csr:typeName>
        <csr:description>
         <csr:p> - Extended Mode Register 14</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR14_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>585</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR14.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR22</csr:referenceName>
       <csr:identifier>MR22</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>595</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1D8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_MR22</csr:typeName>
        <csr:description>
         <csr:p> - Extended Mode Register 22</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MR22_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>594</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register MR22.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTCR</csr:referenceName>
       <csr:identifier>DTCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>604</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x200</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTCR</csr:typeName>
        <csr:description>
         <csr:p> - Data Training Configuration Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>603</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTCR1</csr:referenceName>
       <csr:identifier>DTCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>613</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x204</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTCR1</csr:typeName>
        <csr:description>
         <csr:p> - Data Training Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>612</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTAR0</csr:referenceName>
       <csr:identifier>DTAR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>622</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x208</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTAR0</csr:typeName>
        <csr:description>
         <csr:p> - Data Training Address Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTAR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>621</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTAR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTAR1</csr:referenceName>
       <csr:identifier>DTAR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>631</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x20C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTAR1</csr:typeName>
        <csr:description>
         <csr:p> - Data Training Address Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTAR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>630</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTAR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTAR2</csr:referenceName>
       <csr:identifier>DTAR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>640</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x210</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTAR2</csr:typeName>
        <csr:description>
         <csr:p> - Data Training Address Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTAR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>639</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTAR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTDR0</csr:referenceName>
       <csr:identifier>DTDR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>649</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x218</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTDR0</csr:typeName>
        <csr:description>
         <csr:p> - Data Training Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTDR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>648</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTDR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTDR1</csr:referenceName>
       <csr:identifier>DTDR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>658</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x21C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTDR1</csr:typeName>
        <csr:description>
         <csr:p> - Data Training Data Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTDR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>657</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTDR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTEDR0</csr:referenceName>
       <csr:identifier>DTEDR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>667</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x230</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTEDR0</csr:typeName>
        <csr:description>
         <csr:p> - Data Training Eye Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTEDR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>666</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTEDR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTEDR1</csr:referenceName>
       <csr:identifier>DTEDR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>676</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x234</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTEDR1</csr:typeName>
        <csr:description>
         <csr:p> - Data Training Eye Data Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTEDR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>675</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTEDR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTEDR2</csr:referenceName>
       <csr:identifier>DTEDR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>685</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x238</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DTEDR2</csr:typeName>
        <csr:description>
         <csr:p> - Data Training Eye Data Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DTEDR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>684</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DTEDR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.VTDR</csr:referenceName>
       <csr:identifier>VTDR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>694</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x23C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_VTDR</csr:typeName>
        <csr:description>
         <csr:p> - Vref Training Data Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>VTDR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>693</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register VTDR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.CATR0</csr:referenceName>
       <csr:identifier>CATR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>703</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x240</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_CATR0</csr:typeName>
        <csr:description>
         <csr:p> - CA Training Timing Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CATR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>702</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register CATR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.CATR1</csr:referenceName>
       <csr:identifier>CATR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>712</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x244</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_CATR1</csr:typeName>
        <csr:description>
         <csr:p> - CA Training Timing Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CATR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>711</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register CATR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR8</csr:referenceName>
       <csr:identifier>PGCR8</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>721</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x248</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_PGCR8</csr:typeName>
        <csr:description>
         <csr:p> - DQS2DQ BYTE SWAP Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PGCR8_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>720</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register PGCR8.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DQSDR0</csr:referenceName>
       <csr:identifier>DQSDR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>730</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x250</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DQSDR0</csr:typeName>
        <csr:description>
         <csr:p> - DQS Drift detection Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DQSDR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>729</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DQSDR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DQSDR1</csr:referenceName>
       <csr:identifier>DQSDR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>739</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x254</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DQSDR1</csr:typeName>
        <csr:description>
         <csr:p> - DQS Drift detection Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DQSDR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>738</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DQSDR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DQSDR2</csr:referenceName>
       <csr:identifier>DQSDR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>748</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x258</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DQSDR2</csr:typeName>
        <csr:description>
         <csr:p> - DQS Drift detection Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DQSDR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>747</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DQSDR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUAR</csr:referenceName>
       <csr:identifier>DCUAR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>757</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x300</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DCUAR</csr:typeName>
        <csr:description>
         <csr:p> - DCU Address               Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DCUAR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>756</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DCUAR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUDR</csr:referenceName>
       <csr:identifier>DCUDR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>766</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x304</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DCUDR</csr:typeName>
        <csr:description>
         <csr:p> - DCU Data                  Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DCUDR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>765</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DCUDR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCURR</csr:referenceName>
       <csr:identifier>DCURR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>775</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x308</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DCURR</csr:typeName>
        <csr:description>
         <csr:p> - DCU Run                   Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DCURR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>774</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DCURR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCULR</csr:referenceName>
       <csr:identifier>DCULR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>784</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x30C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DCULR</csr:typeName>
        <csr:description>
         <csr:p> - DCU Loop                  Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DCULR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>783</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DCULR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUGCR</csr:referenceName>
       <csr:identifier>DCUGCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>793</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x310</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DCUGCR</csr:typeName>
        <csr:description>
         <csr:p> - DCU General Configuration Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DCUGCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>792</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DCUGCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUTPR</csr:referenceName>
       <csr:identifier>DCUTPR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>802</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x314</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DCUTPR</csr:typeName>
        <csr:description>
         <csr:p> - DCU Timing Parameter      Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DCUTPR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>801</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DCUTPR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUSR0</csr:referenceName>
       <csr:identifier>DCUSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>811</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x318</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DCUSR0</csr:typeName>
        <csr:description>
         <csr:p> - DCU Status-0              Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DCUSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>810</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DCUSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUSR1</csr:referenceName>
       <csr:identifier>DCUSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>820</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x31C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DCUSR1</csr:typeName>
        <csr:description>
         <csr:p> - DCU Status-1              Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DCUSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>819</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DCUSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTRR</csr:referenceName>
       <csr:identifier>BISTRR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>829</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x400</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTRR</csr:typeName>
        <csr:description>
         <csr:p> - BIST Run                  Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTRR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>828</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTRR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWCR</csr:referenceName>
       <csr:identifier>BISTWCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>838</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x404</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTWCR</csr:typeName>
        <csr:description>
         <csr:p> - BIST Word Count           Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTWCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>837</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTWCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTMSKR0</csr:referenceName>
       <csr:identifier>BISTMSKR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>847</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x408</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTMSKR0</csr:typeName>
        <csr:description>
         <csr:p> - BIST Mask 0               Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTMSKR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>846</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTMSKR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTMSKR1</csr:referenceName>
       <csr:identifier>BISTMSKR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>856</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x40C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTMSKR1</csr:typeName>
        <csr:description>
         <csr:p> - BIST Mask 1               Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTMSKR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>855</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTMSKR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTMSKR2</csr:referenceName>
       <csr:identifier>BISTMSKR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>865</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x410</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTMSKR2</csr:typeName>
        <csr:description>
         <csr:p> - BIST Mask 2               Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTMSKR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>864</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTMSKR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTLSR</csr:referenceName>
       <csr:identifier>BISTLSR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>874</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x414</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTLSR</csr:typeName>
        <csr:description>
         <csr:p> - BIST LFSR Seed            Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTLSR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>873</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTLSR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR0</csr:referenceName>
       <csr:identifier>BISTAR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>883</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x418</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTAR0</csr:typeName>
        <csr:description>
         <csr:p> - BIST Address 0            Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTAR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>882</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTAR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR1</csr:referenceName>
       <csr:identifier>BISTAR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>892</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x41C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTAR1</csr:typeName>
        <csr:description>
         <csr:p> - BIST Address 1            Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTAR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>891</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTAR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR2</csr:referenceName>
       <csr:identifier>BISTAR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>901</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x420</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTAR2</csr:typeName>
        <csr:description>
         <csr:p> - BIST Address 2            Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTAR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>900</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTAR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR3</csr:referenceName>
       <csr:identifier>BISTAR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>910</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x424</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTAR3</csr:typeName>
        <csr:description>
         <csr:p> - BIST Address 3            Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTAR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>909</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTAR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR4</csr:referenceName>
       <csr:identifier>BISTAR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>919</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x428</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTAR4</csr:typeName>
        <csr:description>
         <csr:p> - BIST Address 4            Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTAR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>918</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTAR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTUDPR</csr:referenceName>
       <csr:identifier>BISTUDPR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>928</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x42C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTUDPR</csr:typeName>
        <csr:description>
         <csr:p> - BIST User Data Pattern 0  Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTUDPR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>927</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTUDPR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTGSR</csr:referenceName>
       <csr:identifier>BISTGSR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>937</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x430</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTGSR</csr:typeName>
        <csr:description>
         <csr:p> - BIST General Status       Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTGSR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>936</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTGSR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWER0</csr:referenceName>
       <csr:identifier>BISTWER0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>946</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x434</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTWER0</csr:typeName>
        <csr:description>
         <csr:p> - BIST Word Error 0         Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTWER0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>945</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTWER0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWER1</csr:referenceName>
       <csr:identifier>BISTWER1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>955</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x438</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTWER1</csr:typeName>
        <csr:description>
         <csr:p> - BIST Word Error 1         Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTWER1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>954</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTWER1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER0</csr:referenceName>
       <csr:identifier>BISTBER0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>964</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x43C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTBER0</csr:typeName>
        <csr:description>
         <csr:p> - BIST Bit Error 0          Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTBER0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>963</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTBER0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER1</csr:referenceName>
       <csr:identifier>BISTBER1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>973</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x440</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTBER1</csr:typeName>
        <csr:description>
         <csr:p> - BIST Bit Error 1          Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTBER1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>972</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTBER1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER2</csr:referenceName>
       <csr:identifier>BISTBER2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>982</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x444</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTBER2</csr:typeName>
        <csr:description>
         <csr:p> - BIST Bit Error 2          Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTBER2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>981</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTBER2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER3</csr:referenceName>
       <csr:identifier>BISTBER3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>991</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x448</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTBER3</csr:typeName>
        <csr:description>
         <csr:p> - BIST Bit Error 3          Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTBER3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>990</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTBER3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER4</csr:referenceName>
       <csr:identifier>BISTBER4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1000</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x44C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTBER4</csr:typeName>
        <csr:description>
         <csr:p> - BIST Bit Error 4          Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTBER4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>999</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTBER4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWCSR</csr:referenceName>
       <csr:identifier>BISTWCSR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1009</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x450</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTWCSR</csr:typeName>
        <csr:description>
         <csr:p> - BIST Word Count Status    Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTWCSR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1008</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTWCSR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTFWR0</csr:referenceName>
       <csr:identifier>BISTFWR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1018</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x454</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTFWR0</csr:typeName>
        <csr:description>
         <csr:p> - BIST Fail Word 0          Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTFWR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1017</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTFWR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTFWR1</csr:referenceName>
       <csr:identifier>BISTFWR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1027</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x458</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTFWR1</csr:typeName>
        <csr:description>
         <csr:p> - BIST Fail Word 1          Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTFWR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1026</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTFWR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTFWR2</csr:referenceName>
       <csr:identifier>BISTFWR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1036</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x45C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTFWR2</csr:typeName>
        <csr:description>
         <csr:p> - BIST Fail Word 2          Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTFWR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1035</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTFWR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER5</csr:referenceName>
       <csr:identifier>BISTBER5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1045</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x460</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_BISTBER5</csr:typeName>
        <csr:description>
         <csr:p> - BIST Bit Error 5          Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BISTBER5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1044</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register BISTBER5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RANKIDR</csr:referenceName>
       <csr:identifier>RANKIDR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1054</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4DC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RANKIDR</csr:typeName>
        <csr:description>
         <csr:p> - Rank ID Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RANKIDR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1053</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RANKIDR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR0</csr:referenceName>
       <csr:identifier>RIOCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1063</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4E0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RIOCR0</csr:typeName>
        <csr:description>
         <csr:p> - Rank I/O Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RIOCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1062</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RIOCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR1</csr:referenceName>
       <csr:identifier>RIOCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1072</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4E4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RIOCR1</csr:typeName>
        <csr:description>
         <csr:p> - Rank I/O Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RIOCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1071</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RIOCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR2</csr:referenceName>
       <csr:identifier>RIOCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1081</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4E8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RIOCR2</csr:typeName>
        <csr:description>
         <csr:p> - Rank I/O Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RIOCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1080</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RIOCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR3</csr:referenceName>
       <csr:identifier>RIOCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1090</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4EC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RIOCR3</csr:typeName>
        <csr:description>
         <csr:p> - Rank I/O Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RIOCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1089</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RIOCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR4</csr:referenceName>
       <csr:identifier>RIOCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1099</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4F0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RIOCR4</csr:typeName>
        <csr:description>
         <csr:p> - Rank I/O Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RIOCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1098</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RIOCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR5</csr:referenceName>
       <csr:identifier>RIOCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1108</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4F4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_RIOCR5</csr:typeName>
        <csr:description>
         <csr:p> - Rank I/O Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RIOCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1107</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register RIOCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR0</csr:referenceName>
       <csr:identifier>ACIOCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1117</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x500</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACIOCR0</csr:typeName>
        <csr:description>
         <csr:p> - AC I/O Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACIOCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1116</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACIOCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR1</csr:referenceName>
       <csr:identifier>ACIOCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1126</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x504</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACIOCR1</csr:typeName>
        <csr:description>
         <csr:p> - AC I/O Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACIOCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1125</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACIOCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR2</csr:referenceName>
       <csr:identifier>ACIOCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1135</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x508</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACIOCR2</csr:typeName>
        <csr:description>
         <csr:p> - AC I/O Configuration Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACIOCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1134</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACIOCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR3</csr:referenceName>
       <csr:identifier>ACIOCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1144</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x50C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACIOCR3</csr:typeName>
        <csr:description>
         <csr:p> - AC I/O Configuration Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACIOCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1143</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACIOCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR4</csr:referenceName>
       <csr:identifier>ACIOCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1153</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x510</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACIOCR4</csr:typeName>
        <csr:description>
         <csr:p> - AC I/O Configuration Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACIOCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1152</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACIOCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR5</csr:referenceName>
       <csr:identifier>ACIOCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1162</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x514</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACIOCR5</csr:typeName>
        <csr:description>
         <csr:p> - AC I/O Configuration Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACIOCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1161</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACIOCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.IOVCR0</csr:referenceName>
       <csr:identifier>IOVCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1171</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x520</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_IOVCR0</csr:typeName>
        <csr:description>
         <csr:p> - IO VREF Control Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>IOVCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1170</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register IOVCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.IOVCR1</csr:referenceName>
       <csr:identifier>IOVCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1180</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x524</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_IOVCR1</csr:typeName>
        <csr:description>
         <csr:p> - IO VREF Control Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>IOVCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1179</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register IOVCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.VTCR0</csr:referenceName>
       <csr:identifier>VTCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1189</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x528</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_VTCR0</csr:typeName>
        <csr:description>
         <csr:p> - VREF Training Control Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>VTCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1188</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register VTCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.VTCR1</csr:referenceName>
       <csr:identifier>VTCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1198</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x52C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_VTCR1</csr:typeName>
        <csr:description>
         <csr:p> - VREF Training Control Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>VTCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1197</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register VTCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR0</csr:referenceName>
       <csr:identifier>ACBDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1207</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x540</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR0</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1206</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR1</csr:referenceName>
       <csr:identifier>ACBDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1216</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x544</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR1</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1215</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR2</csr:referenceName>
       <csr:identifier>ACBDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1225</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x548</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR2</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1224</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR3</csr:referenceName>
       <csr:identifier>ACBDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1234</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x54C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR3</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1233</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR4</csr:referenceName>
       <csr:identifier>ACBDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1243</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x550</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR4</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1242</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR5</csr:referenceName>
       <csr:identifier>ACBDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1252</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x554</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR5</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1251</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR6</csr:referenceName>
       <csr:identifier>ACBDLR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1261</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x558</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR6</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1260</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR7</csr:referenceName>
       <csr:identifier>ACBDLR7</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1270</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x55C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR7</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR7_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1269</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR7.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR8</csr:referenceName>
       <csr:identifier>ACBDLR8</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1279</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x560</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR8</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR8_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1278</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR8.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR9</csr:referenceName>
       <csr:identifier>ACBDLR9</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1288</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x564</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR9</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR9_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1287</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR9.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR10</csr:referenceName>
       <csr:identifier>ACBDLR10</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1297</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x568</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR10</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 10</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR10_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1296</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR10.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR11</csr:referenceName>
       <csr:identifier>ACBDLR11</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1306</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x56C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR11</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 11</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR11_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1305</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR11.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR12</csr:referenceName>
       <csr:identifier>ACBDLR12</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1315</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x570</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR12</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 12</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR12_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1314</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR12.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR13</csr:referenceName>
       <csr:identifier>ACBDLR13</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1324</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x574</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR13</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 13</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR13_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1323</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR13.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR14</csr:referenceName>
       <csr:identifier>ACBDLR14</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1333</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x578</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR14</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 14</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR14_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1332</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR14.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR15</csr:referenceName>
       <csr:identifier>ACBDLR15</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1342</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x57C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR15</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 15</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR15_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1341</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR15.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR16</csr:referenceName>
       <csr:identifier>ACBDLR16</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1351</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x580</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACBDLR16</csr:typeName>
        <csr:description>
         <csr:p> - AC Bit Delay Line Register 16</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACBDLR16_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1350</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACBDLR16.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACLCDLR</csr:referenceName>
       <csr:identifier>ACLCDLR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1360</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x584</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACLCDLR</csr:typeName>
        <csr:description>
         <csr:p> - LC Delay Line Present Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACLCDLR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1359</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACLCDLR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACMDLR0</csr:referenceName>
       <csr:identifier>ACMDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1369</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x5A0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACMDLR0</csr:typeName>
        <csr:description>
         <csr:p> - AC Master Delay Line Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACMDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1368</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACMDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACMDLR1</csr:referenceName>
       <csr:identifier>ACMDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1378</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x5A4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ACMDLR1</csr:typeName>
        <csr:description>
         <csr:p> - Master Delay Line Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ACMDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1377</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ACMDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQCR</csr:referenceName>
       <csr:identifier>ZQCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1387</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x680</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQCR</csr:typeName>
        <csr:description>
         <csr:p> - ZQ Impedance Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1386</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0PR0</csr:referenceName>
       <csr:identifier>ZQ0PR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1396</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x684</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ0PR0</csr:typeName>
        <csr:description>
         <csr:p> - ZQ 0 Impedance Control Program Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ0PR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1395</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ0PR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0PR1</csr:referenceName>
       <csr:identifier>ZQ0PR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1405</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x688</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ0PR1</csr:typeName>
        <csr:description>
         <csr:p> - ZQ 0 Impedance Control Program Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ0PR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1404</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ0PR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0DR0</csr:referenceName>
       <csr:identifier>ZQ0DR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1415</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x68C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ0DR0</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 0 Impedance Control Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ0DR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1414</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ0DR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0DR1</csr:referenceName>
       <csr:identifier>ZQ0DR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1425</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x690</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ0DR1</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 0 Impedance Control Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ0DR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1424</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ0DR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0OR0</csr:referenceName>
       <csr:identifier>ZQ0OR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1435</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x694</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ0OR0</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 0 Impedance Controller Override Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ0OR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1434</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ0OR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0OR1</csr:referenceName>
       <csr:identifier>ZQ0OR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1445</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x698</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ0OR1</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 0 Impedance Controller Override Data Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ0OR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1444</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ0OR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0SR</csr:referenceName>
       <csr:identifier>ZQ0SR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1455</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x69C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ0SR</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 0 Impedance Control Status Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ0SR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1454</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ0SR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1PR0</csr:referenceName>
       <csr:identifier>ZQ1PR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1464</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6A4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ1PR0</csr:typeName>
        <csr:description>
         <csr:p> - ZQ 1 Impedance Control Program Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ1PR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1463</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ1PR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1PR1</csr:referenceName>
       <csr:identifier>ZQ1PR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1473</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6A8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ1PR1</csr:typeName>
        <csr:description>
         <csr:p> - ZQ 1 Impedance Control Program Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ1PR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1472</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ1PR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1DR0</csr:referenceName>
       <csr:identifier>ZQ1DR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1483</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6AC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ1DR0</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 1 Impedance Control Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ1DR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1482</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ1DR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1DR1</csr:referenceName>
       <csr:identifier>ZQ1DR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1493</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6B0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ1DR1</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 1 Impedance Control Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ1DR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1492</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ1DR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1OR0</csr:referenceName>
       <csr:identifier>ZQ1OR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1503</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6B4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ1OR0</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 1 Impedance Controller Override Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ1OR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1502</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ1OR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1OR1</csr:referenceName>
       <csr:identifier>ZQ1OR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1513</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6B8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ1OR1</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 1 Impedance Controller Override Data Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ1OR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1512</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ1OR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1SR</csr:referenceName>
       <csr:identifier>ZQ1SR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1523</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6BC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ1SR</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 1 Impedance Control Status Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ1SR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1522</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ1SR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2PR0</csr:referenceName>
       <csr:identifier>ZQ2PR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1532</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6C4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ2PR0</csr:typeName>
        <csr:description>
         <csr:p> - ZQ 2 Impedance Control Program Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ2PR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1531</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ2PR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2PR1</csr:referenceName>
       <csr:identifier>ZQ2PR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1541</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6C8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ2PR1</csr:typeName>
        <csr:description>
         <csr:p> - ZQ 2 Impedance Control Program Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ2PR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1540</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ2PR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2DR0</csr:referenceName>
       <csr:identifier>ZQ2DR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1551</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6CC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ2DR0</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 2 Impedance Control Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ2DR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1550</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ2DR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2DR1</csr:referenceName>
       <csr:identifier>ZQ2DR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1561</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6D0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ2DR1</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 2 Impedance Control Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ2DR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1560</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ2DR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2OR0</csr:referenceName>
       <csr:identifier>ZQ2OR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1571</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6D4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ2OR0</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 2 Impedance Controller Override Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ2OR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1570</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ2OR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2OR1</csr:referenceName>
       <csr:identifier>ZQ2OR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1581</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6D8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ2OR1</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 2 Impedance Controller Override Data Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ2OR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1580</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ2OR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2SR</csr:referenceName>
       <csr:identifier>ZQ2SR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1591</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6DC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ2SR</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 2 Impedance Control Status Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ2SR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1590</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ2SR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3PR0</csr:referenceName>
       <csr:identifier>ZQ3PR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1600</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6E4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ3PR0</csr:typeName>
        <csr:description>
         <csr:p> - ZQ 3 Impedance Control Program Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ3PR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1599</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ3PR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3PR1</csr:referenceName>
       <csr:identifier>ZQ3PR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1609</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6E8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ3PR1</csr:typeName>
        <csr:description>
         <csr:p> - ZQ 3 Impedance Control Program Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ3PR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1608</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ3PR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3DR0</csr:referenceName>
       <csr:identifier>ZQ3DR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1619</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6EC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ3DR0</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 3 Impedance Control Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ3DR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1618</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ3DR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3DR1</csr:referenceName>
       <csr:identifier>ZQ3DR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1629</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6F0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ3DR1</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 3 Impedance Control Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ3DR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1628</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ3DR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3OR0</csr:referenceName>
       <csr:identifier>ZQ3OR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1639</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6F4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ3OR0</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 3 Impedance Controller Override Data Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ3OR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1638</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ3OR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3OR1</csr:referenceName>
       <csr:identifier>ZQ3OR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1649</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6F8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ3OR1</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 3 Impedance Controller Override Data Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ3OR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1648</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ3OR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3SR</csr:referenceName>
       <csr:identifier>ZQ3SR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1659</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6FC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_ZQ3SR</csr:typeName>
        <csr:description>
         <csr:p>   - ZQ 3 Impedance Control Status Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ZQ3SR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1658</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register ZQ3SR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR0</csr:referenceName>
       <csr:identifier>DX0GCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1668</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x700</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GCR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1667</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR1</csr:referenceName>
       <csr:identifier>DX0GCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1677</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x704</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GCR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1676</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR2</csr:referenceName>
       <csr:identifier>DX0GCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1686</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x708</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GCR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1685</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR3</csr:referenceName>
       <csr:identifier>DX0GCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1695</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x70C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GCR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1694</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR4</csr:referenceName>
       <csr:identifier>DX0GCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1704</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x710</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GCR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1703</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR5</csr:referenceName>
       <csr:identifier>DX0GCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1713</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x714</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GCR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1712</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR6</csr:referenceName>
       <csr:identifier>DX0GCR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1722</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x718</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GCR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GCR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1721</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GCR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR7</csr:referenceName>
       <csr:identifier>DX0GCR7</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1731</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x71C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GCR7</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GCR7_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1730</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GCR7.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR8</csr:referenceName>
       <csr:identifier>DX0GCR8</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1740</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x720</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GCR8</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GCR8_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1739</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GCR8.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR9</csr:referenceName>
       <csr:identifier>DX0GCR9</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1749</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x724</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GCR9</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GCR9_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1748</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GCR9.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR0</csr:referenceName>
       <csr:identifier>DX0BDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1758</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x740</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0BDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0BDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1757</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0BDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR1</csr:referenceName>
       <csr:identifier>DX0BDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1767</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x744</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0BDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0BDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1766</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0BDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR2</csr:referenceName>
       <csr:identifier>DX0BDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1776</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x748</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0BDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0BDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1775</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0BDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR3</csr:referenceName>
       <csr:identifier>DX0BDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1785</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x750</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0BDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0BDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1784</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0BDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR4</csr:referenceName>
       <csr:identifier>DX0BDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1794</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x754</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0BDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0BDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1793</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0BDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR5</csr:referenceName>
       <csr:identifier>DX0BDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1803</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x758</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0BDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0BDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1802</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0BDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR6</csr:referenceName>
       <csr:identifier>DX0BDLR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1812</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x760</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0BDLR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0BDLR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1811</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0BDLR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR0</csr:referenceName>
       <csr:identifier>DX0LCDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1821</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x780</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0LCDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0LCDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1820</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0LCDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR1</csr:referenceName>
       <csr:identifier>DX0LCDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1830</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x784</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0LCDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0LCDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1829</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0LCDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR2</csr:referenceName>
       <csr:identifier>DX0LCDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1839</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x788</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0LCDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0LCDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1838</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0LCDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR3</csr:referenceName>
       <csr:identifier>DX0LCDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1848</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x78C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0LCDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0LCDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1847</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0LCDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR4</csr:referenceName>
       <csr:identifier>DX0LCDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1857</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x790</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0LCDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0LCDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1856</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0LCDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR5</csr:referenceName>
       <csr:identifier>DX0LCDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1866</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x794</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0LCDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0LCDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1865</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0LCDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0MDLR0</csr:referenceName>
       <csr:identifier>DX0MDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1875</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7A0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0MDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0MDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1874</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0MDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0MDLR1</csr:referenceName>
       <csr:identifier>DX0MDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1884</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7A4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0MDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0MDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1883</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0MDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR0</csr:referenceName>
       <csr:identifier>DX0GTR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1893</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7C0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GTR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GTR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1892</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GTR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR1</csr:referenceName>
       <csr:identifier>DX0GTR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1902</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7C4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GTR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GTR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1901</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GTR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR2</csr:referenceName>
       <csr:identifier>DX0GTR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1911</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7C8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GTR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GTR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1910</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GTR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR3</csr:referenceName>
       <csr:identifier>DX0GTR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1920</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7CC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GTR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GTR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1919</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GTR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR0</csr:referenceName>
       <csr:identifier>DX0RSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1930</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7D0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0RSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0RSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1929</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0RSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR1</csr:referenceName>
       <csr:identifier>DX0RSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1940</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7D4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0RSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0RSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1939</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0RSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR2</csr:referenceName>
       <csr:identifier>DX0RSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1950</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7D8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0RSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0RSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1949</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0RSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR3</csr:referenceName>
       <csr:identifier>DX0RSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1960</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7DC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0RSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0RSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1959</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0RSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR0</csr:referenceName>
       <csr:identifier>DX0GSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1970</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7E0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1969</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR1</csr:referenceName>
       <csr:identifier>DX0GSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1980</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7E4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1979</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR2</csr:referenceName>
       <csr:identifier>DX0GSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>1990</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7E8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1989</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR3</csr:referenceName>
       <csr:identifier>DX0GSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2000</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7EC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>1999</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR4</csr:referenceName>
       <csr:identifier>DX0GSR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2010</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7F0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GSR4</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GSR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2009</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GSR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR5</csr:referenceName>
       <csr:identifier>DX0GSR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2020</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7F4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GSR5</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2  </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GSR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2019</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GSR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR6</csr:referenceName>
       <csr:identifier>DX0GSR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2030</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7F8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX0GSR6</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX0GSR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2029</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX0GSR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR0</csr:referenceName>
       <csr:identifier>DX1GCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2039</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x800</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GCR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2038</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR1</csr:referenceName>
       <csr:identifier>DX1GCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2048</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x804</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GCR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2047</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR2</csr:referenceName>
       <csr:identifier>DX1GCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2057</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x808</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GCR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2056</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR3</csr:referenceName>
       <csr:identifier>DX1GCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2066</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x80C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GCR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2065</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR4</csr:referenceName>
       <csr:identifier>DX1GCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2075</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x810</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GCR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2074</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR5</csr:referenceName>
       <csr:identifier>DX1GCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2084</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x814</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GCR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2083</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR6</csr:referenceName>
       <csr:identifier>DX1GCR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2093</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x818</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GCR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GCR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2092</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GCR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR7</csr:referenceName>
       <csr:identifier>DX1GCR7</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2102</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x81C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GCR7</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GCR7_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2101</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GCR7.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR8</csr:referenceName>
       <csr:identifier>DX1GCR8</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2111</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x820</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GCR8</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GCR8_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2110</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GCR8.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR9</csr:referenceName>
       <csr:identifier>DX1GCR9</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2120</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x824</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GCR9</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GCR9_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2119</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GCR9.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR0</csr:referenceName>
       <csr:identifier>DX1BDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2129</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x840</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1BDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1BDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2128</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1BDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR1</csr:referenceName>
       <csr:identifier>DX1BDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2138</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x844</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1BDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1BDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2137</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1BDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR2</csr:referenceName>
       <csr:identifier>DX1BDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2147</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x848</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1BDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1BDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2146</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1BDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR3</csr:referenceName>
       <csr:identifier>DX1BDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2156</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x850</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1BDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1BDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2155</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1BDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR4</csr:referenceName>
       <csr:identifier>DX1BDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2165</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x854</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1BDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1BDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2164</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1BDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR5</csr:referenceName>
       <csr:identifier>DX1BDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2174</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x858</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1BDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1BDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2173</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1BDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR6</csr:referenceName>
       <csr:identifier>DX1BDLR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2183</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x860</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1BDLR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1BDLR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2182</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1BDLR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR0</csr:referenceName>
       <csr:identifier>DX1LCDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2192</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x880</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1LCDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1LCDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2191</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1LCDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR1</csr:referenceName>
       <csr:identifier>DX1LCDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2201</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x884</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1LCDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1LCDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2200</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1LCDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR2</csr:referenceName>
       <csr:identifier>DX1LCDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2210</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x888</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1LCDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1LCDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2209</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1LCDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR3</csr:referenceName>
       <csr:identifier>DX1LCDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2219</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x88C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1LCDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1LCDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2218</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1LCDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR4</csr:referenceName>
       <csr:identifier>DX1LCDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2228</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x890</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1LCDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1LCDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2227</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1LCDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR5</csr:referenceName>
       <csr:identifier>DX1LCDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2237</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x894</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1LCDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1LCDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2236</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1LCDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1MDLR0</csr:referenceName>
       <csr:identifier>DX1MDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2246</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8A0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1MDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1MDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2245</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1MDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1MDLR1</csr:referenceName>
       <csr:identifier>DX1MDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2255</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8A4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1MDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1MDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2254</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1MDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR0</csr:referenceName>
       <csr:identifier>DX1GTR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2264</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8C0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GTR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GTR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2263</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GTR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR1</csr:referenceName>
       <csr:identifier>DX1GTR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2273</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8C4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GTR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GTR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2272</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GTR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR2</csr:referenceName>
       <csr:identifier>DX1GTR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2282</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8C8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GTR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GTR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2281</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GTR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR3</csr:referenceName>
       <csr:identifier>DX1GTR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2291</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8CC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GTR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GTR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2290</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GTR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR0</csr:referenceName>
       <csr:identifier>DX1RSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2301</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8D0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1RSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1RSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2300</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1RSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR1</csr:referenceName>
       <csr:identifier>DX1RSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2311</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8D4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1RSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1RSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2310</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1RSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR2</csr:referenceName>
       <csr:identifier>DX1RSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2321</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8D8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1RSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1RSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2320</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1RSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR3</csr:referenceName>
       <csr:identifier>DX1RSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2331</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8DC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1RSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1RSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2330</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1RSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR0</csr:referenceName>
       <csr:identifier>DX1GSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2341</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8E0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2340</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR1</csr:referenceName>
       <csr:identifier>DX1GSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2351</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8E4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2350</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR2</csr:referenceName>
       <csr:identifier>DX1GSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2361</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8E8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2360</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR3</csr:referenceName>
       <csr:identifier>DX1GSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2371</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8EC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2370</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR4</csr:referenceName>
       <csr:identifier>DX1GSR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2381</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8F0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GSR4</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GSR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2380</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GSR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR5</csr:referenceName>
       <csr:identifier>DX1GSR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2391</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8F4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GSR5</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2  </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GSR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2390</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GSR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR6</csr:referenceName>
       <csr:identifier>DX1GSR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2401</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8F8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX1GSR6</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX1GSR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2400</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX1GSR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR0</csr:referenceName>
       <csr:identifier>DX2GCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2410</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x900</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GCR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2409</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR1</csr:referenceName>
       <csr:identifier>DX2GCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2419</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x904</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GCR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2418</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR2</csr:referenceName>
       <csr:identifier>DX2GCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2428</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x908</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GCR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2427</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR3</csr:referenceName>
       <csr:identifier>DX2GCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2437</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x90C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GCR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2436</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR4</csr:referenceName>
       <csr:identifier>DX2GCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2446</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x910</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GCR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2445</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR5</csr:referenceName>
       <csr:identifier>DX2GCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2455</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x914</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GCR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2454</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR6</csr:referenceName>
       <csr:identifier>DX2GCR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2464</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x918</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GCR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GCR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2463</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GCR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR7</csr:referenceName>
       <csr:identifier>DX2GCR7</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2473</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x91C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GCR7</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GCR7_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2472</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GCR7.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR8</csr:referenceName>
       <csr:identifier>DX2GCR8</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2482</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x920</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GCR8</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GCR8_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2481</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GCR8.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR9</csr:referenceName>
       <csr:identifier>DX2GCR9</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2491</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x924</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GCR9</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GCR9_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2490</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GCR9.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR0</csr:referenceName>
       <csr:identifier>DX2BDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2500</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x940</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2BDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2BDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2499</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2BDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR1</csr:referenceName>
       <csr:identifier>DX2BDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2509</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x944</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2BDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2BDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2508</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2BDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR2</csr:referenceName>
       <csr:identifier>DX2BDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2518</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x948</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2BDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2BDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2517</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2BDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR3</csr:referenceName>
       <csr:identifier>DX2BDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2527</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x950</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2BDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2BDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2526</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2BDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR4</csr:referenceName>
       <csr:identifier>DX2BDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2536</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x954</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2BDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2BDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2535</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2BDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR5</csr:referenceName>
       <csr:identifier>DX2BDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2545</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x958</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2BDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2BDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2544</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2BDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR6</csr:referenceName>
       <csr:identifier>DX2BDLR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2554</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x960</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2BDLR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2BDLR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2553</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2BDLR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR0</csr:referenceName>
       <csr:identifier>DX2LCDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2563</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x980</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2LCDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2LCDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2562</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2LCDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR1</csr:referenceName>
       <csr:identifier>DX2LCDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2572</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x984</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2LCDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2LCDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2571</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2LCDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR2</csr:referenceName>
       <csr:identifier>DX2LCDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2581</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x988</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2LCDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2LCDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2580</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2LCDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR3</csr:referenceName>
       <csr:identifier>DX2LCDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2590</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x98C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2LCDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2LCDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2589</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2LCDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR4</csr:referenceName>
       <csr:identifier>DX2LCDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2599</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x990</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2LCDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2LCDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2598</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2LCDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR5</csr:referenceName>
       <csr:identifier>DX2LCDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2608</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x994</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2LCDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2LCDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2607</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2LCDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2MDLR0</csr:referenceName>
       <csr:identifier>DX2MDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2617</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9A0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2MDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2MDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2616</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2MDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2MDLR1</csr:referenceName>
       <csr:identifier>DX2MDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2626</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9A4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2MDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2MDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2625</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2MDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR0</csr:referenceName>
       <csr:identifier>DX2GTR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2635</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9C0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GTR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GTR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2634</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GTR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR1</csr:referenceName>
       <csr:identifier>DX2GTR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2644</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9C4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GTR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GTR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2643</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GTR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR2</csr:referenceName>
       <csr:identifier>DX2GTR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2653</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9C8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GTR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GTR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2652</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GTR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR3</csr:referenceName>
       <csr:identifier>DX2GTR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2662</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9CC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GTR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GTR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2661</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GTR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR0</csr:referenceName>
       <csr:identifier>DX2RSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2672</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9D0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2RSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2RSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2671</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2RSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR1</csr:referenceName>
       <csr:identifier>DX2RSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2682</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9D4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2RSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2RSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2681</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2RSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR2</csr:referenceName>
       <csr:identifier>DX2RSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2692</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9D8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2RSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2RSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2691</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2RSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR3</csr:referenceName>
       <csr:identifier>DX2RSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2702</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9DC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2RSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2RSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2701</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2RSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR0</csr:referenceName>
       <csr:identifier>DX2GSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2712</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9E0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2711</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR1</csr:referenceName>
       <csr:identifier>DX2GSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2722</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9E4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2721</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR2</csr:referenceName>
       <csr:identifier>DX2GSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2732</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9E8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2731</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR3</csr:referenceName>
       <csr:identifier>DX2GSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2742</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9EC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2741</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR4</csr:referenceName>
       <csr:identifier>DX2GSR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2752</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9F0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GSR4</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GSR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2751</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GSR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR5</csr:referenceName>
       <csr:identifier>DX2GSR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2762</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9F4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GSR5</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2  </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GSR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2761</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GSR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR6</csr:referenceName>
       <csr:identifier>DX2GSR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2772</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9F8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX2GSR6</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX2GSR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2771</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX2GSR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR0</csr:referenceName>
       <csr:identifier>DX3GCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2781</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA00</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GCR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2780</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR1</csr:referenceName>
       <csr:identifier>DX3GCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2790</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA04</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GCR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2789</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR2</csr:referenceName>
       <csr:identifier>DX3GCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2799</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA08</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GCR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2798</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR3</csr:referenceName>
       <csr:identifier>DX3GCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2808</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA0C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GCR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2807</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR4</csr:referenceName>
       <csr:identifier>DX3GCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2817</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GCR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2816</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR5</csr:referenceName>
       <csr:identifier>DX3GCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2826</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GCR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2825</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR6</csr:referenceName>
       <csr:identifier>DX3GCR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2835</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GCR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GCR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2834</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GCR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR7</csr:referenceName>
       <csr:identifier>DX3GCR7</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2844</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GCR7</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GCR7_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2843</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GCR7.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR8</csr:referenceName>
       <csr:identifier>DX3GCR8</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2853</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GCR8</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GCR8_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2852</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GCR8.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR9</csr:referenceName>
       <csr:identifier>DX3GCR9</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2862</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA24</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GCR9</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GCR9_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2861</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GCR9.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR0</csr:referenceName>
       <csr:identifier>DX3BDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2871</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3BDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3BDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2870</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3BDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR1</csr:referenceName>
       <csr:identifier>DX3BDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2880</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA44</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3BDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3BDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2879</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3BDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR2</csr:referenceName>
       <csr:identifier>DX3BDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2889</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3BDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3BDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2888</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3BDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR3</csr:referenceName>
       <csr:identifier>DX3BDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2898</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3BDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3BDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2897</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3BDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR4</csr:referenceName>
       <csr:identifier>DX3BDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2907</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA54</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3BDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3BDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2906</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3BDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR5</csr:referenceName>
       <csr:identifier>DX3BDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2916</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA58</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3BDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3BDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2915</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3BDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR6</csr:referenceName>
       <csr:identifier>DX3BDLR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2925</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA60</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3BDLR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3BDLR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2924</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3BDLR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR0</csr:referenceName>
       <csr:identifier>DX3LCDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2934</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA80</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3LCDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3LCDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2933</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3LCDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR1</csr:referenceName>
       <csr:identifier>DX3LCDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2943</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA84</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3LCDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3LCDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2942</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3LCDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR2</csr:referenceName>
       <csr:identifier>DX3LCDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2952</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA88</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3LCDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3LCDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2951</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3LCDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR3</csr:referenceName>
       <csr:identifier>DX3LCDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2961</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA8C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3LCDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3LCDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2960</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3LCDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR4</csr:referenceName>
       <csr:identifier>DX3LCDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2970</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA90</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3LCDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3LCDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2969</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3LCDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR5</csr:referenceName>
       <csr:identifier>DX3LCDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2979</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA94</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3LCDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3LCDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2978</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3LCDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3MDLR0</csr:referenceName>
       <csr:identifier>DX3MDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2988</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAA0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3MDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3MDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2987</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3MDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3MDLR1</csr:referenceName>
       <csr:identifier>DX3MDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>2997</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAA4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3MDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3MDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>2996</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3MDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR0</csr:referenceName>
       <csr:identifier>DX3GTR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3006</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GTR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GTR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3005</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GTR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR1</csr:referenceName>
       <csr:identifier>DX3GTR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3015</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAC4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GTR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GTR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3014</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GTR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR2</csr:referenceName>
       <csr:identifier>DX3GTR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3024</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAC8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GTR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GTR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3023</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GTR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR3</csr:referenceName>
       <csr:identifier>DX3GTR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3033</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xACC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GTR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GTR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3032</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GTR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR0</csr:referenceName>
       <csr:identifier>DX3RSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3043</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAD0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3RSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3RSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3042</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3RSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR1</csr:referenceName>
       <csr:identifier>DX3RSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3053</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAD4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3RSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3RSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3052</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3RSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR2</csr:referenceName>
       <csr:identifier>DX3RSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3063</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAD8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3RSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3RSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3062</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3RSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR3</csr:referenceName>
       <csr:identifier>DX3RSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3073</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xADC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3RSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3RSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3072</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3RSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR0</csr:referenceName>
       <csr:identifier>DX3GSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3083</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAE0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3082</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR1</csr:referenceName>
       <csr:identifier>DX3GSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3093</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAE4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3092</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR2</csr:referenceName>
       <csr:identifier>DX3GSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3103</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3102</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR3</csr:referenceName>
       <csr:identifier>DX3GSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3113</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAEC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3112</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR4</csr:referenceName>
       <csr:identifier>DX3GSR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3123</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GSR4</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GSR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3122</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GSR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR5</csr:referenceName>
       <csr:identifier>DX3GSR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3133</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAF4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GSR5</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2  </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GSR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3132</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GSR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR6</csr:referenceName>
       <csr:identifier>DX3GSR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3143</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xAF8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX3GSR6</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX3GSR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3142</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX3GSR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR0</csr:referenceName>
       <csr:identifier>DX4GCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3152</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB00</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GCR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3151</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR1</csr:referenceName>
       <csr:identifier>DX4GCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3161</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB04</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GCR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3160</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR2</csr:referenceName>
       <csr:identifier>DX4GCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3170</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB08</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GCR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3169</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR3</csr:referenceName>
       <csr:identifier>DX4GCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3179</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB0C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GCR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3178</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR4</csr:referenceName>
       <csr:identifier>DX4GCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3188</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GCR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3187</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR5</csr:referenceName>
       <csr:identifier>DX4GCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3197</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GCR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3196</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR6</csr:referenceName>
       <csr:identifier>DX4GCR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3206</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GCR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GCR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3205</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GCR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR7</csr:referenceName>
       <csr:identifier>DX4GCR7</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3215</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GCR7</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GCR7_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3214</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GCR7.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR8</csr:referenceName>
       <csr:identifier>DX4GCR8</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3224</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GCR8</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GCR8_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3223</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GCR8.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR9</csr:referenceName>
       <csr:identifier>DX4GCR9</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3233</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB24</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GCR9</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GCR9_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3232</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GCR9.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR0</csr:referenceName>
       <csr:identifier>DX4BDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3242</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4BDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4BDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3241</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4BDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR1</csr:referenceName>
       <csr:identifier>DX4BDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3251</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB44</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4BDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4BDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3250</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4BDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR2</csr:referenceName>
       <csr:identifier>DX4BDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3260</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4BDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4BDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3259</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4BDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR3</csr:referenceName>
       <csr:identifier>DX4BDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3269</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4BDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4BDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3268</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4BDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR4</csr:referenceName>
       <csr:identifier>DX4BDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3278</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB54</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4BDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4BDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3277</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4BDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR5</csr:referenceName>
       <csr:identifier>DX4BDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3287</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB58</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4BDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4BDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3286</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4BDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR6</csr:referenceName>
       <csr:identifier>DX4BDLR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3296</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB60</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4BDLR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4BDLR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3295</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4BDLR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR0</csr:referenceName>
       <csr:identifier>DX4LCDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3305</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB80</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4LCDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4LCDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3304</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4LCDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR1</csr:referenceName>
       <csr:identifier>DX4LCDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3314</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB84</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4LCDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4LCDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3313</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4LCDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR2</csr:referenceName>
       <csr:identifier>DX4LCDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3323</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB88</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4LCDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4LCDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3322</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4LCDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR3</csr:referenceName>
       <csr:identifier>DX4LCDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3332</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB8C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4LCDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4LCDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3331</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4LCDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR4</csr:referenceName>
       <csr:identifier>DX4LCDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3341</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB90</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4LCDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4LCDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3340</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4LCDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR5</csr:referenceName>
       <csr:identifier>DX4LCDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3350</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB94</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4LCDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4LCDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3349</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4LCDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4MDLR0</csr:referenceName>
       <csr:identifier>DX4MDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3359</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBA0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4MDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4MDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3358</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4MDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4MDLR1</csr:referenceName>
       <csr:identifier>DX4MDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3368</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBA4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4MDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4MDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3367</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4MDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR0</csr:referenceName>
       <csr:identifier>DX4GTR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3377</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GTR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GTR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3376</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GTR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR1</csr:referenceName>
       <csr:identifier>DX4GTR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3386</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBC4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GTR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GTR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3385</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GTR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR2</csr:referenceName>
       <csr:identifier>DX4GTR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3395</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBC8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GTR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GTR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3394</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GTR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR3</csr:referenceName>
       <csr:identifier>DX4GTR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3404</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBCC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GTR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GTR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3403</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GTR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR0</csr:referenceName>
       <csr:identifier>DX4RSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3414</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBD0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4RSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4RSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3413</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4RSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR1</csr:referenceName>
       <csr:identifier>DX4RSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3424</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBD4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4RSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4RSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3423</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4RSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR2</csr:referenceName>
       <csr:identifier>DX4RSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3434</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBD8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4RSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4RSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3433</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4RSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR3</csr:referenceName>
       <csr:identifier>DX4RSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3444</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBDC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4RSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4RSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3443</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4RSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR0</csr:referenceName>
       <csr:identifier>DX4GSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3454</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBE0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3453</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR1</csr:referenceName>
       <csr:identifier>DX4GSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3464</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBE4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3463</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR2</csr:referenceName>
       <csr:identifier>DX4GSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3474</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3473</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR3</csr:referenceName>
       <csr:identifier>DX4GSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3484</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBEC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3483</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR4</csr:referenceName>
       <csr:identifier>DX4GSR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3494</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GSR4</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GSR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3493</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GSR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR5</csr:referenceName>
       <csr:identifier>DX4GSR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3504</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBF4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GSR5</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2  </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GSR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3503</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GSR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR6</csr:referenceName>
       <csr:identifier>DX4GSR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3514</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xBF8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4GSR6</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4GSR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3513</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4GSR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR0</csr:referenceName>
       <csr:identifier>DX5GCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3523</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC00</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GCR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3522</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR1</csr:referenceName>
       <csr:identifier>DX5GCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3532</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC04</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GCR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3531</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR2</csr:referenceName>
       <csr:identifier>DX5GCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3541</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC08</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GCR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3540</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR3</csr:referenceName>
       <csr:identifier>DX5GCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3550</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC0C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GCR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3549</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR4</csr:referenceName>
       <csr:identifier>DX5GCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3559</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GCR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3558</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR5</csr:referenceName>
       <csr:identifier>DX5GCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3568</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GCR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3567</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR6</csr:referenceName>
       <csr:identifier>DX5GCR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3577</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GCR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GCR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3576</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GCR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR7</csr:referenceName>
       <csr:identifier>DX5GCR7</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3586</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GCR7</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GCR7_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3585</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GCR7.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR8</csr:referenceName>
       <csr:identifier>DX5GCR8</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3595</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GCR8</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GCR8_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3594</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GCR8.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR9</csr:referenceName>
       <csr:identifier>DX5GCR9</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3604</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC24</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GCR9</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GCR9_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3603</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GCR9.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR0</csr:referenceName>
       <csr:identifier>DX5BDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3613</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5BDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5BDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3612</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5BDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR1</csr:referenceName>
       <csr:identifier>DX5BDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3622</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC44</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5BDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5BDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3621</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5BDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR2</csr:referenceName>
       <csr:identifier>DX5BDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3631</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5BDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5BDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3630</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5BDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR3</csr:referenceName>
       <csr:identifier>DX5BDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3640</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5BDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5BDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3639</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5BDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR4</csr:referenceName>
       <csr:identifier>DX5BDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3649</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC54</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5BDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5BDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3648</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5BDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR5</csr:referenceName>
       <csr:identifier>DX5BDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3658</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC58</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5BDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5BDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3657</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5BDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR6</csr:referenceName>
       <csr:identifier>DX5BDLR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3667</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC60</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5BDLR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5BDLR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3666</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5BDLR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR0</csr:referenceName>
       <csr:identifier>DX5LCDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3676</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC80</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5LCDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5LCDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3675</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5LCDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR1</csr:referenceName>
       <csr:identifier>DX5LCDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3685</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC84</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5LCDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5LCDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3684</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5LCDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR2</csr:referenceName>
       <csr:identifier>DX5LCDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3694</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC88</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5LCDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5LCDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3693</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5LCDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR3</csr:referenceName>
       <csr:identifier>DX5LCDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3703</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC8C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5LCDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5LCDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3702</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5LCDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR4</csr:referenceName>
       <csr:identifier>DX5LCDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3712</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC90</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5LCDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5LCDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3711</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5LCDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR5</csr:referenceName>
       <csr:identifier>DX5LCDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3721</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC94</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5LCDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5LCDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3720</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5LCDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5MDLR0</csr:referenceName>
       <csr:identifier>DX5MDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3730</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCA0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5MDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5MDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3729</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5MDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5MDLR1</csr:referenceName>
       <csr:identifier>DX5MDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3739</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCA4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5MDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5MDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3738</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5MDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR0</csr:referenceName>
       <csr:identifier>DX5GTR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3748</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GTR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GTR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3747</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GTR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR1</csr:referenceName>
       <csr:identifier>DX5GTR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3757</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCC4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GTR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GTR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3756</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GTR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR2</csr:referenceName>
       <csr:identifier>DX5GTR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3766</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCC8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GTR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GTR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3765</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GTR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR3</csr:referenceName>
       <csr:identifier>DX5GTR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3775</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCCC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GTR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GTR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3774</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GTR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR0</csr:referenceName>
       <csr:identifier>DX5RSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3785</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCD0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5RSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5RSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3784</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5RSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR1</csr:referenceName>
       <csr:identifier>DX5RSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3795</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCD4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5RSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5RSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3794</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5RSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR2</csr:referenceName>
       <csr:identifier>DX5RSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3805</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCD8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5RSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5RSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3804</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5RSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR3</csr:referenceName>
       <csr:identifier>DX5RSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3815</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCDC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5RSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5RSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3814</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5RSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR0</csr:referenceName>
       <csr:identifier>DX5GSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3825</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCE0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3824</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR1</csr:referenceName>
       <csr:identifier>DX5GSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3835</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCE4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3834</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR2</csr:referenceName>
       <csr:identifier>DX5GSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3845</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3844</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR3</csr:referenceName>
       <csr:identifier>DX5GSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3855</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCEC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3854</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR4</csr:referenceName>
       <csr:identifier>DX5GSR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3865</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GSR4</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GSR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3864</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GSR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR5</csr:referenceName>
       <csr:identifier>DX5GSR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3875</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCF4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GSR5</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2  </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GSR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3874</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GSR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR6</csr:referenceName>
       <csr:identifier>DX5GSR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3885</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xCF8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX5GSR6</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX5GSR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3884</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX5GSR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR0</csr:referenceName>
       <csr:identifier>DX6GCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3894</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD00</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GCR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3893</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR1</csr:referenceName>
       <csr:identifier>DX6GCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3903</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD04</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GCR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3902</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR2</csr:referenceName>
       <csr:identifier>DX6GCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3912</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD08</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GCR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3911</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR3</csr:referenceName>
       <csr:identifier>DX6GCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3921</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD0C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GCR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3920</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR4</csr:referenceName>
       <csr:identifier>DX6GCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3930</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GCR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3929</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR5</csr:referenceName>
       <csr:identifier>DX6GCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3939</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GCR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3938</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR6</csr:referenceName>
       <csr:identifier>DX6GCR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3948</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GCR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GCR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3947</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GCR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR7</csr:referenceName>
       <csr:identifier>DX6GCR7</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3957</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GCR7</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GCR7_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3956</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GCR7.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR8</csr:referenceName>
       <csr:identifier>DX6GCR8</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3966</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GCR8</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GCR8_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3965</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GCR8.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR9</csr:referenceName>
       <csr:identifier>DX6GCR9</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3975</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD24</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GCR9</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GCR9_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3974</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GCR9.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR0</csr:referenceName>
       <csr:identifier>DX6BDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3984</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6BDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6BDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3983</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6BDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR1</csr:referenceName>
       <csr:identifier>DX6BDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>3993</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD44</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6BDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6BDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>3992</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6BDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR2</csr:referenceName>
       <csr:identifier>DX6BDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4002</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6BDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6BDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4001</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6BDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR3</csr:referenceName>
       <csr:identifier>DX6BDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4011</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6BDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6BDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4010</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6BDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR4</csr:referenceName>
       <csr:identifier>DX6BDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4020</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD54</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6BDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6BDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4019</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6BDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR5</csr:referenceName>
       <csr:identifier>DX6BDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4029</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD58</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6BDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6BDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4028</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6BDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR6</csr:referenceName>
       <csr:identifier>DX6BDLR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4038</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD60</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6BDLR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6BDLR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4037</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6BDLR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR0</csr:referenceName>
       <csr:identifier>DX6LCDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4047</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD80</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6LCDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6LCDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4046</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6LCDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR1</csr:referenceName>
       <csr:identifier>DX6LCDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4056</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD84</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6LCDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6LCDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4055</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6LCDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR2</csr:referenceName>
       <csr:identifier>DX6LCDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4065</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD88</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6LCDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6LCDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4064</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6LCDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR3</csr:referenceName>
       <csr:identifier>DX6LCDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4074</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD8C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6LCDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6LCDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4073</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6LCDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR4</csr:referenceName>
       <csr:identifier>DX6LCDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4083</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD90</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6LCDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6LCDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4082</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6LCDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR5</csr:referenceName>
       <csr:identifier>DX6LCDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4092</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD94</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6LCDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6LCDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4091</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6LCDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6MDLR0</csr:referenceName>
       <csr:identifier>DX6MDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4101</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDA0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6MDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6MDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4100</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6MDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6MDLR1</csr:referenceName>
       <csr:identifier>DX6MDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4110</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDA4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6MDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6MDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4109</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6MDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR0</csr:referenceName>
       <csr:identifier>DX6GTR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4119</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GTR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GTR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4118</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GTR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR1</csr:referenceName>
       <csr:identifier>DX6GTR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4128</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDC4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GTR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GTR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4127</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GTR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR2</csr:referenceName>
       <csr:identifier>DX6GTR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4137</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDC8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GTR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GTR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4136</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GTR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR3</csr:referenceName>
       <csr:identifier>DX6GTR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4146</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDCC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GTR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GTR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4145</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GTR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR0</csr:referenceName>
       <csr:identifier>DX6RSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4156</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDD0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6RSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6RSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4155</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6RSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR1</csr:referenceName>
       <csr:identifier>DX6RSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4166</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDD4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6RSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6RSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4165</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6RSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR2</csr:referenceName>
       <csr:identifier>DX6RSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4176</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDD8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6RSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6RSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4175</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6RSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR3</csr:referenceName>
       <csr:identifier>DX6RSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4186</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDDC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6RSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6RSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4185</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6RSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR0</csr:referenceName>
       <csr:identifier>DX6GSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4196</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDE0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4195</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR1</csr:referenceName>
       <csr:identifier>DX6GSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4206</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDE4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4205</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR2</csr:referenceName>
       <csr:identifier>DX6GSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4216</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4215</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR3</csr:referenceName>
       <csr:identifier>DX6GSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4226</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDEC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4225</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR4</csr:referenceName>
       <csr:identifier>DX6GSR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4236</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GSR4</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GSR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4235</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GSR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR5</csr:referenceName>
       <csr:identifier>DX6GSR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4246</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDF4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GSR5</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2  </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GSR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4245</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GSR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR6</csr:referenceName>
       <csr:identifier>DX6GSR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4256</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xDF8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX6GSR6</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX6GSR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4255</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX6GSR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR0</csr:referenceName>
       <csr:identifier>DX7GCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4265</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE00</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GCR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4264</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR1</csr:referenceName>
       <csr:identifier>DX7GCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4274</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE04</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GCR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4273</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR2</csr:referenceName>
       <csr:identifier>DX7GCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4283</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE08</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GCR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4282</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR3</csr:referenceName>
       <csr:identifier>DX7GCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4292</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE0C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GCR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4291</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR4</csr:referenceName>
       <csr:identifier>DX7GCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4301</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GCR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4300</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR5</csr:referenceName>
       <csr:identifier>DX7GCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4310</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GCR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4309</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR6</csr:referenceName>
       <csr:identifier>DX7GCR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4319</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GCR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GCR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4318</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GCR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR7</csr:referenceName>
       <csr:identifier>DX7GCR7</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4328</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GCR7</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GCR7_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4327</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GCR7.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR8</csr:referenceName>
       <csr:identifier>DX7GCR8</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4337</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GCR8</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GCR8_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4336</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GCR8.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR9</csr:referenceName>
       <csr:identifier>DX7GCR9</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4346</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE24</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GCR9</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GCR9_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4345</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GCR9.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR0</csr:referenceName>
       <csr:identifier>DX7BDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4355</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7BDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7BDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4354</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7BDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR1</csr:referenceName>
       <csr:identifier>DX7BDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4364</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE44</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7BDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7BDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4363</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7BDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR2</csr:referenceName>
       <csr:identifier>DX7BDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4373</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7BDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7BDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4372</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7BDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR3</csr:referenceName>
       <csr:identifier>DX7BDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4382</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7BDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7BDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4381</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7BDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR4</csr:referenceName>
       <csr:identifier>DX7BDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4391</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE54</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7BDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7BDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4390</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7BDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR5</csr:referenceName>
       <csr:identifier>DX7BDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4400</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE58</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7BDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7BDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4399</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7BDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR6</csr:referenceName>
       <csr:identifier>DX7BDLR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4409</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE60</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7BDLR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7BDLR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4408</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7BDLR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR0</csr:referenceName>
       <csr:identifier>DX7LCDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4418</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE80</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7LCDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7LCDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4417</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7LCDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR1</csr:referenceName>
       <csr:identifier>DX7LCDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4427</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE84</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7LCDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7LCDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4426</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7LCDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR2</csr:referenceName>
       <csr:identifier>DX7LCDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4436</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE88</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7LCDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7LCDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4435</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7LCDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR3</csr:referenceName>
       <csr:identifier>DX7LCDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4445</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE8C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7LCDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7LCDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4444</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7LCDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR4</csr:referenceName>
       <csr:identifier>DX7LCDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4454</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE90</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7LCDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7LCDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4453</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7LCDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR5</csr:referenceName>
       <csr:identifier>DX7LCDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4463</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE94</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7LCDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7LCDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4462</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7LCDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7MDLR0</csr:referenceName>
       <csr:identifier>DX7MDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4472</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEA0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7MDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7MDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4471</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7MDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7MDLR1</csr:referenceName>
       <csr:identifier>DX7MDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4481</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEA4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7MDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7MDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4480</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7MDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR0</csr:referenceName>
       <csr:identifier>DX7GTR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4490</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GTR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GTR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4489</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GTR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR1</csr:referenceName>
       <csr:identifier>DX7GTR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4499</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEC4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GTR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GTR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4498</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GTR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR2</csr:referenceName>
       <csr:identifier>DX7GTR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4508</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEC8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GTR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GTR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4507</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GTR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR3</csr:referenceName>
       <csr:identifier>DX7GTR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4517</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xECC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GTR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GTR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4516</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GTR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR0</csr:referenceName>
       <csr:identifier>DX7RSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4527</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xED0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7RSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7RSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4526</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7RSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR1</csr:referenceName>
       <csr:identifier>DX7RSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4537</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xED4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7RSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7RSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4536</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7RSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR2</csr:referenceName>
       <csr:identifier>DX7RSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4547</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xED8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7RSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7RSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4546</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7RSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR3</csr:referenceName>
       <csr:identifier>DX7RSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4557</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEDC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7RSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7RSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4556</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7RSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR0</csr:referenceName>
       <csr:identifier>DX7GSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4567</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEE0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4566</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR1</csr:referenceName>
       <csr:identifier>DX7GSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4577</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEE4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4576</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR2</csr:referenceName>
       <csr:identifier>DX7GSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4587</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4586</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR3</csr:referenceName>
       <csr:identifier>DX7GSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4597</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEEC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4596</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR4</csr:referenceName>
       <csr:identifier>DX7GSR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4607</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GSR4</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GSR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4606</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GSR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR5</csr:referenceName>
       <csr:identifier>DX7GSR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4617</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEF4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GSR5</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2  </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GSR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4616</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GSR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR6</csr:referenceName>
       <csr:identifier>DX7GSR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4627</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xEF8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX7GSR6</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX7GSR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4626</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX7GSR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR0</csr:referenceName>
       <csr:identifier>DX8GCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4636</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF00</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GCR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4635</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR1</csr:referenceName>
       <csr:identifier>DX8GCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4645</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF04</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GCR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4644</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR2</csr:referenceName>
       <csr:identifier>DX8GCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4654</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF08</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GCR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4653</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR3</csr:referenceName>
       <csr:identifier>DX8GCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4663</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF0C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GCR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4662</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR4</csr:referenceName>
       <csr:identifier>DX8GCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4672</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GCR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4671</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR5</csr:referenceName>
       <csr:identifier>DX8GCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4681</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GCR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4680</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR6</csr:referenceName>
       <csr:identifier>DX8GCR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4690</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GCR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GCR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4689</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GCR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR7</csr:referenceName>
       <csr:identifier>DX8GCR7</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4699</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GCR7</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GCR7_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4698</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GCR7.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR8</csr:referenceName>
       <csr:identifier>DX8GCR8</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4708</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GCR8</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GCR8_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4707</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GCR8.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR9</csr:referenceName>
       <csr:identifier>DX8GCR9</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4717</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF24</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GCR9</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Configuration Register 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GCR9_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4716</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GCR9.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR0</csr:referenceName>
       <csr:identifier>DX8BDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4726</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8BDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8BDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4725</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8BDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR1</csr:referenceName>
       <csr:identifier>DX8BDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4735</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF44</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8BDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8BDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4734</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8BDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR2</csr:referenceName>
       <csr:identifier>DX8BDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4744</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8BDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8BDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4743</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8BDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR3</csr:referenceName>
       <csr:identifier>DX8BDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4753</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8BDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8BDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4752</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8BDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR4</csr:referenceName>
       <csr:identifier>DX8BDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4762</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF54</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8BDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8BDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4761</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8BDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR5</csr:referenceName>
       <csr:identifier>DX8BDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4771</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF58</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8BDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8BDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4770</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8BDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR6</csr:referenceName>
       <csr:identifier>DX8BDLR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4780</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF60</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8BDLR6</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Bit Delay Line Registers 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8BDLR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4779</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8BDLR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR0</csr:referenceName>
       <csr:identifier>DX8LCDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4789</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF80</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8LCDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8LCDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4788</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8LCDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR1</csr:referenceName>
       <csr:identifier>DX8LCDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4798</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF84</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8LCDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8LCDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4797</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8LCDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR2</csr:referenceName>
       <csr:identifier>DX8LCDLR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4807</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF88</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8LCDLR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8LCDLR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4806</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8LCDLR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR3</csr:referenceName>
       <csr:identifier>DX8LCDLR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4816</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF8C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8LCDLR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8LCDLR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4815</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8LCDLR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR4</csr:referenceName>
       <csr:identifier>DX8LCDLR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4825</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF90</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8LCDLR4</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8LCDLR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4824</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8LCDLR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR5</csr:referenceName>
       <csr:identifier>DX8LCDLR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4834</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF94</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8LCDLR5</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Local Calibrated Delay Line Register 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8LCDLR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4833</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8LCDLR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8MDLR0</csr:referenceName>
       <csr:identifier>DX8MDLR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4843</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFA0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8MDLR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8MDLR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4842</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8MDLR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8MDLR1</csr:referenceName>
       <csr:identifier>DX8MDLR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4852</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFA4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8MDLR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 Master Delay Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8MDLR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4851</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8MDLR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR0</csr:referenceName>
       <csr:identifier>DX8GTR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4861</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GTR0</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GTR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4860</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GTR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR1</csr:referenceName>
       <csr:identifier>DX8GTR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4870</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFC4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GTR1</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GTR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4869</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GTR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR2</csr:referenceName>
       <csr:identifier>DX8GTR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4879</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFC8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GTR2</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GTR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4878</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GTR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR3</csr:referenceName>
       <csr:identifier>DX8GTR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4888</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFCC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GTR3</csr:typeName>
        <csr:description>
         <csr:p> - DATX8 General Timing Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GTR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4887</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GTR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR0</csr:referenceName>
       <csr:identifier>DX8RSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4898</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFD0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8RSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8RSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4897</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8RSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR1</csr:referenceName>
       <csr:identifier>DX8RSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4908</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFD4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8RSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8RSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4907</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8RSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR2</csr:referenceName>
       <csr:identifier>DX8RSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4918</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFD8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8RSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8RSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4917</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8RSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR3</csr:referenceName>
       <csr:identifier>DX8RSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4928</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFDC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8RSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 Rank Status Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8RSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4927</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8RSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR0</csr:referenceName>
       <csr:identifier>DX8GSR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4938</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFE0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GSR0</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GSR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4937</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GSR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR1</csr:referenceName>
       <csr:identifier>DX8GSR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4948</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFE4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GSR1</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GSR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4947</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GSR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR2</csr:referenceName>
       <csr:identifier>DX8GSR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4958</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GSR2</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GSR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4957</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GSR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR3</csr:referenceName>
       <csr:identifier>DX8GSR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4968</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFEC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GSR3</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GSR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4967</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GSR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR4</csr:referenceName>
       <csr:identifier>DX8GSR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4978</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GSR4</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GSR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4977</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GSR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR5</csr:referenceName>
       <csr:identifier>DX8GSR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4988</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFF4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GSR5</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 2  </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GSR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4987</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GSR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR6</csr:referenceName>
       <csr:identifier>DX8GSR6</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>4998</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xFF8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8GSR6</csr:typeName>
        <csr:description>
         <csr:p>   - DATX8 General Status Register 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8GSR6_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>4997</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8GSR6.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0OSC</csr:referenceName>
       <csr:identifier>DX8SL0OSC</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5008</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1400</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0OSC</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, loopback and Gated clock control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0OSC_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5007</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0OSC.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR0</csr:referenceName>
       <csr:identifier>DX8SL0PLLCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5017</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1404</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0PLLCR0</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) PLL Control Registers 0 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0PLLCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5016</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0PLLCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR1</csr:referenceName>
       <csr:identifier>DX8SL0PLLCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5026</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1408</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0PLLCR1</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) PLL Control Registers 1 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0PLLCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5025</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0PLLCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR2</csr:referenceName>
       <csr:identifier>DX8SL0PLLCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5035</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x140C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0PLLCR2</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) PLL Control Registers 2 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0PLLCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5034</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0PLLCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR3</csr:referenceName>
       <csr:identifier>DX8SL0PLLCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5044</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1410</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0PLLCR3</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) PLL Control Registers 3 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0PLLCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5043</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0PLLCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR4</csr:referenceName>
       <csr:identifier>DX8SL0PLLCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5053</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1414</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0PLLCR4</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) PLL Control Registers 4 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0PLLCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5052</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0PLLCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR5</csr:referenceName>
       <csr:identifier>DX8SL0PLLCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5062</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1418</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0PLLCR5</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) PLL Control Registers 5 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0PLLCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5061</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0PLLCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DQSCTL</csr:referenceName>
       <csr:identifier>DX8SL0DQSCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5071</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x141C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0DQSCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) DQS control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0DQSCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5070</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0DQSCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0TRNCTL</csr:referenceName>
       <csr:identifier>DX8SL0TRNCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5080</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1420</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0TRNCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) Training control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0TRNCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5079</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0TRNCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DDLCTL</csr:referenceName>
       <csr:identifier>DX8SL0DDLCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5089</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1424</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0DDLCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) DDL Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0DDLCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5088</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0DDLCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DXCTL1</csr:referenceName>
       <csr:identifier>DX8SL0DXCTL1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5098</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1428</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0DXCTL1</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) DX Control Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0DXCTL1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5097</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0DXCTL1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DXCTL2</csr:referenceName>
       <csr:identifier>DX8SL0DXCTL2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5107</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x142C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0DXCTL2</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) DX Control Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0DXCTL2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5106</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0DXCTL2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0IOCR</csr:referenceName>
       <csr:identifier>DX8SL0IOCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5116</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1430</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL0IOCR</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) IO Control Register </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL0IOCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5115</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL0IOCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL0IOCR</csr:referenceName>
       <csr:identifier>DX4SL0IOCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5125</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1434</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4SL0IOCR</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (0-1) IO Control Register </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4SL0IOCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5124</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4SL0IOCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1OSC</csr:referenceName>
       <csr:identifier>DX8SL1OSC</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5135</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1440</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1OSC</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, loopback and Gated clock control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1OSC_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5134</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1OSC.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR0</csr:referenceName>
       <csr:identifier>DX8SL1PLLCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5144</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1444</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1PLLCR0</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) PLL Control Registers 0 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1PLLCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5143</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1PLLCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR1</csr:referenceName>
       <csr:identifier>DX8SL1PLLCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5153</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1448</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1PLLCR1</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) PLL Control Registers 1 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1PLLCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5152</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1PLLCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR2</csr:referenceName>
       <csr:identifier>DX8SL1PLLCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5162</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x144C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1PLLCR2</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) PLL Control Registers 2 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1PLLCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5161</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1PLLCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR3</csr:referenceName>
       <csr:identifier>DX8SL1PLLCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5171</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1450</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1PLLCR3</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) PLL Control Registers 3 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1PLLCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5170</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1PLLCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR4</csr:referenceName>
       <csr:identifier>DX8SL1PLLCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5180</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1454</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1PLLCR4</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) PLL Control Registers 4 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1PLLCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5179</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1PLLCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR5</csr:referenceName>
       <csr:identifier>DX8SL1PLLCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5189</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1458</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1PLLCR5</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) PLL Control Registers 5 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1PLLCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5188</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1PLLCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DQSCTL</csr:referenceName>
       <csr:identifier>DX8SL1DQSCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5198</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x145C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1DQSCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) DQS control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1DQSCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5197</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1DQSCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1TRNCTL</csr:referenceName>
       <csr:identifier>DX8SL1TRNCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5207</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1460</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1TRNCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) Training control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1TRNCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5206</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1TRNCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DDLCTL</csr:referenceName>
       <csr:identifier>DX8SL1DDLCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5216</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1464</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1DDLCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) DDL Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1DDLCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5215</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1DDLCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DXCTL1</csr:referenceName>
       <csr:identifier>DX8SL1DXCTL1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5225</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1468</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1DXCTL1</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) DX Control Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1DXCTL1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5224</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1DXCTL1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DXCTL2</csr:referenceName>
       <csr:identifier>DX8SL1DXCTL2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5234</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x146C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1DXCTL2</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) DX Control Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1DXCTL2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5233</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1DXCTL2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1IOCR</csr:referenceName>
       <csr:identifier>DX8SL1IOCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5243</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1470</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL1IOCR</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) IO Control Register </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL1IOCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5242</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL1IOCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL1IOCR</csr:referenceName>
       <csr:identifier>DX4SL1IOCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5252</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1474</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4SL1IOCR</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (2-3) IO Control Register </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4SL1IOCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5251</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4SL1IOCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2OSC</csr:referenceName>
       <csr:identifier>DX8SL2OSC</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5262</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1480</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2OSC</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, loopback and Gated clock control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2OSC_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5261</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2OSC.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR0</csr:referenceName>
       <csr:identifier>DX8SL2PLLCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5271</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1484</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2PLLCR0</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) PLL Control Registers 0 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2PLLCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5270</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2PLLCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR1</csr:referenceName>
       <csr:identifier>DX8SL2PLLCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5280</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1488</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2PLLCR1</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) PLL Control Registers 1 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2PLLCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5279</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2PLLCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR2</csr:referenceName>
       <csr:identifier>DX8SL2PLLCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5289</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x148C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2PLLCR2</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) PLL Control Registers 2 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2PLLCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5288</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2PLLCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR3</csr:referenceName>
       <csr:identifier>DX8SL2PLLCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5298</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1490</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2PLLCR3</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) PLL Control Registers 3 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2PLLCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5297</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2PLLCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR4</csr:referenceName>
       <csr:identifier>DX8SL2PLLCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5307</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1494</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2PLLCR4</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) PLL Control Registers 4 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2PLLCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5306</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2PLLCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR5</csr:referenceName>
       <csr:identifier>DX8SL2PLLCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5316</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1498</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2PLLCR5</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) PLL Control Registers 5 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2PLLCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5315</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2PLLCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DQSCTL</csr:referenceName>
       <csr:identifier>DX8SL2DQSCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5325</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x149C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2DQSCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) DQS control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2DQSCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5324</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2DQSCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2TRNCTL</csr:referenceName>
       <csr:identifier>DX8SL2TRNCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5334</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14A0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2TRNCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) Training control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2TRNCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5333</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2TRNCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DDLCTL</csr:referenceName>
       <csr:identifier>DX8SL2DDLCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5343</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14A4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2DDLCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) DDL Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2DDLCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5342</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2DDLCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DXCTL1</csr:referenceName>
       <csr:identifier>DX8SL2DXCTL1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5352</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14A8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2DXCTL1</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) DX Control Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2DXCTL1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5351</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2DXCTL1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DXCTL2</csr:referenceName>
       <csr:identifier>DX8SL2DXCTL2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5361</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14AC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2DXCTL2</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) DX Control Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2DXCTL2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5360</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2DXCTL2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2IOCR</csr:referenceName>
       <csr:identifier>DX8SL2IOCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5370</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14B0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL2IOCR</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) IO Control Register </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL2IOCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5369</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL2IOCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL2IOCR</csr:referenceName>
       <csr:identifier>DX4SL2IOCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5379</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14B4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4SL2IOCR</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (4-5) IO Control Register </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4SL2IOCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5378</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4SL2IOCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3OSC</csr:referenceName>
       <csr:identifier>DX8SL3OSC</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5389</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14C0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3OSC</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, loopback and Gated clock control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3OSC_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5388</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3OSC.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR0</csr:referenceName>
       <csr:identifier>DX8SL3PLLCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5398</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14C4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3PLLCR0</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) PLL Control Registers 0 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3PLLCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5397</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3PLLCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR1</csr:referenceName>
       <csr:identifier>DX8SL3PLLCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5407</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14C8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3PLLCR1</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) PLL Control Registers 1 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3PLLCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5406</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3PLLCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR2</csr:referenceName>
       <csr:identifier>DX8SL3PLLCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5416</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14CC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3PLLCR2</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) PLL Control Registers 2 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3PLLCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5415</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3PLLCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR3</csr:referenceName>
       <csr:identifier>DX8SL3PLLCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5425</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14D0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3PLLCR3</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) PLL Control Registers 3 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3PLLCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5424</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3PLLCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR4</csr:referenceName>
       <csr:identifier>DX8SL3PLLCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5434</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14D4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3PLLCR4</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) PLL Control Registers 4 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3PLLCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5433</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3PLLCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR5</csr:referenceName>
       <csr:identifier>DX8SL3PLLCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5443</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14D8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3PLLCR5</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) PLL Control Registers 5 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3PLLCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5442</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3PLLCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DQSCTL</csr:referenceName>
       <csr:identifier>DX8SL3DQSCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5452</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14DC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3DQSCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) DQS control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3DQSCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5451</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3DQSCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3TRNCTL</csr:referenceName>
       <csr:identifier>DX8SL3TRNCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5461</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14E0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3TRNCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) Training control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3TRNCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5460</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3TRNCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DDLCTL</csr:referenceName>
       <csr:identifier>DX8SL3DDLCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5470</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14E4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3DDLCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) DDL Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3DDLCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5469</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3DDLCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DXCTL1</csr:referenceName>
       <csr:identifier>DX8SL3DXCTL1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5479</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14E8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3DXCTL1</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) DX Control Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3DXCTL1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5478</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3DXCTL1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DXCTL2</csr:referenceName>
       <csr:identifier>DX8SL3DXCTL2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5488</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14EC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3DXCTL2</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) DX Control Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3DXCTL2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5487</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3DXCTL2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3IOCR</csr:referenceName>
       <csr:identifier>DX8SL3IOCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5497</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14F0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL3IOCR</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) IO Control Register </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL3IOCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5496</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL3IOCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL3IOCR</csr:referenceName>
       <csr:identifier>DX4SL3IOCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5506</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14F4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4SL3IOCR</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (6-7) IO Control Register </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4SL3IOCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5505</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4SL3IOCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4OSC</csr:referenceName>
       <csr:identifier>DX8SL4OSC</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5516</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1500</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4OSC</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, loopback and Gated clock control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4OSC_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5515</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4OSC.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR0</csr:referenceName>
       <csr:identifier>DX8SL4PLLCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5525</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1504</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4PLLCR0</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) PLL Control Registers 0 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4PLLCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5524</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4PLLCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR1</csr:referenceName>
       <csr:identifier>DX8SL4PLLCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5534</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1508</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4PLLCR1</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) PLL Control Registers 1 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4PLLCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5533</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4PLLCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR2</csr:referenceName>
       <csr:identifier>DX8SL4PLLCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5543</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x150C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4PLLCR2</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) PLL Control Registers 2 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4PLLCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5542</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4PLLCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR3</csr:referenceName>
       <csr:identifier>DX8SL4PLLCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5552</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1510</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4PLLCR3</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) PLL Control Registers 3 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4PLLCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5551</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4PLLCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR4</csr:referenceName>
       <csr:identifier>DX8SL4PLLCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5561</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1514</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4PLLCR4</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) PLL Control Registers 4 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4PLLCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5560</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4PLLCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR5</csr:referenceName>
       <csr:identifier>DX8SL4PLLCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5570</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1518</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4PLLCR5</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) PLL Control Registers 5 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4PLLCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5569</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4PLLCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DQSCTL</csr:referenceName>
       <csr:identifier>DX8SL4DQSCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5579</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x151C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4DQSCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) DQS control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4DQSCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5578</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4DQSCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4TRNCTL</csr:referenceName>
       <csr:identifier>DX8SL4TRNCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5588</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1520</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4TRNCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) Training control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4TRNCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5587</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4TRNCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DDLCTL</csr:referenceName>
       <csr:identifier>DX8SL4DDLCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5597</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1524</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4DDLCTL</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) DDL Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4DDLCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5596</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4DDLCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DXCTL1</csr:referenceName>
       <csr:identifier>DX8SL4DXCTL1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5606</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1528</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4DXCTL1</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) DX Control Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4DXCTL1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5605</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4DXCTL1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DXCTL2</csr:referenceName>
       <csr:identifier>DX8SL4DXCTL2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5615</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x152C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4DXCTL2</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) DX Control Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4DXCTL2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5614</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4DXCTL2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4IOCR</csr:referenceName>
       <csr:identifier>DX8SL4IOCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5624</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1530</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SL4IOCR</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) IO Control Register </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SL4IOCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5623</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SL4IOCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL4IOCR</csr:referenceName>
       <csr:identifier>DX4SL4IOCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5633</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1534</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4SL4IOCR</csr:typeName>
        <csr:description>
         <csr:p> - DX8SL (8) IO Control Register </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4SL4IOCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5632</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4SL4IOCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBOSC</csr:referenceName>
       <csr:identifier>DX8SLBOSC</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5644</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17C0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBOSC</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, loopback and Gated clock control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBOSC_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5643</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBOSC.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR0</csr:referenceName>
       <csr:identifier>DX8SLBPLLCR0</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5654</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17C4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBPLLCR0</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) PLL Control Registers 0 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBPLLCR0_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5653</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBPLLCR0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR1</csr:referenceName>
       <csr:identifier>DX8SLBPLLCR1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5664</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17C8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBPLLCR1</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) PLL Control Registers 1 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBPLLCR1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5663</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBPLLCR1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR2</csr:referenceName>
       <csr:identifier>DX8SLBPLLCR2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5674</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17CC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBPLLCR2</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) PLL Control Registers 2 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBPLLCR2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5673</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBPLLCR2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR3</csr:referenceName>
       <csr:identifier>DX8SLBPLLCR3</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5684</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17D0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBPLLCR3</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) PLL Control Registers 3 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBPLLCR3_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5683</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBPLLCR3.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR4</csr:referenceName>
       <csr:identifier>DX8SLBPLLCR4</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5694</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17D4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBPLLCR4</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) PLL Control Registers 4 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBPLLCR4_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5693</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBPLLCR4.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR5</csr:referenceName>
       <csr:identifier>DX8SLBPLLCR5</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5704</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17D8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBPLLCR5</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) PLL Control Registers 5 (Type B PLL only)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBPLLCR5_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5703</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBPLLCR5.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDQSCTL</csr:referenceName>
       <csr:identifier>DX8SLBDQSCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5714</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17DC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBDQSCTL</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) DQS control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBDQSCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5713</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBDQSCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBTRNCTL</csr:referenceName>
       <csr:identifier>DX8SLBTRNCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5724</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17E0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBTRNCTL</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) Training control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBTRNCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5723</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBTRNCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDDLCTL</csr:referenceName>
       <csr:identifier>DX8SLBDDLCTL</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5734</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17E4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBDDLCTL</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) DDL Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBDDLCTL_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5733</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBDDLCTL.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDXCTL1</csr:referenceName>
       <csr:identifier>DX8SLBDXCTL1</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5744</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17E8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBDXCTL1</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) DX Control Register 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBDXCTL1_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5743</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBDXCTL1.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDXCTL2</csr:referenceName>
       <csr:identifier>DX8SLBDXCTL2</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5754</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17EC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBDXCTL2</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) DX Control Register 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBDXCTL2_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5753</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBDXCTL2.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBIOCR</csr:referenceName>
       <csr:identifier>DX8SLBIOCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5764</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17F0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX8SLBIOCR</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) IO Control Register </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX8SLBIOCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5763</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX8SLBIOCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SLBIOCR</csr:referenceName>
       <csr:identifier>DX4SLBIOCR</csr:identifier>
       <csr:addressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pub_lpddr4.csr</csr:filename>
       <csr:linenumber>5774</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x17F4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:typeName>Spio_DW_apb_gpio_DDR_DWC_PHY_PUB_DX4SLBIOCR</csr:typeName>
        <csr:description>
         <csr:p>   - DX8SL (0-8) IO Control Register </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DX4SLBIOCR_field</csr:identifier>
         <csr:widthMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_WIDTH</csr:widthMacro>
         <csr:msbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_MSB</csr:msbMacro>
         <csr:lsbMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_LSB</csr:lsbMacro>
         <csr:rangeMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_RANGE</csr:rangeMacro>
         <csr:resetMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_RESET</csr:resetMacro>
         <csr:maskMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_GET</csr:getMacro>
         <csr:setMacro>SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_SET</csr:setMacro>
         <csr:filename>pub_lpddr4.csr</csr:filename>
         <csr:linenumber>5773</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The filed of register DX4SLBIOCR.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
     </csr:definitions>
    </csr:csrObject>
   </csr:csrData>
  </xml>
  <div id="docheader">
   <h2>Addressmap Information for 'pub_lpddr4'</h2>
   <table id="optiontable" border="1" cellpadding="1">
    <tr>
     <td>
      <div id="globalFileInfoCheckBoxDiv">
       <label for="globalFileInfoCheckBox">Input File Information</label>
       <input id="globalFileInfoCheckBox" type="checkbox" onclick="globalFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalHeaderFileInfoCheckBoxDiv">
       <label for="globalHeaderFileInfoCheckBox">Header File Information</label>
       <input id="globalHeaderFileInfoCheckBox" type="checkbox" onclick="globalHeaderFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalEnumInfoCheckBoxDiv">
       <label for="globalEnumInfoCheckBox">Enum Information</label>
       <input id="globalEnumInfoCheckBox" type="checkbox" onclick="globalEnumInfoCheckBox_click();"/>
      </div>
     </td>
    </tr>
   </table>
  </div>
  <div id="docinfo"></div>
  <div id="docroot"></div>
  <div id="docfooter"></div>
 </body>
</html>
