Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Apr 19 11:08:35 2024
| Host         : LAPTOP-CJ972H0K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SD_filter_toplevel_timing_summary_routed.rpt -pb SD_filter_toplevel_timing_summary_routed.pb -rpx SD_filter_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : SD_filter_toplevel
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  913         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (913)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1826)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (913)
--------------------------
 There are 913 register/latch pins with no clock driven by root clock pin: fos_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1826)
---------------------------------------------------
 There are 1826 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1836          inf        0.000                      0                 1836           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1836 Endpoints
Min Delay          1836 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIRnIIR_i
                            (input port)
  Destination:            filtered_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.000ns  (logic 5.438ns (36.257%)  route 9.561ns (63.743%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  FIRnIIR_i (IN)
                         net (fo=0)                   0.000     0.000    FIRnIIR_i
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  FIRnIIR_i_IBUF_inst/O
                         net (fo=10, routed)          7.477     8.964    FIR/iir_o_OBUF
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.154     9.118 r  FIR/filtered_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.084    11.202    filtered_o_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         3.798    15.000 r  filtered_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.000    filtered_o[5]
    Y10                                                               r  filtered_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIRnIIR_i
                            (input port)
  Destination:            filtered_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.854ns  (logic 5.446ns (36.663%)  route 9.408ns (63.337%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  FIRnIIR_i (IN)
                         net (fo=0)                   0.000     0.000    FIRnIIR_i
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  FIRnIIR_i_IBUF_inst/O
                         net (fo=10, routed)          7.482     8.969    FIR/iir_o_OBUF
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.149     9.118 r  FIR/filtered_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.926    11.044    filtered_o_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         3.810    14.854 r  filtered_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.854    filtered_o[7]
    Y11                                                               r  filtered_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIRnIIR_i
                            (input port)
  Destination:            filtered_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.783ns  (logic 5.188ns (35.095%)  route 9.595ns (64.905%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  FIRnIIR_i (IN)
                         net (fo=0)                   0.000     0.000    FIRnIIR_i
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  FIRnIIR_i_IBUF_inst/O
                         net (fo=10, routed)          7.477     8.964    FIR/iir_o_OBUF
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.124     9.088 r  FIR/filtered_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.118    11.206    filtered_o_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         3.577    14.783 r  filtered_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.783    filtered_o[4]
    AA9                                                               r  filtered_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIRnIIR_i
                            (input port)
  Destination:            filtered_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.724ns  (logic 5.226ns (35.494%)  route 9.498ns (64.506%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  FIRnIIR_i (IN)
                         net (fo=0)                   0.000     0.000    FIRnIIR_i
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  FIRnIIR_i_IBUF_inst/O
                         net (fo=10, routed)          7.482     8.969    FIR/iir_o_OBUF
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.124     9.093 r  FIR/filtered_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.016    11.109    filtered_o_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.615    14.724 r  filtered_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.724    filtered_o[6]
    AA11                                                              r  filtered_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIRnIIR_i
                            (input port)
  Destination:            filtered_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.567ns  (logic 5.505ns (37.790%)  route 9.062ns (62.210%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  FIRnIIR_i (IN)
                         net (fo=0)                   0.000     0.000    FIRnIIR_i
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  FIRnIIR_i_IBUF_inst/O
                         net (fo=10, routed)          7.242     8.729    FIR/iir_o_OBUF
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.150     8.879 r  FIR/filtered_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.820    10.699    filtered_o_OBUF[2]
    W11                  OBUF (Prop_obuf_I_O)         3.868    14.567 r  filtered_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.567    filtered_o[2]
    W11                                                               r  filtered_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIRnIIR_i
                            (input port)
  Destination:            filtered_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.446ns  (logic 5.476ns (37.908%)  route 8.970ns (62.092%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  FIRnIIR_i (IN)
                         net (fo=0)                   0.000     0.000    FIRnIIR_i
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  FIRnIIR_i_IBUF_inst/O
                         net (fo=10, routed)          7.244     8.731    FIR/iir_o_OBUF
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.150     8.881 r  FIR/filtered_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.726    10.607    filtered_o_OBUF[0]
    W8                   OBUF (Prop_obuf_I_O)         3.840    14.446 r  filtered_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.446    filtered_o[0]
    W8                                                                r  filtered_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIRnIIR_i
                            (input port)
  Destination:            filtered_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.268ns  (logic 5.337ns (37.407%)  route 8.931ns (62.593%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  FIRnIIR_i (IN)
                         net (fo=0)                   0.000     0.000    FIRnIIR_i
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  FIRnIIR_i_IBUF_inst/O
                         net (fo=10, routed)          7.242     8.729    FIR/iir_o_OBUF
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.124     8.853 r  FIR/filtered_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.689    10.541    filtered_o_OBUF[3]
    W12                  OBUF (Prop_obuf_I_O)         3.726    14.268 r  filtered_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.268    filtered_o[3]
    W12                                                               r  filtered_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIRnIIR_i
                            (input port)
  Destination:            filtered_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.260ns  (logic 5.164ns (36.216%)  route 9.095ns (63.784%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  FIRnIIR_i (IN)
                         net (fo=0)                   0.000     0.000    FIRnIIR_i
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  FIRnIIR_i_IBUF_inst/O
                         net (fo=10, routed)          7.244     8.731    FIR/iir_o_OBUF
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.124     8.855 r  FIR/filtered_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851    10.706    filtered_o_OBUF[1]
    V10                  OBUF (Prop_obuf_I_O)         3.554    14.260 r  filtered_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.260    filtered_o[1]
    V10                                                               r  filtered_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            FIR/shift_reg[0].reg/Q_o_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.987ns  (logic 1.448ns (13.180%)  route 9.539ns (86.820%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  rst_i_IBUF_inst/O
                         net (fo=913, routed)         9.539    10.987    FIR/shift_reg[0].reg/rst_i_IBUF
    SLICE_X0Y40          FDRE                                         r  FIR/shift_reg[0].reg/Q_o_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            FIR/shift_reg[1].reg/Q_o_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.987ns  (logic 1.448ns (13.180%)  route 9.539ns (86.820%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  rst_i_IBUF_inst/O
                         net (fo=913, routed)         9.539    10.987    FIR/shift_reg[1].reg/rst_i_IBUF
    SLICE_X0Y40          FDRE                                         r  FIR/shift_reg[1].reg/Q_o_reg/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR/shift_reg[6].reg/Q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIR/shift_reg[5].reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.264%)  route 0.104ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  FIR/shift_reg[6].reg/Q_o_reg/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FIR/shift_reg[6].reg/Q_o_reg/Q
                         net (fo=1, routed)           0.104     0.232    FIR/shift_reg[5].reg/Q_o_reg_1
    SLICE_X0Y40          FDRE                                         r  FIR/shift_reg[5].reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR/shift_reg[564].reg/Q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIR/shift_reg[563].reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  FIR/shift_reg[564].reg/Q_o_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FIR/shift_reg[564].reg/Q_o_reg/Q
                         net (fo=1, routed)           0.099     0.240    FIR/shift_reg[563].reg/Q_o_reg_1
    SLICE_X41Y45         FDRE                                         r  FIR/shift_reg[563].reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR/shift_reg[254].reg/Q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIR/shift_reg[253].reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE                         0.000     0.000 r  FIR/shift_reg[254].reg/Q_o_reg/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FIR/shift_reg[254].reg/Q_o_reg/Q
                         net (fo=1, routed)           0.101     0.242    FIR/shift_reg[253].reg/Q_o_reg_1
    SLICE_X36Y44         FDRE                                         r  FIR/shift_reg[253].reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR/shift_reg[13].reg/Q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIR/shift_reg[12].reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  FIR/shift_reg[13].reg/Q_o_reg/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FIR/shift_reg[13].reg/Q_o_reg/Q
                         net (fo=1, routed)           0.105     0.246    FIR/shift_reg[12].reg/Q_o_reg_1
    SLICE_X3Y40          FDRE                                         r  FIR/shift_reg[12].reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR/shift_reg[173].reg/Q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIR/shift_reg[172].reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE                         0.000     0.000 r  FIR/shift_reg[173].reg/Q_o_reg/C
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FIR/shift_reg[173].reg/Q_o_reg/Q
                         net (fo=1, routed)           0.105     0.246    FIR/shift_reg[172].reg/Q_o_reg_1
    SLICE_X31Y46         FDRE                                         r  FIR/shift_reg[172].reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR/shift_reg[273].reg/Q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIR/shift_reg[272].reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE                         0.000     0.000 r  FIR/shift_reg[273].reg/Q_o_reg/C
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FIR/shift_reg[273].reg/Q_o_reg/Q
                         net (fo=1, routed)           0.105     0.246    FIR/shift_reg[272].reg/Q_o_reg_1
    SLICE_X39Y45         FDRE                                         r  FIR/shift_reg[272].reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR/shift_reg[330].reg/Q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIR/shift_reg[329].reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE                         0.000     0.000 r  FIR/shift_reg[330].reg/Q_o_reg/C
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FIR/shift_reg[330].reg/Q_o_reg/Q
                         net (fo=1, routed)           0.105     0.246    FIR/shift_reg[329].reg/Q_o_reg_1
    SLICE_X41Y48         FDRE                                         r  FIR/shift_reg[329].reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR/shift_reg[346].reg/Q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIR/shift_reg[345].reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  FIR/shift_reg[346].reg/Q_o_reg/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FIR/shift_reg[346].reg/Q_o_reg/Q
                         net (fo=1, routed)           0.105     0.246    FIR/shift_reg[345].reg/Q_o_reg_1
    SLICE_X43Y47         FDRE                                         r  FIR/shift_reg[345].reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR/shift_reg[354].reg/Q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIR/shift_reg[353].reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE                         0.000     0.000 r  FIR/shift_reg[354].reg/Q_o_reg/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FIR/shift_reg[354].reg/Q_o_reg/Q
                         net (fo=1, routed)           0.105     0.246    FIR/shift_reg[353].reg/Q_o_reg_1
    SLICE_X43Y46         FDRE                                         r  FIR/shift_reg[353].reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR/shift_reg[386].reg/Q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIR/shift_reg[385].reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE                         0.000     0.000 r  FIR/shift_reg[386].reg/Q_o_reg/C
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FIR/shift_reg[386].reg/Q_o_reg/Q
                         net (fo=1, routed)           0.105     0.246    FIR/shift_reg[385].reg/Q_o_reg_1
    SLICE_X47Y45         FDRE                                         r  FIR/shift_reg[385].reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------





