<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>Report Index</title></head>
<body>
<h1>REPORT INDEX</h1>

<table COLS="2" WIDTH="100%" ><tr><td></td>
<td>coreConsultant</td>
</tr>
</table><h1>Generated Reports</h1>
<table ROWS="6" COLS="2" WIDTH="100%"><tr><td>Report</td>
<td>Description</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/report/./PackedStructsUnions.html">Packed Structs Unions</a></td>
<td>This report documents packed structs and packed unions and its bit field
mapping in a tabular form.</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/report/./IO.html">I/O</a></td>
<td>This report includes a symbolic
view of the component and tables documenting the ports
of the component and key attributes of those ports such
as size, directionality, etc.</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/report/./AreaEstimate.html">Area Estimate</a></td>
<td>This report documents estimated area requirements
for the given configuration of the current component.
Area estimation is based on technology and configuration.</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/report/./PowerIntent.html">Power Intent</a></td>
<td>This report documents the power intent associated
with the current component.</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/report/./ComponentRegisters.html">Component Registers</a></td>
<td>This report documents component registers and register
fields and documents key characteristics of the registers and fields such
as offset address, size, access modes, etc.</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/report/./ComponentConfiguration.html">Component Configuration</a></td>
<td>This report documents component configuration choices and
includes parameter descriptions and default values.</td>
</tr>
</table><h1>Optional Views</h1>
<table ROWS="8" COLS="2" WIDTH="100%"><tr><td>View</td>
<td>Description</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/report/ComponentRegisterHeaders.html">Component Register Headers</a></td>
<td>Generate component-level header files containing definitions of key register constants.</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/export/DWC_mipi_i3c_inst.v">Example Component Instantiation</a></td>
<td>Generate example netlist instantiating the component.</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/export/DWC_mipi_i3c.xml">IP-XACT Component</a></td>
<td>Generate IP-XACT component corresponding to the current component.</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/export/DWC_mipi_i3c.ralf">Component RAL</a></td>
<td>Generate VMM RAL (register abstraction language) file for the component.</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/export/DWC_mipi_i3c_uvm.ralf">UVM Component RAL</a></td>
<td>Generate UVM RAL (register abstraction language) file for the component.</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/export/DWC_mipi_i3c_uvm_altRegister.ralf">UVM Component RAL With Alternate Register</a></td>
<td>Generate UVM RAL (register abstraction language) file for the component. Include Alternate Register information.</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/export/DWC_mipi_i3c_vmm_altRegister.ralf">Component RAL With Alternate Register</a></td>
<td>Generate VMM RAL (register abstraction language) file for the component. Include Alternate Register information.</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/export/configuration/DWC_mipi_i3c.h">Component Configuration Headers</a></td>
<td>Generate component-level header files containing component parameters and its value.</td>
</tr>
</table><h1>Activity Summary Reports</h1>
<table ROWS="23" COLS="2" WIDTH="100%"><tr><td>Report</td>
<td>Description</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/report/../report/fpga_synthesis.html">FPGASynthesis</a></td>
<td>Report for the FPGASynthesis activity</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/report/../report/synthesis.html">Synthesize</a></td>
<td>Report for the Synthesize activity</td>
</tr>
<tr><td><a href="file:/newsswork/tsmc12/nexus/uvyas/main/digital/perif_top/rtl/mcu_apb_perif/mcu_i3c_m_s/report/Technology.html">TechSetup</a></td>
<td>Report for the TechSetup activity</td>
</tr>
</table><table COLS="2" WIDTH="100%" ><tr><td></td>
<td>coreConsultant</td>
</tr>
</table></body></html>