lib_name: bag2_analog
cell_name: amp_single
pins: [ "GN<0>", "DN<0>", "GP<0>", "VSS", "VDD", "DP<0>", "DMID", "VOUT", "VINP" ]
instances:
  XN:
    lib_name: bag2_analog
    cell_name: nmos4_astack
    instpins:
      D:
        direction: inputOutput
        net_name: "DMID"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "GN<0>"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN12:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  XP:
    lib_name: bag2_analog
    cell_name: pmos4_astack
    instpins:
      D:
        direction: inputOutput
        net_name: "DMID"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "GP<0>"
        num_bits: 1
  PIN3:
    lib_name: basic
    cell_name: opin
    instpins: {}
