---
layout: clean
title: Verilog HDL PIDåˆ¶å¾¡å™¨ï¼ˆQ8.8å›ºå®šå°æ•°ç‚¹å½¢å¼ï¼‰
permalink: /hdl/pid_q8_8/
---

---

# ğŸ”§ Verilog HDL: PIDåˆ¶å¾¡å™¨ï¼ˆQ8.8å›ºå®šå°æ•°ç‚¹å½¢å¼ï¼‰  
Verilog HDL: PID Controller in Q8.8 Fixed-Point Format

æœ¬ãƒ•ã‚¡ã‚¤ãƒ«ã¯ã€**å€’ç«‹æŒ¯å­ã‚„ãƒ¢ãƒ¼ã‚¿åˆ¶å¾¡**ãªã©ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ å¿œç”¨å‘ã‘ã®  
**åˆæˆå¯èƒ½ãªå›ºå®šå°æ•°ç‚¹ï¼ˆQ8.8ï¼‰PIDåˆ¶å¾¡å™¨**ã®è¨˜è¿°ä¾‹ã§ã™ã€‚  
This file provides a synthesizable Q8.8 fixed-point PID controller in Verilog HDL,  
suitable for real-time control such as inverted pendulum or motor systems.

---

## ğŸ’¡ ä»•æ§˜æ¦‚è¦ / Specifications

| é …ç›® / Item | å†…å®¹ / Details |
|-------------|----------------|
| **å…¥åŠ› / Inputs** | `setpoint`, `measured`ï¼š16-bit signed Q8.8 |
| **å‡ºåŠ› / Output** | `control_out`ï¼šåˆ¶å¾¡ä¿¡å·ï¼ˆQ8.8å½¢å¼ï¼‰ |
| **å†…éƒ¨æ¼”ç®— / Internal Ops** | æ¯”ä¾‹ãƒ»ç©åˆ†ãƒ»å¾®åˆ†è¨ˆç®—ã€èª¤å·®ã®éå»å€¤ä¿æŒ |
| **åˆæˆå¯å¦ / Synthesizability** | âœ… åˆæˆå¯èƒ½ï¼ˆFPGA / ASICå‘ã‘ï¼‰ |

---

## ğŸ“„ Verilog ã‚½ãƒ¼ã‚¹ã‚³ãƒ¼ãƒ‰ / Source Code

```verilog
// ============================================================
// pid_controller.v
// å›ºå®šå°æ•°ç‚¹Q8.8å½¢å¼ã«ã‚ˆã‚‹åˆæˆå¯èƒ½ãªPIDåˆ¶å¾¡å™¨
// PID Controller (Synthesizable) using Q8.8 Fixed-Point Format
// ============================================================

module pid_controller (
    input  wire clk,                              // ã‚¯ãƒ­ãƒƒã‚¯ä¿¡å· / Clock
    input  wire rst,                              // éåŒæœŸãƒªã‚»ãƒƒãƒˆ / Asynchronous Reset
    input  wire signed [15:0] setpoint,           // ç›®æ¨™å€¤ / Setpoint (Q8.8)
    input  wire signed [15:0] measured,           // æ¸¬å®šå€¤ / Measured value (Q8.8)
    output reg  signed [15:0] control_out         // å‡ºåŠ›åˆ¶å¾¡ä¿¡å· / Control output (Q8.8)
);

    // ==============================================
    // åˆ¶å¾¡ã‚²ã‚¤ãƒ³å®šç¾©ï¼ˆQ8.8å½¢å¼ï¼‰
    // Control gains in Q8.8 fixed-point format
    // ä¾‹: Kp = 1.0 â†’ 256, Ki = 0.1 â†’ 26, Kd = 0.01 â†’ 3
    // ==============================================
    parameter signed [15:0] Kp = 16'd256;  // æ¯”ä¾‹ã‚²ã‚¤ãƒ³ / Proportional Gain
    parameter signed [15:0] Ki = 16'd26;   // ç©åˆ†ã‚²ã‚¤ãƒ³ / Integral Gain
    parameter signed [15:0] Kd = 16'd3;    // å¾®åˆ†ã‚²ã‚¤ãƒ³ / Derivative Gain

    // å†…éƒ¨ä¿¡å·å®šç¾© / Internal registers
    reg signed [15:0] error;               // ç¾åœ¨ã®èª¤å·® / Current error
    reg signed [31:0] integral;            // ç©åˆ†é …ï¼ˆæ‹¡å¼µãƒ“ãƒƒãƒˆå¹…ï¼‰/ Integral term (wider bit width)
    reg signed [15:0] derivative;          // å¾®åˆ†é … / Derivative term
    reg signed [15:0] prev_error;           // å‰å›ã®èª¤å·® / Previous error

    // ==============================================
    // PID æ¼”ç®—éƒ¨ / PID Calculation
    // ==============================================
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            error       <= 0;
            integral    <= 0;
            derivative  <= 0;
            prev_error  <= 0;
            control_out <= 0;
        end else begin
            // èª¤å·®è¨ˆç®— / Calculate error
            error <= setpoint - measured;

            // ç©åˆ†é …æ›´æ–°ï¼ˆWindupé˜²æ­¢ã¯åˆ¥é€”è¿½åŠ å¯èƒ½ï¼‰
            // Update integral term (Anti-windup can be added separately)
            integral <= integral + error;

            // å¾®åˆ†é …è¨ˆç®— / Calculate derivative term
            derivative <= error - prev_error;

            // PID å‡ºåŠ›è¨ˆç®—ï¼ˆQ8.8 â†’ ã‚·ãƒ•ãƒˆã§ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ï¼‰
            // PID output calculation with scaling via bit shift
            control_out <= (Kp * error      >>> 8) +
                           (Ki * integral   >>> 8) +
                           (Kd * derivative >>> 8);

            // èª¤å·®æ›´æ–° / Update previous error
            prev_error <= error;
        end
    end

endmodule
