/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dvp_hr_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/27/11 10:16p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:31:32 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_dvp_hr_intr2.h $
 * 
 * Hydra_Software_Devel/1   10/27/11 10:16p vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_DVP_HR_INTR2_H__
#define BCHP_DVP_HR_INTR2_H__

/***************************************************************************
 *DVP_HR_INTR2 - Top Level DVP Registers
 ***************************************************************************/
#define BCHP_DVP_HR_INTR2_CPU_STATUS             0x006a61c0 /* CPU interrupt Status Register */
#define BCHP_DVP_HR_INTR2_CPU_SET                0x006a61c4 /* CPU interrupt Set Register */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR              0x006a61c8 /* CPU interrupt Clear Register */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS        0x006a61cc /* CPU interrupt Mask Status Register */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET           0x006a61d0 /* CPU interrupt Mask Set Register */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR         0x006a61d4 /* CPU interrupt Mask Clear Register */
#define BCHP_DVP_HR_INTR2_PCI_STATUS             0x006a61d8 /* PCI interrupt Status Register */
#define BCHP_DVP_HR_INTR2_PCI_SET                0x006a61dc /* PCI interrupt Set Register */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR              0x006a61e0 /* PCI interrupt Clear Register */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS        0x006a61e4 /* PCI interrupt Mask Status Register */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET           0x006a61e8 /* PCI interrupt Mask Set Register */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR         0x006a61ec /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: CPU_STATUS :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_TMR_IRQ_1_MASK                0x80000000
#define BCHP_DVP_HR_INTR2_CPU_STATUS_TMR_IRQ_1_SHIFT               31
#define BCHP_DVP_HR_INTR2_CPU_STATUS_TMR_IRQ_1_DEFAULT             0

/* DVP_HR_INTR2 :: CPU_STATUS :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_TMR_IRQ_0_MASK                0x40000000
#define BCHP_DVP_HR_INTR2_CPU_STATUS_TMR_IRQ_0_SHIFT               30
#define BCHP_DVP_HR_INTR2_CPU_STATUS_TMR_IRQ_0_DEFAULT             0

/* DVP_HR_INTR2 :: CPU_STATUS :: reserved0 [29:22] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_reserved0_MASK                0x3fc00000
#define BCHP_DVP_HR_INTR2_CPU_STATUS_reserved0_SHIFT               22

/* DVP_HR_INTR2 :: CPU_STATUS :: CDR_RESET_0 [21:21] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_CDR_RESET_0_MASK              0x00200000
#define BCHP_DVP_HR_INTR2_CPU_STATUS_CDR_RESET_0_SHIFT             21
#define BCHP_DVP_HR_INTR2_CPU_STATUS_CDR_RESET_0_DEFAULT           0

/* DVP_HR_INTR2 :: CPU_STATUS :: KEY_RAM_UPDATE [20:20] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_KEY_RAM_UPDATE_MASK           0x00100000
#define BCHP_DVP_HR_INTR2_CPU_STATUS_KEY_RAM_UPDATE_SHIFT          20
#define BCHP_DVP_HR_INTR2_CPU_STATUS_KEY_RAM_UPDATE_DEFAULT        0

/* DVP_HR_INTR2 :: CPU_STATUS :: reserved1 [19:05] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_reserved1_MASK                0x000fffe0
#define BCHP_DVP_HR_INTR2_CPU_STATUS_reserved1_SHIFT               5

/* DVP_HR_INTR2 :: CPU_STATUS :: FREQ_CHANGE_0 [04:04] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_FREQ_CHANGE_0_MASK            0x00000010
#define BCHP_DVP_HR_INTR2_CPU_STATUS_FREQ_CHANGE_0_SHIFT           4
#define BCHP_DVP_HR_INTR2_CPU_STATUS_FREQ_CHANGE_0_DEFAULT         0

/* DVP_HR_INTR2 :: CPU_STATUS :: PLL_LOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_PLL_LOCK_0_MASK               0x00000008
#define BCHP_DVP_HR_INTR2_CPU_STATUS_PLL_LOCK_0_SHIFT              3
#define BCHP_DVP_HR_INTR2_CPU_STATUS_PLL_LOCK_0_DEFAULT            0

/* DVP_HR_INTR2 :: CPU_STATUS :: PLL_UNLOCK_0 [02:02] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_PLL_UNLOCK_0_MASK             0x00000004
#define BCHP_DVP_HR_INTR2_CPU_STATUS_PLL_UNLOCK_0_SHIFT            2
#define BCHP_DVP_HR_INTR2_CPU_STATUS_PLL_UNLOCK_0_DEFAULT          0

/* DVP_HR_INTR2 :: CPU_STATUS :: CLOCK_STOP_0 [01:01] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_CLOCK_STOP_0_MASK             0x00000002
#define BCHP_DVP_HR_INTR2_CPU_STATUS_CLOCK_STOP_0_SHIFT            1
#define BCHP_DVP_HR_INTR2_CPU_STATUS_CLOCK_STOP_0_DEFAULT          0

/* DVP_HR_INTR2 :: CPU_STATUS :: RX_HOTPLUG_UPDATE_0 [00:00] */
#define BCHP_DVP_HR_INTR2_CPU_STATUS_RX_HOTPLUG_UPDATE_0_MASK      0x00000001
#define BCHP_DVP_HR_INTR2_CPU_STATUS_RX_HOTPLUG_UPDATE_0_SHIFT     0
#define BCHP_DVP_HR_INTR2_CPU_STATUS_RX_HOTPLUG_UPDATE_0_DEFAULT   0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: CPU_SET :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_CPU_SET_TMR_IRQ_1_MASK                   0x80000000
#define BCHP_DVP_HR_INTR2_CPU_SET_TMR_IRQ_1_SHIFT                  31
#define BCHP_DVP_HR_INTR2_CPU_SET_TMR_IRQ_1_DEFAULT                0

/* DVP_HR_INTR2 :: CPU_SET :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_CPU_SET_TMR_IRQ_0_MASK                   0x40000000
#define BCHP_DVP_HR_INTR2_CPU_SET_TMR_IRQ_0_SHIFT                  30
#define BCHP_DVP_HR_INTR2_CPU_SET_TMR_IRQ_0_DEFAULT                0

/* DVP_HR_INTR2 :: CPU_SET :: reserved0 [29:22] */
#define BCHP_DVP_HR_INTR2_CPU_SET_reserved0_MASK                   0x3fc00000
#define BCHP_DVP_HR_INTR2_CPU_SET_reserved0_SHIFT                  22

/* DVP_HR_INTR2 :: CPU_SET :: CDR_RESET_0 [21:21] */
#define BCHP_DVP_HR_INTR2_CPU_SET_CDR_RESET_0_MASK                 0x00200000
#define BCHP_DVP_HR_INTR2_CPU_SET_CDR_RESET_0_SHIFT                21
#define BCHP_DVP_HR_INTR2_CPU_SET_CDR_RESET_0_DEFAULT              0

/* DVP_HR_INTR2 :: CPU_SET :: KEY_RAM_UPDATE [20:20] */
#define BCHP_DVP_HR_INTR2_CPU_SET_KEY_RAM_UPDATE_MASK              0x00100000
#define BCHP_DVP_HR_INTR2_CPU_SET_KEY_RAM_UPDATE_SHIFT             20
#define BCHP_DVP_HR_INTR2_CPU_SET_KEY_RAM_UPDATE_DEFAULT           0

/* DVP_HR_INTR2 :: CPU_SET :: reserved1 [19:05] */
#define BCHP_DVP_HR_INTR2_CPU_SET_reserved1_MASK                   0x000fffe0
#define BCHP_DVP_HR_INTR2_CPU_SET_reserved1_SHIFT                  5

/* DVP_HR_INTR2 :: CPU_SET :: FREQ_CHANGE_0 [04:04] */
#define BCHP_DVP_HR_INTR2_CPU_SET_FREQ_CHANGE_0_MASK               0x00000010
#define BCHP_DVP_HR_INTR2_CPU_SET_FREQ_CHANGE_0_SHIFT              4
#define BCHP_DVP_HR_INTR2_CPU_SET_FREQ_CHANGE_0_DEFAULT            0

/* DVP_HR_INTR2 :: CPU_SET :: PLL_LOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_CPU_SET_PLL_LOCK_0_MASK                  0x00000008
#define BCHP_DVP_HR_INTR2_CPU_SET_PLL_LOCK_0_SHIFT                 3
#define BCHP_DVP_HR_INTR2_CPU_SET_PLL_LOCK_0_DEFAULT               0

/* DVP_HR_INTR2 :: CPU_SET :: PLL_UNLOCK_0 [02:02] */
#define BCHP_DVP_HR_INTR2_CPU_SET_PLL_UNLOCK_0_MASK                0x00000004
#define BCHP_DVP_HR_INTR2_CPU_SET_PLL_UNLOCK_0_SHIFT               2
#define BCHP_DVP_HR_INTR2_CPU_SET_PLL_UNLOCK_0_DEFAULT             0

/* DVP_HR_INTR2 :: CPU_SET :: CLOCK_STOP_0 [01:01] */
#define BCHP_DVP_HR_INTR2_CPU_SET_CLOCK_STOP_0_MASK                0x00000002
#define BCHP_DVP_HR_INTR2_CPU_SET_CLOCK_STOP_0_SHIFT               1
#define BCHP_DVP_HR_INTR2_CPU_SET_CLOCK_STOP_0_DEFAULT             0

/* DVP_HR_INTR2 :: CPU_SET :: RX_HOTPLUG_UPDATE_0 [00:00] */
#define BCHP_DVP_HR_INTR2_CPU_SET_RX_HOTPLUG_UPDATE_0_MASK         0x00000001
#define BCHP_DVP_HR_INTR2_CPU_SET_RX_HOTPLUG_UPDATE_0_SHIFT        0
#define BCHP_DVP_HR_INTR2_CPU_SET_RX_HOTPLUG_UPDATE_0_DEFAULT      0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: CPU_CLEAR :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_TMR_IRQ_1_MASK                 0x80000000
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_TMR_IRQ_1_SHIFT                31
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_TMR_IRQ_1_DEFAULT              0

/* DVP_HR_INTR2 :: CPU_CLEAR :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_TMR_IRQ_0_MASK                 0x40000000
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_TMR_IRQ_0_SHIFT                30
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_TMR_IRQ_0_DEFAULT              0

/* DVP_HR_INTR2 :: CPU_CLEAR :: reserved0 [29:22] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_reserved0_MASK                 0x3fc00000
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_reserved0_SHIFT                22

/* DVP_HR_INTR2 :: CPU_CLEAR :: CDR_RESET_0 [21:21] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_CDR_RESET_0_MASK               0x00200000
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_CDR_RESET_0_SHIFT              21
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_CDR_RESET_0_DEFAULT            0

/* DVP_HR_INTR2 :: CPU_CLEAR :: KEY_RAM_UPDATE [20:20] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_KEY_RAM_UPDATE_MASK            0x00100000
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_KEY_RAM_UPDATE_SHIFT           20
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_KEY_RAM_UPDATE_DEFAULT         0

/* DVP_HR_INTR2 :: CPU_CLEAR :: reserved1 [19:05] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_reserved1_MASK                 0x000fffe0
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_reserved1_SHIFT                5

/* DVP_HR_INTR2 :: CPU_CLEAR :: FREQ_CHANGE_0 [04:04] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_FREQ_CHANGE_0_MASK             0x00000010
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_FREQ_CHANGE_0_SHIFT            4
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_FREQ_CHANGE_0_DEFAULT          0

/* DVP_HR_INTR2 :: CPU_CLEAR :: PLL_LOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_PLL_LOCK_0_MASK                0x00000008
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_PLL_LOCK_0_SHIFT               3
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_PLL_LOCK_0_DEFAULT             0

/* DVP_HR_INTR2 :: CPU_CLEAR :: PLL_UNLOCK_0 [02:02] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_PLL_UNLOCK_0_MASK              0x00000004
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_PLL_UNLOCK_0_SHIFT             2
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_PLL_UNLOCK_0_DEFAULT           0

/* DVP_HR_INTR2 :: CPU_CLEAR :: CLOCK_STOP_0 [01:01] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_CLOCK_STOP_0_MASK              0x00000002
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_CLOCK_STOP_0_SHIFT             1
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_CLOCK_STOP_0_DEFAULT           0

/* DVP_HR_INTR2 :: CPU_CLEAR :: RX_HOTPLUG_UPDATE_0 [00:00] */
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_RX_HOTPLUG_UPDATE_0_MASK       0x00000001
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_RX_HOTPLUG_UPDATE_0_SHIFT      0
#define BCHP_DVP_HR_INTR2_CPU_CLEAR_RX_HOTPLUG_UPDATE_0_DEFAULT    0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_TMR_IRQ_1_MASK           0x80000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_TMR_IRQ_1_SHIFT          31
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_TMR_IRQ_1_DEFAULT        1

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_TMR_IRQ_0_MASK           0x40000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_TMR_IRQ_0_SHIFT          30
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_TMR_IRQ_0_DEFAULT        1

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: reserved0 [29:22] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_reserved0_MASK           0x3fc00000
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_reserved0_SHIFT          22

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: CDR_RESET_0 [21:21] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_CDR_RESET_0_MASK         0x00200000
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_CDR_RESET_0_SHIFT        21
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_CDR_RESET_0_DEFAULT      1

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: KEY_RAM_UPDATE [20:20] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_KEY_RAM_UPDATE_MASK      0x00100000
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_KEY_RAM_UPDATE_SHIFT     20
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_KEY_RAM_UPDATE_DEFAULT   1

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: reserved1 [19:05] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_reserved1_MASK           0x000fffe0
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_reserved1_SHIFT          5

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: MASK_FREQ_CHANGE_0 [04:04] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_FREQ_CHANGE_0_MASK  0x00000010
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_FREQ_CHANGE_0_SHIFT 4
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_FREQ_CHANGE_0_DEFAULT 1

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: MASK_PLL_LOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_PLL_LOCK_0_MASK     0x00000008
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_PLL_LOCK_0_SHIFT    3
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_PLL_LOCK_0_DEFAULT  1

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: MASK_PLL_UNLOCK_0 [02:02] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_PLL_UNLOCK_0_MASK   0x00000004
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_PLL_UNLOCK_0_SHIFT  2
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_PLL_UNLOCK_0_DEFAULT 1

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: MASK_CLOCK_STOP_0 [01:01] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_CLOCK_STOP_0_MASK   0x00000002
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_CLOCK_STOP_0_SHIFT  1
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_CLOCK_STOP_0_DEFAULT 1

/* DVP_HR_INTR2 :: CPU_MASK_STATUS :: MASK_RX_HOTPLUG_UPDATE_0 [00:00] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_RX_HOTPLUG_UPDATE_0_MASK 0x00000001
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_RX_HOTPLUG_UPDATE_0_SHIFT 0
#define BCHP_DVP_HR_INTR2_CPU_MASK_STATUS_MASK_RX_HOTPLUG_UPDATE_0_DEFAULT 1

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: CPU_MASK_SET :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_TMR_IRQ_1_MASK              0x80000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_TMR_IRQ_1_SHIFT             31
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_TMR_IRQ_1_DEFAULT           1

/* DVP_HR_INTR2 :: CPU_MASK_SET :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_TMR_IRQ_0_MASK              0x40000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_TMR_IRQ_0_SHIFT             30
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_TMR_IRQ_0_DEFAULT           1

/* DVP_HR_INTR2 :: CPU_MASK_SET :: reserved0 [29:22] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_reserved0_MASK              0x3fc00000
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_reserved0_SHIFT             22

/* DVP_HR_INTR2 :: CPU_MASK_SET :: CDR_RESET_0 [21:21] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_CDR_RESET_0_MASK            0x00200000
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_CDR_RESET_0_SHIFT           21
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_CDR_RESET_0_DEFAULT         1

/* DVP_HR_INTR2 :: CPU_MASK_SET :: KEY_RAM_UPDATE [20:20] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_KEY_RAM_UPDATE_MASK         0x00100000
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_KEY_RAM_UPDATE_SHIFT        20
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_KEY_RAM_UPDATE_DEFAULT      1

/* DVP_HR_INTR2 :: CPU_MASK_SET :: reserved1 [19:05] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_reserved1_MASK              0x000fffe0
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_reserved1_SHIFT             5

/* DVP_HR_INTR2 :: CPU_MASK_SET :: MASK_FREQ_CHANGE_0 [04:04] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_FREQ_CHANGE_0_MASK     0x00000010
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_FREQ_CHANGE_0_SHIFT    4
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_FREQ_CHANGE_0_DEFAULT  1

/* DVP_HR_INTR2 :: CPU_MASK_SET :: MASK_PLL_LOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_PLL_LOCK_0_MASK        0x00000008
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_PLL_LOCK_0_SHIFT       3
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_PLL_LOCK_0_DEFAULT     1

/* DVP_HR_INTR2 :: CPU_MASK_SET :: MASK_PLL_UNLOCK_0 [02:02] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_PLL_UNLOCK_0_MASK      0x00000004
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_PLL_UNLOCK_0_SHIFT     2
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_PLL_UNLOCK_0_DEFAULT   1

/* DVP_HR_INTR2 :: CPU_MASK_SET :: MASK_CLOCK_STOP_0 [01:01] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_CLOCK_STOP_0_MASK      0x00000002
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_CLOCK_STOP_0_SHIFT     1
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_CLOCK_STOP_0_DEFAULT   1

/* DVP_HR_INTR2 :: CPU_MASK_SET :: MASK_RX_HOTPLUG_UPDATE_0 [00:00] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_RX_HOTPLUG_UPDATE_0_MASK 0x00000001
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_RX_HOTPLUG_UPDATE_0_SHIFT 0
#define BCHP_DVP_HR_INTR2_CPU_MASK_SET_MASK_RX_HOTPLUG_UPDATE_0_DEFAULT 1

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_TMR_IRQ_1_MASK            0x80000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_TMR_IRQ_1_SHIFT           31
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_TMR_IRQ_1_DEFAULT         1

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_TMR_IRQ_0_MASK            0x40000000
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_TMR_IRQ_0_SHIFT           30
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_TMR_IRQ_0_DEFAULT         1

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: reserved0 [29:22] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_reserved0_MASK            0x3fc00000
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT           22

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: CDR_RESET_0 [21:21] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_CDR_RESET_0_MASK          0x00200000
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_CDR_RESET_0_SHIFT         21
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_CDR_RESET_0_DEFAULT       1

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: KEY_RAM_UPDATE [20:20] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_KEY_RAM_UPDATE_MASK       0x00100000
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_KEY_RAM_UPDATE_SHIFT      20
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_KEY_RAM_UPDATE_DEFAULT    1

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: reserved1 [19:05] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_reserved1_MASK            0x000fffe0
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT           5

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: MASK_FREQ_CHANGE_0 [04:04] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_FREQ_CHANGE_0_MASK   0x00000010
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_FREQ_CHANGE_0_SHIFT  4
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_FREQ_CHANGE_0_DEFAULT 1

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: MASK_PLL_LOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_PLL_LOCK_0_MASK      0x00000008
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_PLL_LOCK_0_SHIFT     3
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_PLL_LOCK_0_DEFAULT   1

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: MASK_PLL_UNLOCK_0 [02:02] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_PLL_UNLOCK_0_MASK    0x00000004
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_PLL_UNLOCK_0_SHIFT   2
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_PLL_UNLOCK_0_DEFAULT 1

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: MASK_CLOCK_STOP_0 [01:01] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_CLOCK_STOP_0_MASK    0x00000002
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_CLOCK_STOP_0_SHIFT   1
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_CLOCK_STOP_0_DEFAULT 1

/* DVP_HR_INTR2 :: CPU_MASK_CLEAR :: MASK_RX_HOTPLUG_UPDATE_0 [00:00] */
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_RX_HOTPLUG_UPDATE_0_MASK 0x00000001
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_RX_HOTPLUG_UPDATE_0_SHIFT 0
#define BCHP_DVP_HR_INTR2_CPU_MASK_CLEAR_MASK_RX_HOTPLUG_UPDATE_0_DEFAULT 1

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: PCI_STATUS :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_TMR_IRQ_1_MASK                0x80000000
#define BCHP_DVP_HR_INTR2_PCI_STATUS_TMR_IRQ_1_SHIFT               31
#define BCHP_DVP_HR_INTR2_PCI_STATUS_TMR_IRQ_1_DEFAULT             0

/* DVP_HR_INTR2 :: PCI_STATUS :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_TMR_IRQ_0_MASK                0x40000000
#define BCHP_DVP_HR_INTR2_PCI_STATUS_TMR_IRQ_0_SHIFT               30
#define BCHP_DVP_HR_INTR2_PCI_STATUS_TMR_IRQ_0_DEFAULT             0

/* DVP_HR_INTR2 :: PCI_STATUS :: reserved0 [29:22] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_reserved0_MASK                0x3fc00000
#define BCHP_DVP_HR_INTR2_PCI_STATUS_reserved0_SHIFT               22

/* DVP_HR_INTR2 :: PCI_STATUS :: CDR_RESET_0 [21:21] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_CDR_RESET_0_MASK              0x00200000
#define BCHP_DVP_HR_INTR2_PCI_STATUS_CDR_RESET_0_SHIFT             21
#define BCHP_DVP_HR_INTR2_PCI_STATUS_CDR_RESET_0_DEFAULT           0

/* DVP_HR_INTR2 :: PCI_STATUS :: KEY_RAM_UPDATE [20:20] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_KEY_RAM_UPDATE_MASK           0x00100000
#define BCHP_DVP_HR_INTR2_PCI_STATUS_KEY_RAM_UPDATE_SHIFT          20
#define BCHP_DVP_HR_INTR2_PCI_STATUS_KEY_RAM_UPDATE_DEFAULT        0

/* DVP_HR_INTR2 :: PCI_STATUS :: reserved1 [19:05] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_reserved1_MASK                0x000fffe0
#define BCHP_DVP_HR_INTR2_PCI_STATUS_reserved1_SHIFT               5

/* DVP_HR_INTR2 :: PCI_STATUS :: FREQ_CHANGE_0 [04:04] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_FREQ_CHANGE_0_MASK            0x00000010
#define BCHP_DVP_HR_INTR2_PCI_STATUS_FREQ_CHANGE_0_SHIFT           4
#define BCHP_DVP_HR_INTR2_PCI_STATUS_FREQ_CHANGE_0_DEFAULT         0

/* DVP_HR_INTR2 :: PCI_STATUS :: PLL_LOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_PLL_LOCK_0_MASK               0x00000008
#define BCHP_DVP_HR_INTR2_PCI_STATUS_PLL_LOCK_0_SHIFT              3
#define BCHP_DVP_HR_INTR2_PCI_STATUS_PLL_LOCK_0_DEFAULT            0

/* DVP_HR_INTR2 :: PCI_STATUS :: PLL_UNLOCK_0 [02:02] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_PLL_UNLOCK_0_MASK             0x00000004
#define BCHP_DVP_HR_INTR2_PCI_STATUS_PLL_UNLOCK_0_SHIFT            2
#define BCHP_DVP_HR_INTR2_PCI_STATUS_PLL_UNLOCK_0_DEFAULT          0

/* DVP_HR_INTR2 :: PCI_STATUS :: CLOCK_STOP_0 [01:01] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_CLOCK_STOP_0_MASK             0x00000002
#define BCHP_DVP_HR_INTR2_PCI_STATUS_CLOCK_STOP_0_SHIFT            1
#define BCHP_DVP_HR_INTR2_PCI_STATUS_CLOCK_STOP_0_DEFAULT          0

/* DVP_HR_INTR2 :: PCI_STATUS :: RX_HOTPLUG_UPDATE_0 [00:00] */
#define BCHP_DVP_HR_INTR2_PCI_STATUS_RX_HOTPLUG_UPDATE_0_MASK      0x00000001
#define BCHP_DVP_HR_INTR2_PCI_STATUS_RX_HOTPLUG_UPDATE_0_SHIFT     0
#define BCHP_DVP_HR_INTR2_PCI_STATUS_RX_HOTPLUG_UPDATE_0_DEFAULT   0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: PCI_SET :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_PCI_SET_TMR_IRQ_1_MASK                   0x80000000
#define BCHP_DVP_HR_INTR2_PCI_SET_TMR_IRQ_1_SHIFT                  31
#define BCHP_DVP_HR_INTR2_PCI_SET_TMR_IRQ_1_DEFAULT                0

/* DVP_HR_INTR2 :: PCI_SET :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_PCI_SET_TMR_IRQ_0_MASK                   0x40000000
#define BCHP_DVP_HR_INTR2_PCI_SET_TMR_IRQ_0_SHIFT                  30
#define BCHP_DVP_HR_INTR2_PCI_SET_TMR_IRQ_0_DEFAULT                0

/* DVP_HR_INTR2 :: PCI_SET :: reserved0 [29:22] */
#define BCHP_DVP_HR_INTR2_PCI_SET_reserved0_MASK                   0x3fc00000
#define BCHP_DVP_HR_INTR2_PCI_SET_reserved0_SHIFT                  22

/* DVP_HR_INTR2 :: PCI_SET :: CDR_RESET_0 [21:21] */
#define BCHP_DVP_HR_INTR2_PCI_SET_CDR_RESET_0_MASK                 0x00200000
#define BCHP_DVP_HR_INTR2_PCI_SET_CDR_RESET_0_SHIFT                21
#define BCHP_DVP_HR_INTR2_PCI_SET_CDR_RESET_0_DEFAULT              0

/* DVP_HR_INTR2 :: PCI_SET :: KEY_RAM_UPDATE [20:20] */
#define BCHP_DVP_HR_INTR2_PCI_SET_KEY_RAM_UPDATE_MASK              0x00100000
#define BCHP_DVP_HR_INTR2_PCI_SET_KEY_RAM_UPDATE_SHIFT             20
#define BCHP_DVP_HR_INTR2_PCI_SET_KEY_RAM_UPDATE_DEFAULT           0

/* DVP_HR_INTR2 :: PCI_SET :: reserved1 [19:05] */
#define BCHP_DVP_HR_INTR2_PCI_SET_reserved1_MASK                   0x000fffe0
#define BCHP_DVP_HR_INTR2_PCI_SET_reserved1_SHIFT                  5

/* DVP_HR_INTR2 :: PCI_SET :: FREQ_CHANGE_0 [04:04] */
#define BCHP_DVP_HR_INTR2_PCI_SET_FREQ_CHANGE_0_MASK               0x00000010
#define BCHP_DVP_HR_INTR2_PCI_SET_FREQ_CHANGE_0_SHIFT              4
#define BCHP_DVP_HR_INTR2_PCI_SET_FREQ_CHANGE_0_DEFAULT            0

/* DVP_HR_INTR2 :: PCI_SET :: PLL_LOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_PCI_SET_PLL_LOCK_0_MASK                  0x00000008
#define BCHP_DVP_HR_INTR2_PCI_SET_PLL_LOCK_0_SHIFT                 3
#define BCHP_DVP_HR_INTR2_PCI_SET_PLL_LOCK_0_DEFAULT               0

/* DVP_HR_INTR2 :: PCI_SET :: PLL_UNLOCK_0 [02:02] */
#define BCHP_DVP_HR_INTR2_PCI_SET_PLL_UNLOCK_0_MASK                0x00000004
#define BCHP_DVP_HR_INTR2_PCI_SET_PLL_UNLOCK_0_SHIFT               2
#define BCHP_DVP_HR_INTR2_PCI_SET_PLL_UNLOCK_0_DEFAULT             0

/* DVP_HR_INTR2 :: PCI_SET :: CLOCK_STOP_0 [01:01] */
#define BCHP_DVP_HR_INTR2_PCI_SET_CLOCK_STOP_0_MASK                0x00000002
#define BCHP_DVP_HR_INTR2_PCI_SET_CLOCK_STOP_0_SHIFT               1
#define BCHP_DVP_HR_INTR2_PCI_SET_CLOCK_STOP_0_DEFAULT             0

/* DVP_HR_INTR2 :: PCI_SET :: RX_HOTPLUG_UPDATE_0 [00:00] */
#define BCHP_DVP_HR_INTR2_PCI_SET_RX_HOTPLUG_UPDATE_0_MASK         0x00000001
#define BCHP_DVP_HR_INTR2_PCI_SET_RX_HOTPLUG_UPDATE_0_SHIFT        0
#define BCHP_DVP_HR_INTR2_PCI_SET_RX_HOTPLUG_UPDATE_0_DEFAULT      0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: PCI_CLEAR :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_TMR_IRQ_1_MASK                 0x80000000
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_TMR_IRQ_1_SHIFT                31
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_TMR_IRQ_1_DEFAULT              0

/* DVP_HR_INTR2 :: PCI_CLEAR :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_TMR_IRQ_0_MASK                 0x40000000
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_TMR_IRQ_0_SHIFT                30
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_TMR_IRQ_0_DEFAULT              0

/* DVP_HR_INTR2 :: PCI_CLEAR :: reserved0 [29:22] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_reserved0_MASK                 0x3fc00000
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_reserved0_SHIFT                22

/* DVP_HR_INTR2 :: PCI_CLEAR :: CDR_RESET_0 [21:21] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_CDR_RESET_0_MASK               0x00200000
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_CDR_RESET_0_SHIFT              21
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_CDR_RESET_0_DEFAULT            0

/* DVP_HR_INTR2 :: PCI_CLEAR :: KEY_RAM_UPDATE [20:20] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_KEY_RAM_UPDATE_MASK            0x00100000
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_KEY_RAM_UPDATE_SHIFT           20
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_KEY_RAM_UPDATE_DEFAULT         0

/* DVP_HR_INTR2 :: PCI_CLEAR :: reserved1 [19:05] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_reserved1_MASK                 0x000fffe0
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_reserved1_SHIFT                5

/* DVP_HR_INTR2 :: PCI_CLEAR :: FREQ_CHANGE_0 [04:04] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_FREQ_CHANGE_0_MASK             0x00000010
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_FREQ_CHANGE_0_SHIFT            4
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_FREQ_CHANGE_0_DEFAULT          0

/* DVP_HR_INTR2 :: PCI_CLEAR :: PLL_LOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_PLL_LOCK_0_MASK                0x00000008
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_PLL_LOCK_0_SHIFT               3
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_PLL_LOCK_0_DEFAULT             0

/* DVP_HR_INTR2 :: PCI_CLEAR :: PLL_UNLOCK_0 [02:02] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_PLL_UNLOCK_0_MASK              0x00000004
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_PLL_UNLOCK_0_SHIFT             2
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_PLL_UNLOCK_0_DEFAULT           0

/* DVP_HR_INTR2 :: PCI_CLEAR :: CLOCK_STOP_0 [01:01] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_CLOCK_STOP_0_MASK              0x00000002
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_CLOCK_STOP_0_SHIFT             1
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_CLOCK_STOP_0_DEFAULT           0

/* DVP_HR_INTR2 :: PCI_CLEAR :: RX_HOTPLUG_UPDATE_0 [00:00] */
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_RX_HOTPLUG_UPDATE_0_MASK       0x00000001
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_RX_HOTPLUG_UPDATE_0_SHIFT      0
#define BCHP_DVP_HR_INTR2_PCI_CLEAR_RX_HOTPLUG_UPDATE_0_DEFAULT    0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_TMR_IRQ_1_MASK           0x80000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_TMR_IRQ_1_SHIFT          31
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_TMR_IRQ_1_DEFAULT        1

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_TMR_IRQ_0_MASK           0x40000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_TMR_IRQ_0_SHIFT          30
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_TMR_IRQ_0_DEFAULT        1

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: reserved0 [29:22] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_reserved0_MASK           0x3fc00000
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_reserved0_SHIFT          22

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: CDR_RESET_0 [21:21] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_CDR_RESET_0_MASK         0x00200000
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_CDR_RESET_0_SHIFT        21
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_CDR_RESET_0_DEFAULT      1

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: KEY_RAM_UPDATE [20:20] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_KEY_RAM_UPDATE_MASK      0x00100000
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_KEY_RAM_UPDATE_SHIFT     20
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_KEY_RAM_UPDATE_DEFAULT   1

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: reserved1 [19:05] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_reserved1_MASK           0x000fffe0
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_reserved1_SHIFT          5

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: MASK_FREQ_CHANGE_0 [04:04] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_FREQ_CHANGE_0_MASK  0x00000010
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_FREQ_CHANGE_0_SHIFT 4
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_FREQ_CHANGE_0_DEFAULT 1

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: MASK_PLL_LOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_PLL_LOCK_0_MASK     0x00000008
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_PLL_LOCK_0_SHIFT    3
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_PLL_LOCK_0_DEFAULT  1

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: MASK_PLL_UNLOCK_0 [02:02] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_PLL_UNLOCK_0_MASK   0x00000004
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_PLL_UNLOCK_0_SHIFT  2
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_PLL_UNLOCK_0_DEFAULT 1

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: MASK_CLOCK_STOP_0 [01:01] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_CLOCK_STOP_0_MASK   0x00000002
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_CLOCK_STOP_0_SHIFT  1
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_CLOCK_STOP_0_DEFAULT 1

/* DVP_HR_INTR2 :: PCI_MASK_STATUS :: MASK_RX_HOTPLUG_UPDATE_0 [00:00] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_RX_HOTPLUG_UPDATE_0_MASK 0x00000001
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_RX_HOTPLUG_UPDATE_0_SHIFT 0
#define BCHP_DVP_HR_INTR2_PCI_MASK_STATUS_MASK_RX_HOTPLUG_UPDATE_0_DEFAULT 1

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: PCI_MASK_SET :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_TMR_IRQ_1_MASK              0x80000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_TMR_IRQ_1_SHIFT             31
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_TMR_IRQ_1_DEFAULT           1

/* DVP_HR_INTR2 :: PCI_MASK_SET :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_TMR_IRQ_0_MASK              0x40000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_TMR_IRQ_0_SHIFT             30
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_TMR_IRQ_0_DEFAULT           1

/* DVP_HR_INTR2 :: PCI_MASK_SET :: reserved0 [29:22] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_reserved0_MASK              0x3fc00000
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_reserved0_SHIFT             22

/* DVP_HR_INTR2 :: PCI_MASK_SET :: CDR_RESET_0 [21:21] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_CDR_RESET_0_MASK            0x00200000
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_CDR_RESET_0_SHIFT           21
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_CDR_RESET_0_DEFAULT         1

/* DVP_HR_INTR2 :: PCI_MASK_SET :: KEY_RAM_UPDATE [20:20] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_KEY_RAM_UPDATE_MASK         0x00100000
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_KEY_RAM_UPDATE_SHIFT        20
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_KEY_RAM_UPDATE_DEFAULT      1

/* DVP_HR_INTR2 :: PCI_MASK_SET :: reserved1 [19:05] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_reserved1_MASK              0x000fffe0
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_reserved1_SHIFT             5

/* DVP_HR_INTR2 :: PCI_MASK_SET :: MASK_FREQ_CHANGE_0 [04:04] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_FREQ_CHANGE_0_MASK     0x00000010
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_FREQ_CHANGE_0_SHIFT    4
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_FREQ_CHANGE_0_DEFAULT  1

/* DVP_HR_INTR2 :: PCI_MASK_SET :: MASK_PLL_LOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_PLL_LOCK_0_MASK        0x00000008
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_PLL_LOCK_0_SHIFT       3
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_PLL_LOCK_0_DEFAULT     1

/* DVP_HR_INTR2 :: PCI_MASK_SET :: MASK_PLL_UNLOCK_0 [02:02] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_PLL_UNLOCK_0_MASK      0x00000004
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_PLL_UNLOCK_0_SHIFT     2
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_PLL_UNLOCK_0_DEFAULT   1

/* DVP_HR_INTR2 :: PCI_MASK_SET :: MASK_CLOCK_STOP_0 [01:01] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_CLOCK_STOP_0_MASK      0x00000002
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_CLOCK_STOP_0_SHIFT     1
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_CLOCK_STOP_0_DEFAULT   1

/* DVP_HR_INTR2 :: PCI_MASK_SET :: MASK_RX_HOTPLUG_UPDATE_0 [00:00] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_RX_HOTPLUG_UPDATE_0_MASK 0x00000001
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_RX_HOTPLUG_UPDATE_0_SHIFT 0
#define BCHP_DVP_HR_INTR2_PCI_MASK_SET_MASK_RX_HOTPLUG_UPDATE_0_DEFAULT 1

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: TMR_IRQ_1 [31:31] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_TMR_IRQ_1_MASK            0x80000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_TMR_IRQ_1_SHIFT           31
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_TMR_IRQ_1_DEFAULT         1

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: TMR_IRQ_0 [30:30] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_TMR_IRQ_0_MASK            0x40000000
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_TMR_IRQ_0_SHIFT           30
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_TMR_IRQ_0_DEFAULT         1

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: reserved0 [29:22] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_reserved0_MASK            0x3fc00000
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT           22

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: CDR_RESET_0 [21:21] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_CDR_RESET_0_MASK          0x00200000
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_CDR_RESET_0_SHIFT         21
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_CDR_RESET_0_DEFAULT       1

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: KEY_RAM_UPDATE [20:20] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_KEY_RAM_UPDATE_MASK       0x00100000
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_KEY_RAM_UPDATE_SHIFT      20
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_KEY_RAM_UPDATE_DEFAULT    1

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: reserved1 [19:05] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_reserved1_MASK            0x000fffe0
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT           5

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: MASK_FREQ_CHANGE_0 [04:04] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_FREQ_CHANGE_0_MASK   0x00000010
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_FREQ_CHANGE_0_SHIFT  4
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_FREQ_CHANGE_0_DEFAULT 1

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: MASK_PLL_LOCK_0 [03:03] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_PLL_LOCK_0_MASK      0x00000008
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_PLL_LOCK_0_SHIFT     3
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_PLL_LOCK_0_DEFAULT   1

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: MASK_PLL_UNLOCK_0 [02:02] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_PLL_UNLOCK_0_MASK    0x00000004
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_PLL_UNLOCK_0_SHIFT   2
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_PLL_UNLOCK_0_DEFAULT 1

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: MASK_CLOCK_STOP_0 [01:01] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_CLOCK_STOP_0_MASK    0x00000002
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_CLOCK_STOP_0_SHIFT   1
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_CLOCK_STOP_0_DEFAULT 1

/* DVP_HR_INTR2 :: PCI_MASK_CLEAR :: MASK_RX_HOTPLUG_UPDATE_0 [00:00] */
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_RX_HOTPLUG_UPDATE_0_MASK 0x00000001
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_RX_HOTPLUG_UPDATE_0_SHIFT 0
#define BCHP_DVP_HR_INTR2_PCI_MASK_CLEAR_MASK_RX_HOTPLUG_UPDATE_0_DEFAULT 1

#endif /* #ifndef BCHP_DVP_HR_INTR2_H__ */

/* End of File */
