Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  6 23:01:30 2021
| Host         : seba-HP-ProBook-450-G6 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file fpga_control_sets_placed.rpt
| Design       : fpga
| Device       : xc7k325t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |           11 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+-------------------------------------------------------------+------------------+----------------+
|   Clock Signal  | Enable Signal |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+-----------------+---------------+-------------------------------------------------------------+------------------+----------------+
|  clk_pixel_BUFG | dvi_inst/cy_r | dvi_inst/cy_r[5]_i_1_n_0                                    |                2 |              4 |
|  clk_pixel_BUFG | dvi_inst/cy_r |                                                             |                3 |              6 |
|  clk_pixel_BUFG |               | dvi_inst/genblk2[1].tmds_encoder_inst/video_data_period_reg |               11 |             20 |
|  clk_pixel_BUFG |               |                                                             |               19 |             44 |
+-----------------+---------------+-------------------------------------------------------------+------------------+----------------+


