[2025-09-17 13:25:57] START suite=qualcomm_srv trace=srv27_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv27_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2621339 heartbeat IPC: 3.815 cumulative IPC: 3.815 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5046290 heartbeat IPC: 4.124 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5046290 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5046290 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14367283 heartbeat IPC: 1.073 cumulative IPC: 1.073 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 23568694 heartbeat IPC: 1.087 cumulative IPC: 1.08 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 32975463 heartbeat IPC: 1.063 cumulative IPC: 1.074 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 42174988 heartbeat IPC: 1.087 cumulative IPC: 1.077 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 51314098 heartbeat IPC: 1.094 cumulative IPC: 1.081 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 60585866 heartbeat IPC: 1.079 cumulative IPC: 1.08 (Simulation time: 00 hr 08 min 09 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 69763876 heartbeat IPC: 1.09 cumulative IPC: 1.082 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 79058287 heartbeat IPC: 1.076 cumulative IPC: 1.081 (Simulation time: 00 hr 10 min 21 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv27_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 88338246 heartbeat IPC: 1.078 cumulative IPC: 1.081 (Simulation time: 00 hr 11 min 32 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 92447662 cumulative IPC: 1.082 (Simulation time: 00 hr 12 min 46 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 92447662 cumulative IPC: 1.082 (Simulation time: 00 hr 12 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv27_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.082 instructions: 100000003 cycles: 92447662
CPU 0 Branch Prediction Accuracy: 90.91% MPKI: 15.98 Average ROB Occupancy at Mispredict: 25.41
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3843
BRANCH_INDIRECT: 0.4226
BRANCH_CONDITIONAL: 13.02
BRANCH_DIRECT_CALL: 0.9254
BRANCH_INDIRECT_CALL: 0.6042
BRANCH_RETURN: 0.6224


====Backend Stall Breakdown====
ROB_STALL: 121602
LQ_STALL: 0
SQ_STALL: 506640


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 116.14893
REPLAY_LOAD: 112.23684
NON_REPLAY_LOAD: 44.801414

== Total ==
ADDR_TRANS: 5459
REPLAY_LOAD: 8530
NON_REPLAY_LOAD: 107613

== Counts ==
ADDR_TRANS: 47
REPLAY_LOAD: 76
NON_REPLAY_LOAD: 2402

cpu0->cpu0_STLB TOTAL        ACCESS:    1869156 HIT:    1864817 MISS:       4339 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1869156 HIT:    1864817 MISS:       4339 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 223.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8293214 HIT:    7112053 MISS:    1181161 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6741934 HIT:    5731209 MISS:    1010725 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     557279 HIT:     413438 MISS:     143841 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     986158 HIT:     966766 MISS:      19392 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7843 HIT:        640 MISS:       7203 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.98 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15010677 HIT:    8064966 MISS:    6945711 MSHR_MERGE:    1631972
cpu0->cpu0_L1I LOAD         ACCESS:   15010677 HIT:    8064966 MISS:    6945711 MSHR_MERGE:    1631972
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30498441 HIT:   27022952 MISS:    3475489 MSHR_MERGE:    1482172
cpu0->cpu0_L1D LOAD         ACCESS:   17134118 HIT:   15328260 MISS:    1805858 MSHR_MERGE:     377663
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13355477 HIT:   11693777 MISS:    1661700 MSHR_MERGE:    1104421
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8846 HIT:        915 MISS:       7931 MSHR_MERGE:         88
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.76 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12460043 HIT:   10548315 MISS:    1911728 MSHR_MERGE:     961479
cpu0->cpu0_ITLB LOAD         ACCESS:   12460043 HIT:   10548315 MISS:    1911728 MSHR_MERGE:     961479
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.095 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28918287 HIT:   27685061 MISS:    1233226 MSHR_MERGE:     314319
cpu0->cpu0_DTLB LOAD         ACCESS:   28918287 HIT:   27685061 MISS:    1233226 MSHR_MERGE:     314319
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.958 cycles
cpu0->LLC TOTAL        ACCESS:    1395652 HIT:    1341613 MISS:      54039 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1010723 HIT:     989677 MISS:      21046 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     143841 HIT:     115184 MISS:      28657 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     233885 HIT:     233668 MISS:        217 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7203 HIT:       3084 MISS:       4119 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 121.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3569
  ROW_BUFFER_MISS:      50251
  AVG DBUS CONGESTED CYCLE: 3.581
Channel 0 WQ ROW_BUFFER_HIT:       1171
  ROW_BUFFER_MISS:      21412
  FULL:          0
Channel 0 REFRESHES ISSUED:       7704

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       522437       418147        97232         2607
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          116          432          326
  STLB miss resolved @ L2C                0          123          126          288          105
  STLB miss resolved @ LLC                0           94          279         1481          580
  STLB miss resolved @ MEM                0            4          343         2164         2230

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163923        48497      1234677       169299          439
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           84           94           35
  STLB miss resolved @ L2C                0           39           92           59            7
  STLB miss resolved @ LLC                0           66          258          448           61
  STLB miss resolved @ MEM                0            2           74          250          125
[2025-09-17 13:38:43] END   suite=qualcomm_srv trace=srv27_ap (rc=0)
