##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SCLK(routed):R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (SCLK(routed):F vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (SCLK:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (SCLK:R vs. SCLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1       | Frequency: 52.33 MHz  | Target: 0.25 MHz   | 
Clock: CyBUS_CLK     | Frequency: 59.06 MHz  | Target: 60.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 60.00 MHz  | 
Clock: SCLK          | Frequency: 47.73 MHz  | Target: 0.02 MHz   | 
Clock: SCLK(routed)  | N/A                   | Target: 0.02 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        4e+006           3980890     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        16666.7          8191        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      16666.7          5086        N/A              N/A         N/A              N/A         N/A              N/A         
SCLK          CyBUS_CLK      16666.7          -265        N/A              N/A         N/A              N/A         N/A              N/A         
SCLK          SCLK           4.545e+007       45429050    N/A              N/A         N/A              N/A         N/A              N/A         
SCLK(routed)  CyBUS_CLK      8333.33          -11886      N/A              N/A         N/A              N/A         4166.67          -16052      

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase  
------------------  ------------  ----------------  
SW_shift_in(0)_PAD  19219         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
CLK(0)_PAD        48479         SCLK:R            
CLK(0)_PAD        35803         SCLK(routed):R    
CLK(0)_PAD        35803         SCLK(routed):F    
DATA(0)_PAD       85492         SCLK:R            
DATA(0)_PAD       67717         CyBUS_CLK:R       
MIDI_OUT1(0)_PAD  23753         Clock_1:R         
MIDI_OUT2(0)_PAD  23545         Clock_1:R         
TE(0)_PAD         20387         SCLK(routed):R    
TE(0)_PAD         20387         SCLK(routed):F    
store_out(0)_PAD  36563         SCLK(routed):R    
store_out(0)_PAD  36563         SCLK(routed):F    
store_out(0)_PAD  33275         SCLK:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 52.33 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3980890p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12920
-------------------------------------   ----- 
End-of-path arrival time (ps)           12920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                      macrocell45     1250   1250  3980890  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_1           macrocell2      6021   7271  3980890  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell2      3350  10621  3980890  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2300  12920  3980890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.06 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_2/q
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -265p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (SCLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                  -2850
-------------------------------------------   ----- 
End-of-path required time (ps)                13817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14081
-------------------------------------   ----- 
End-of-path arrival time (ps)           14081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_2/clock_0                                            macrocell77         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
count_2/q                                            macrocell77     1250   1250   -265  RISE       1
store/main_2                                         macrocell39     4714   5964   -265  RISE       1
store/q                                              macrocell39     3350   9314   -265  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell7   4767  14081   -265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SCLK
**********************************
Clock: SCLK
Frequency: 47.73 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_0/q
Path End       : count_6/main_5
Capture Clock  : count_6/clock_0
Path slack     : 45429050p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17440
-------------------------------------   ----- 
End-of-path arrival time (ps)           17440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_0/clock_0                                            macrocell79         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_0/q       macrocell79   1250   1250  45429050  RISE       1
count_6/main_5  macrocell73  16190  17440  45429050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_6/clock_0                                            macrocell73         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SCLK(routed):R vs. CyBUS_CLK:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -11886p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SCLK(routed):R#2 vs. CyBUS_CLK:R#2729)    8333
- Setup time                                             -2850
------------------------------------------------------   ----- 
End-of-path required time (ps)                            5483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17369
-------------------------------------   ----- 
End-of-path arrival time (ps)           17369
 
Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
ClockBlock/dclk_1                                    clockblockcell      0      0    COMP  RISE       1
store/main_5                                         macrocell39      9252   9252  -11886  RISE       1
store/q                                              macrocell39      3350  12602  -11886  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell7    4767  17369  -11886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (SCLK(routed):F vs. CyBUS_CLK:R)
**************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -16052p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SCLK(routed):F#1 vs. CyBUS_CLK:R#1365)   22733333
- Setup time                                                -2850
------------------------------------------------------   -------- 
End-of-path required time (ps)                           22730483

Launch Clock Arrival Time                   22729167
+ Clock path delay                             0
+ Data path delay                          17369
-------------------------------------   -------- 
End-of-path arrival time (ps)           22746536
 
Data path
pin name                                             model name      delay        AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  --------  ------  ----  ------
ClockBlock/dclk_1                                    clockblockcell      0  22729167    COMP  FALL       1
store/main_5                                         macrocell39      9252  22738418  -16052  FALL       1
store/q                                              macrocell39      3350  22741768  -16052  FALL       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell7    4767  22746536  -16052  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bitclock__SYNC/out
Path End       : \Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 5086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bitclock__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
bitclock__SYNC/out                              synccell        1020   1020   5086  RISE       1
\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell17   8461   9481   5086  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell17       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 8191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                          synccell        1020   1020   8191  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3985   5005   8191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3980890p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12920
-------------------------------------   ----- 
End-of-path arrival time (ps)           12920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                      macrocell45     1250   1250  3980890  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_1           macrocell2      6021   7271  3980890  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell2      3350  10621  3980890  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2300  12920  3980890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (SCLK:R vs. CyBUS_CLK:R)
******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_2/q
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -265p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (SCLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                  -2850
-------------------------------------------   ----- 
End-of-path required time (ps)                13817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14081
-------------------------------------   ----- 
End-of-path arrival time (ps)           14081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_2/clock_0                                            macrocell77         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
count_2/q                                            macrocell77     1250   1250   -265  RISE       1
store/main_2                                         macrocell39     4714   5964   -265  RISE       1
store/q                                              macrocell39     3350   9314   -265  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell7   4767  14081   -265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell7       0      0  RISE       1


5.7::Critical Path Report for (SCLK:R vs. SCLK:R)
*************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_0/q
Path End       : count_6/main_5
Capture Clock  : count_6/clock_0
Path slack     : 45429050p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17440
-------------------------------------   ----- 
End-of-path arrival time (ps)           17440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_0/clock_0                                            macrocell79         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_0/q       macrocell79   1250   1250  45429050  RISE       1
count_6/main_5  macrocell73  16190  17440  45429050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_6/clock_0                                            macrocell73         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -16052p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SCLK(routed):F#1 vs. CyBUS_CLK:R#1365)   22733333
- Setup time                                                -2850
------------------------------------------------------   -------- 
End-of-path required time (ps)                           22730483

Launch Clock Arrival Time                   22729167
+ Clock path delay                             0
+ Data path delay                          17369
-------------------------------------   -------- 
End-of-path arrival time (ps)           22746536
 
Data path
pin name                                             model name      delay        AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  --------  ------  ----  ------
ClockBlock/dclk_1                                    clockblockcell      0  22729167    COMP  FALL       1
store/main_5                                         macrocell39      9252  22738418  -16052  FALL       1
store/q                                              macrocell39      3350  22741768  -16052  FALL       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell7    4767  22746536  -16052  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/f1_load
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -15436p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SCLK(routed):F#1 vs. CyBUS_CLK:R#1365)   22733333
- Setup time                                                -2850
------------------------------------------------------   -------- 
End-of-path required time (ps)                           22730483

Launch Clock Arrival Time                   22729167
+ Clock path delay                             0
+ Data path delay                          16753
-------------------------------------   -------- 
End-of-path arrival time (ps)           22745919
 
Data path
pin name                                             model name      delay        AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  --------  ------  ----  ------
ClockBlock/dclk_1                                    clockblockcell      0  22729167    COMP  FALL       1
store/main_5                                         macrocell39      9252  22738418  -16052  FALL       1
store/q                                              macrocell39      3350  22741768  -16052  FALL       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/f1_load  datapathcell8    4151  22745919  -15436  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/f1_load
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -15136p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SCLK(routed):F#1 vs. CyBUS_CLK:R#1365)   22733333
- Setup time                                                -2850
------------------------------------------------------   -------- 
End-of-path required time (ps)                           22730483

Launch Clock Arrival Time                   22729167
+ Clock path delay                             0
+ Data path delay                          16453
-------------------------------------   -------- 
End-of-path arrival time (ps)           22745620
 
Data path
pin name                                             model name      delay        AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  --------  ------  ----  ------
ClockBlock/dclk_1                                    clockblockcell      0  22729167    COMP  FALL       1
store/main_5                                         macrocell39      9252  22738418  -16052  FALL       1
store/q                                              macrocell39      3350  22741768  -16052  FALL       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/f1_load  datapathcell10   3851  22745620  -15136  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/f1_load
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -14520p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SCLK(routed):F#1 vs. CyBUS_CLK:R#1365)   22733333
- Setup time                                                -2850
------------------------------------------------------   -------- 
End-of-path required time (ps)                           22730483

Launch Clock Arrival Time                   22729167
+ Clock path delay                             0
+ Data path delay                          15836
-------------------------------------   -------- 
End-of-path arrival time (ps)           22745003
 
Data path
pin name                                             model name      delay        AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  --------  ------  ----  ------
ClockBlock/dclk_1                                    clockblockcell      0  22729167    COMP  FALL       1
store/main_5                                         macrocell39      9252  22738418  -16052  FALL       1
store/q                                              macrocell39      3350  22741768  -16052  FALL       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/f1_load  datapathcell9    3235  22745003  -14520  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Input_SW_ShiftReg:bSR:StsReg\/status_1
Capture Clock  : \Input_SW_ShiftReg:bSR:StsReg\/clock
Path slack     : -11265p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SCLK(routed):F#1 vs. CyBUS_CLK:R#1365)   22733333
- Setup time                                                 -500
------------------------------------------------------   -------- 
End-of-path required time (ps)                           22732833

Launch Clock Arrival Time                   22729167
+ Clock path delay                             0
+ Data path delay                          14931
-------------------------------------   -------- 
End-of-path arrival time (ps)           22744098
 
Data path
pin name                                 model name      delay        AT   slack  edge  Fanout
---------------------------------------  --------------  -----  --------  ------  ----  ------
ClockBlock/dclk_1                        clockblockcell      0  22729167    COMP  FALL       1
store/main_5                             macrocell39      9252  22738418  -16052  FALL       1
store/q                                  macrocell39      3350  22741768  -16052  FALL       1
\Input_SW_ShiftReg:bSR:StsReg\/status_1  statusicell5     2329  22744098  -11265  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:StsReg\/clock                        statusicell5        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bitclock__SYNC/out
Path End       : \Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 5086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bitclock__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
bitclock__SYNC/out                              synccell        1020   1020   5086  RISE       1
\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell17   8461   9481   5086  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell17       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bitclock__SYNC/out
Path End       : \Input_SW_ShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \Input_SW_ShiftReg:bSR:StsReg\/clock
Path slack     : 5086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bitclock__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
bitclock__SYNC/out                     synccell       1020   1020   5086  RISE       1
\Input_SW_ShiftReg:bSR:StsReg\/clk_en  statusicell5   8461   9481   5086  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:StsReg\/clock                        statusicell5        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 5275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     10657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell17       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell17   1210   1210   5275  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell7   4172   5382   5275  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 5283p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     10657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell17       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell17   1210   1210   5275  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell8   4164   5374   5283  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bitclock__SYNC/out
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 6010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bitclock__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
bitclock__SYNC/out                                  synccell        1020   1020   5086  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell9   7537   8557   6010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bitclock__SYNC/out
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 6013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bitclock__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
bitclock__SYNC/out                                  synccell         1020   1020   5086  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell10   7533   8553   6013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell10      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 6191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     10657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell17       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell17    1210   1210   5275  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell10   3255   4465   6191  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell10      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 6199p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     10657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell17       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell17   1210   1210   5275  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell9   3248   4458   6199  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bitclock__SYNC/out
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 7110p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bitclock__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
bitclock__SYNC/out                                  synccell        1020   1020   5086  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell8   6436   7456   7110  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bitclock__SYNC/out
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 7113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bitclock__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
bitclock__SYNC/out                                  synccell        1020   1020   5086  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell7   6434   7454   7113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 8191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                          synccell        1020   1020   8191  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3985   5005   8191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 8715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                  synccell      1020   1020   8191  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_8  macrocell49   3421   4441   8715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 8715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                  synccell      1020   1020   8191  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_9  macrocell52   3421   4441   8715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 8724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                   synccell      1020   1020   8191  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_5  macrocell56   3413   4433   8724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_last\/clock_0
Path slack     : 8724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out               synccell      1020   1020   8191  RISE       1
\MIDI1_UART:BUART:rx_last\/main_0  macrocell57   3413   4433   8724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 9105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                  synccell      1020   1020   9105  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_8  macrocell64   3032   4052   9105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 9105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                  synccell      1020   1020   9105  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_9  macrocell67   3032   4052   9105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 9159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                          synccell        1020   1020   9105  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   3018   4038   9159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 9280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                   synccell      1020   1020   9105  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_5  macrocell71   2857   3877   9280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_last\/clock_0
Path slack     : 9280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out               synccell      1020   1020   9105  RISE       1
\MIDI2_UART:BUART:rx_last\/main_0  macrocell72   2857   3877   9280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 10987p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     13467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell10   2480   2480  10987  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell9       0   2480  10987  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 12947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     13467

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell8    520    520  12947  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell7      0    520  12947  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 12947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     13467

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell9    520    520  12947  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell8      0    520  12947  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3980890p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12920
-------------------------------------   ----- 
End-of-path arrival time (ps)           12920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                      macrocell45     1250   1250  3980890  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_1           macrocell2      6021   7271  3980890  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell2      3350  10621  3980890  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2300  12920  3980890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxSts\/clock
Path slack     : 3982228p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17272
-------------------------------------   ----- 
End-of-path arrival time (ps)           17272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3982228  RISE       1
\MIDI2_UART:BUART:tx_status_0\/main_3                 macrocell9      4765   8345  3982228  RISE       1
\MIDI2_UART:BUART:tx_status_0\/q                      macrocell9      3350  11695  3982228  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/status_0                 statusicell3    5578  17272  3982228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3982619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11191
-------------------------------------   ----- 
End-of-path arrival time (ps)           11191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q                      macrocell61     1250   1250  3982619  RISE       1
\MIDI2_UART:BUART:counter_load_not\/main_1           macrocell8      4290   5540  3982619  RISE       1
\MIDI2_UART:BUART:counter_load_not\/q                macrocell8      3350   8890  3982619  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2300  11191  3982619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3983589p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -5360
--------------------------------------------   ------- 
End-of-path required time (ps)                 3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11051
-------------------------------------   ----- 
End-of-path arrival time (ps)           11051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  3983589  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_0  macrocell5    4137   5387  3983589  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell5    3350   8737  3983589  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2313  11051  3983589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3983792p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -5360
--------------------------------------------   ------- 
End-of-path required time (ps)                 3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10848
-------------------------------------   ----- 
End-of-path arrival time (ps)           10848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  3983589  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/main_0  macrocell15   3990   5240  3983792  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/q       macrocell15   3350   8590  3983792  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/load   count7cell    2258  10848  3983792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxSts\/clock
Path slack     : 3985584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13916
-------------------------------------   ----- 
End-of-path arrival time (ps)           13916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q        macrocell45    1250   1250  3980890  RISE       1
\MIDI1_UART:BUART:tx_status_0\/main_1  macrocell3     5629   6879  3985584  RISE       1
\MIDI1_UART:BUART:tx_status_0\/q       macrocell3     3350  10229  3985584  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/status_0  statusicell1   3688  13916  3985584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3986155p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                macrocell45     1250   1250  3980890  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6585   7835  3986155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3987369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12131
-------------------------------------   ----- 
End-of-path arrival time (ps)           12131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  3987369  RISE       1
\MIDI1_UART:BUART:rx_status_4\/main_1                 macrocell6      2890   6470  3987369  RISE       1
\MIDI1_UART:BUART:rx_status_4\/q                      macrocell6      3350   9820  3987369  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2311  12131  3987369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3987374p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q                macrocell49     1250   1250  3984035  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5366   6616  3987374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3987418p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  3987418  RISE       1
\MIDI2_UART:BUART:rx_status_4\/main_1                 macrocell18     2821   6401  3987418  RISE       1
\MIDI2_UART:BUART:rx_status_4\/q                      macrocell18     3350   9751  3987418  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_4                 statusicell4    2331  12082  3987418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3988145p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3982228  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_3                  macrocell61     4765   8345  3988145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : Net_676/main_2
Capture Clock  : Net_676/clock_0
Path slack     : 3988210p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q  macrocell45   1250   1250  3980890  RISE       1
Net_676/main_2                   macrocell43   7030   8280  3988210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_676/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3988548p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q                macrocell61     1250   1250  3982619  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4192   5442  3988548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3988755p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell48     1250   1250  3983589  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3985   5235  3988755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989070p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                macrocell60     1250   1250  3984324  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3670   4920  3989070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989152p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3983887  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4648   4838  3989152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_674/main_3
Capture Clock  : Net_674/clock_0
Path slack     : 3989181p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  3989181  RISE       1
Net_674/main_3                               macrocell59     2939   7309  3989181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_674/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3989219p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell45   1250   1250  3980890  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_1  macrocell44   6021   7271  3989219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3989219p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell45   1250   1250  3980890  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_1  macrocell46   6021   7271  3989219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989482p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                macrocell44     1250   1250  3983670  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3258   4508  3989482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3989514p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q          macrocell68     1250   1250  3989514  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3226   4476  3989514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3989611p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell45   1250   1250  3980890  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_1  macrocell45   5629   6879  3989611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3989611p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q      macrocell45   1250   1250  3980890  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_1  macrocell47   5629   6879  3989611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3989766p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q                macrocell64     1250   1250  3984939  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   2974   4224  3989766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_676/main_3
Capture Clock  : Net_676/clock_0
Path slack     : 3989800p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  3989800  RISE       1
Net_676/main_3                               macrocell43     2320   6690  3989800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_676/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990105p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q          macrocell53     1250   1250  3990105  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2635   3885  3990105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990327p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  3983589  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_0    macrocell64   4913   6163  3990327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990327p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  3983589  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_0  macrocell65   4913   6163  3990327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990327p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  3983589  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_0    macrocell66   4913   6163  3990327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990327p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  3983589  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_0    macrocell67   4913   6163  3990327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : Net_674/main_6
Capture Clock  : Net_674/clock_0
Path slack     : 3990353p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q  macrocell63   1250   1250  3990353  RISE       1
Net_674/main_6                  macrocell59   4887   6137  3990353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_674/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990417p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell48     1250   1250  3983589  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2323   3573  3990417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3990438p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3985680  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3362   3552  3990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990546p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  3983589  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_0  macrocell50   4694   5944  3990546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3990546p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell48   1250   1250  3983589  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_0  macrocell54   4694   5944  3990546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell54         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990546p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  3983589  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_0   macrocell56   4694   5944  3990546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3990607p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3986579  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_3                  macrocell45     2303   5883  3990607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_5
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3990913p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell63   1250   1250  3990353  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_5  macrocell60   4327   5577  3990913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_5
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3990913p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell63   1250   1250  3990353  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_5  macrocell62   4327   5577  3990913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : Net_674/main_2
Capture Clock  : Net_674/clock_0
Path slack     : 3990936p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q  macrocell61   1250   1250  3982619  RISE       1
Net_674/main_2                   macrocell59   4304   5554  3990936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_674/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3990950p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell61   1250   1250  3982619  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_1  macrocell60   4290   5540  3990950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3990950p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell61   1250   1250  3982619  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_1  macrocell62   4290   5540  3990950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991103p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  3983589  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_0    macrocell49   4137   5387  3991103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991103p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  3983589  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_0    macrocell51   4137   5387  3991103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991103p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  3983589  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_0    macrocell52   4137   5387  3991103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991250p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell48   1250   1250  3983589  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_0  macrocell69   3990   5240  3991250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell69         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991250p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  3983589  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_0   macrocell71   3990   5240  3991250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991536p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell62   1250   1250  3984104  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_4  macrocell61   3704   4954  3991536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991536p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q      macrocell62   1250   1250  3984104  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/main_3  macrocell63   3704   4954  3991536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991548p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell49   1250   1250  3984035  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_1  macrocell49   3692   4942  3991548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991548p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell49   1250   1250  3984035  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_1  macrocell51   3692   4942  3991548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991548p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell49   1250   1250  3984035  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_1  macrocell52   3692   4942  3991548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991589p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell60   1250   1250  3984324  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_0  macrocell61   3651   4901  3991589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991589p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q      macrocell60   1250   1250  3984324  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/main_0  macrocell63   3651   4901  3991589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991617p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3991617  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_0   macrocell53   2933   4873  3991617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell53         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991624p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3991624  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_2   macrocell53   2926   4866  3991624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell53         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991624p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell61   1250   1250  3982619  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_1  macrocell61   3616   4866  3991624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991624p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q      macrocell61   1250   1250  3982619  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/main_1  macrocell63   3616   4866  3991624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991626p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3991626  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_1   macrocell53   2924   4864  3991626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell53         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991666p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q   macrocell53   1250   1250  3990105  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_2  macrocell50   3574   4824  3991666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991666p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  3990105  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_2  macrocell56   3574   4824  3991666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  3990105  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_2   macrocell49   3553   4803  3991687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  3990105  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_2   macrocell51   3553   4803  3991687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  3990105  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_2   macrocell52   3553   4803  3991687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3991716  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_2   macrocell68   2834   4774  3991716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3991722  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_0   macrocell68   2828   4768  3991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991735p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3991735  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_1   macrocell68   2815   4755  3991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_674/q
Path End       : Net_674/main_0
Capture Clock  : Net_674/clock_0
Path slack     : 3991746p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_674/clock_0                                            macrocell59         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_674/q       macrocell59   1250   1250  3991746  RISE       1
Net_674/main_0  macrocell59   3494   4744  3991746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_674/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991748p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3991748  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_7         macrocell49   2802   4742  3991748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991748p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3991748  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_7         macrocell51   2802   4742  3991748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991748p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3991748  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_8         macrocell52   2802   4742  3991748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991750p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3991748  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_7       macrocell50   2800   4740  3991750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991752p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3991752  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_6         macrocell49   2798   4738  3991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991752p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3991752  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_6         macrocell51   2798   4738  3991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991752p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3991752  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_7         macrocell52   2798   4738  3991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991755p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3991755  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_5         macrocell49   2795   4735  3991755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991755p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3991755  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_5         macrocell51   2795   4735  3991755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991755p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3991755  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_6         macrocell52   2795   4735  3991755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_676/q
Path End       : Net_676/main_0
Capture Clock  : Net_676/clock_0
Path slack     : 3991761p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_676/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_676/q       macrocell43   1250   1250  3991761  RISE       1
Net_676/main_0  macrocell43   3479   4729  3991761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_676/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3991752  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_6       macrocell50   2786   4726  3991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991768p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3991755  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_5       macrocell50   2782   4722  3991768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q         macrocell49   1250   1250  3984035  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_1  macrocell50   3301   4551  3991939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q               macrocell49   1250   1250  3984035  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_1  macrocell54   3301   4551  3991939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell54         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q        macrocell49   1250   1250  3984035  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_1  macrocell56   3301   4551  3991939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : Net_676/main_1
Capture Clock  : Net_676/clock_0
Path slack     : 3991990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q  macrocell44   1250   1250  3983670  RISE       1
Net_676/main_1                   macrocell43   3250   4500  3991990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_676/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991995p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  3989514  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_2   macrocell64   3245   4495  3991995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991995p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q   macrocell68   1250   1250  3989514  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_2  macrocell65   3245   4495  3991995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991995p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  3989514  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_2   macrocell66   3245   4495  3991995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991995p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  3989514  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_2   macrocell67   3245   4495  3991995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991998p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell44   1250   1250  3983670  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_0  macrocell45   3242   4492  3991998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991998p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q      macrocell44   1250   1250  3983670  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_0  macrocell47   3242   4492  3991998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992000p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell44   1250   1250  3983670  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_0  macrocell44   3240   4490  3992000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992000p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell44   1250   1250  3983670  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_0  macrocell46   3240   4490  3992000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992006p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  3989514  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_2  macrocell71   3234   4484  3992006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_4
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992070p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3992070  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_4               macrocell60     4230   4420  3992070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_4
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992070p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3992070  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_4               macrocell62     4230   4420  3992070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992177p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell47   1250   1250  3992177  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_5  macrocell44   3063   4313  3992177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992177p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell47   1250   1250  3992177  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_5  macrocell46   3063   4313  3992177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992177p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell46   1250   1250  3983849  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_4  macrocell45   3063   4313  3992177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992177p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q      macrocell46   1250   1250  3983849  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_3  macrocell47   3063   4313  3992177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992179p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell46   1250   1250  3983849  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_3  macrocell44   3061   4311  3992179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992179p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell46   1250   1250  3983849  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_3  macrocell46   3061   4311  3992179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : Net_676/main_6
Capture Clock  : Net_676/clock_0
Path slack     : 3992181p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q  macrocell47   1250   1250  3992177  RISE       1
Net_676/main_6                  macrocell43   3059   4309  3992181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_676/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992217p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3983887  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_2               macrocell44     4083   4273  3992217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992217p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3983887  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_2               macrocell46     4083   4273  3992217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992270p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3992270  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_5         macrocell64   2280   4220  3992270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992270p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3992270  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_5       macrocell65   2280   4220  3992270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992270p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3992270  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_5         macrocell66   2280   4220  3992270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992270p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3992270  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_5         macrocell67   2280   4220  3992270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992275p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell64   1250   1250  3984939  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_1  macrocell64   2965   4215  3992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992275p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q         macrocell64   1250   1250  3984939  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_1  macrocell65   2965   4215  3992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992275p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell64   1250   1250  3984939  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_1  macrocell66   2965   4215  3992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992275p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell64   1250   1250  3984939  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_1  macrocell67   2965   4215  3992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : Net_676/main_4
Capture Clock  : Net_676/clock_0
Path slack     : 3992292p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q  macrocell46   1250   1250  3983849  RISE       1
Net_676/main_4                   macrocell43   2948   4198  3992292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_676/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992294p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3992294  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_7         macrocell64   2256   4196  3992294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992294p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3992294  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_7       macrocell65   2256   4196  3992294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992294p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3992294  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_7         macrocell66   2256   4196  3992294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992294p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3992294  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_7         macrocell67   2256   4196  3992294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992296p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3992296  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_6         macrocell64   2254   4194  3992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992296p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3992296  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_6       macrocell65   2254   4194  3992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992296p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3992296  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_6         macrocell66   2254   4194  3992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992296p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3992296  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_6         macrocell67   2254   4194  3992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992305p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell47   1250   1250  3992177  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_5  macrocell45   2935   4185  3992305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992397p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q               macrocell64   1250   1250  3984939  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_1  macrocell69   2843   4093  3992397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell69         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992397p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q        macrocell64   1250   1250  3984939  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_1  macrocell71   2843   4093  3992397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3992415p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell50         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q            macrocell50     1250   1250  3990293  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3205   4455  3992415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : Net_674/main_4
Capture Clock  : Net_674/clock_0
Path slack     : 3992428p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q  macrocell62   1250   1250  3984104  RISE       1
Net_674/main_4                   macrocell59   2812   4062  3992428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_674/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell62   1250   1250  3984104  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_3  macrocell60   2806   4056  3992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell62   1250   1250  3984104  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_3  macrocell62   2806   4056  3992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_status_3\/q
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3992561p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_status_3\/q       macrocell71    1250   1250  3992561  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_3  statusicell4   5689   6939  3992561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_5
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992610p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell63   1250   1250  3990353  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_5  macrocell61   2630   3880  3992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : Net_674/main_5
Capture Clock  : Net_674/clock_0
Path slack     : 3992644p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3992070  RISE       1
Net_674/main_5                                     macrocell59     3656   3846  3992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_674/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992646p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q         macrocell51   1250   1250  3985135  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_3  macrocell50   2594   3844  3992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992646p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q               macrocell51   1250   1250  3985135  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_2  macrocell54   2594   3844  3992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell54         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992646p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q        macrocell51   1250   1250  3985135  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_3  macrocell56   2594   3844  3992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992648p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell51   1250   1250  3985135  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_3  macrocell49   2592   3842  3992648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992648p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell51   1250   1250  3985135  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_3  macrocell51   2592   3842  3992648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992648p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell51   1250   1250  3985135  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_3  macrocell52   2592   3842  3992648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q         macrocell52   1250   1250  3985143  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_4  macrocell50   2591   3841  3992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q               macrocell52   1250   1250  3985143  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_3  macrocell54   2591   3841  3992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell54         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q        macrocell52   1250   1250  3985143  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_4  macrocell56   2591   3841  3992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992655p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell60   1250   1250  3984324  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_0  macrocell60   2585   3835  3992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992655p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell60   1250   1250  3984324  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_0  macrocell62   2585   3835  3992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell52   1250   1250  3985143  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_4  macrocell49   2583   3833  3992657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell52   1250   1250  3985143  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_4  macrocell51   2583   3833  3992657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell52   1250   1250  3985143  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_4  macrocell52   2583   3833  3992657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : Net_674/main_1
Capture Clock  : Net_674/clock_0
Path slack     : 3992658p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q  macrocell60   1250   1250  3984324  RISE       1
Net_674/main_1                   macrocell59   2582   3832  3992658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_674/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q               macrocell67   1250   1250  3985230  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_3  macrocell69   2552   3802  3992688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell69         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q        macrocell67   1250   1250  3985230  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_4  macrocell71   2552   3802  3992688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell67   1250   1250  3985230  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_4  macrocell64   2549   3799  3992691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q         macrocell67   1250   1250  3985230  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_4  macrocell65   2549   3799  3992691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell67   1250   1250  3985230  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_4  macrocell66   2549   3799  3992691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell67   1250   1250  3985230  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_4  macrocell67   2549   3799  3992691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q               macrocell66   1250   1250  3985233  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_2  macrocell69   2549   3799  3992691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell69         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q        macrocell66   1250   1250  3985233  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_3  macrocell71   2549   3799  3992691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell66   1250   1250  3985233  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_3  macrocell64   2543   3793  3992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q         macrocell66   1250   1250  3985233  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_3  macrocell65   2543   3793  3992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell66   1250   1250  3985233  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_3  macrocell66   2543   3793  3992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell66   1250   1250  3985233  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_3  macrocell67   2543   3793  3992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_last\/q          macrocell57   1250   1250  3992938  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_5  macrocell52   2302   3552  3992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992963p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3527
-------------------------------------   ---- 
End-of-path arrival time (ps)           3527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3985680  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_2               macrocell61     3337   3527  3992963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI2_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992963p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3527
-------------------------------------   ---- 
End-of-path arrival time (ps)           3527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3985680  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/main_2                macrocell63     3337   3527  3992963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_last\/q          macrocell72   1250   1250  3992990  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_8  macrocell67   2250   3500  3992990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993026p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3464
-------------------------------------   ---- 
End-of-path arrival time (ps)           3464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3983887  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_2               macrocell45     3274   3464  3993026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3993026p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3464
-------------------------------------   ---- 
End-of-path arrival time (ps)           3464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3983887  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_2                macrocell47     3274   3464  3993026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3993074p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_load_fifo\/q            macrocell65     1250   1250  3989268  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2546   3796  3993074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : Net_676/main_5
Capture Clock  : Net_676/clock_0
Path slack     : 3993511p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2979
-------------------------------------   ---- 
End-of-path arrival time (ps)           2979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3993511  RISE       1
Net_676/main_5                                     macrocell43     2789   2979  3993511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_676/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2971
-------------------------------------   ---- 
End-of-path arrival time (ps)           2971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3993511  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_4               macrocell44     2781   2971  3993519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2971
-------------------------------------   ---- 
End-of-path arrival time (ps)           2971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3993511  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_4               macrocell46     2781   2971  3993519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3994010p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3985680  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_2               macrocell60     2290   2480  3994010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3994010p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3985680  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_2               macrocell62     2290   2480  3994010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_status_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3995946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_status_3\/q       macrocell56    1250   1250  3995946  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_3  statusicell2   2304   3554  3995946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_0/q
Path End       : count_6/main_5
Capture Clock  : count_6/clock_0
Path slack     : 45429050p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17440
-------------------------------------   ----- 
End-of-path arrival time (ps)           17440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_0/clock_0                                            macrocell79         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_0/q       macrocell79   1250   1250  45429050  RISE       1
count_6/main_5  macrocell73  16190  17440  45429050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_6/clock_0                                            macrocell73         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_5/q
Path End       : count_6/main_0
Capture Clock  : count_6/clock_0
Path slack     : 45429511p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16979
-------------------------------------   ----- 
End-of-path arrival time (ps)           16979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_5/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_5/q       macrocell74   1250   1250  45429511  RISE       1
count_6/main_0  macrocell73  15729  16979  45429511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_6/clock_0                                            macrocell73         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_2/q
Path End       : count_5/main_2
Capture Clock  : count_5/clock_0
Path slack     : 45430526p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15964
-------------------------------------   ----- 
End-of-path arrival time (ps)           15964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_2/clock_0                                            macrocell77         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_2/q       macrocell77   1250   1250  45430526  RISE       1
count_5/main_2  macrocell74  14714  15964  45430526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_5/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_4/q
Path End       : count_6/main_1
Capture Clock  : count_6/clock_0
Path slack     : 45430832p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15658
-------------------------------------   ----- 
End-of-path arrival time (ps)           15658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_4/clock_0                                            macrocell75         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_4/q       macrocell75   1250   1250  45430832  RISE       1
count_6/main_1  macrocell73  14408  15658  45430832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_6/clock_0                                            macrocell73         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_0/q
Path End       : count_5/main_4
Capture Clock  : count_5/clock_0
Path slack     : 45432283p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14207
-------------------------------------   ----- 
End-of-path arrival time (ps)           14207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_0/clock_0                                            macrocell79         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_0/q       macrocell79   1250   1250  45429050  RISE       1
count_5/main_4  macrocell74  12957  14207  45432283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_5/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_4/q
Path End       : count_5/main_0
Capture Clock  : count_5/clock_0
Path slack     : 45432579p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13911
-------------------------------------   ----- 
End-of-path arrival time (ps)           13911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_4/clock_0                                            macrocell75         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_4/q       macrocell75   1250   1250  45430832  RISE       1
count_5/main_0  macrocell74  12661  13911  45432579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_5/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_1/q
Path End       : count_6/main_4
Capture Clock  : count_6/clock_0
Path slack     : 45433160p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13330
-------------------------------------   ----- 
End-of-path arrival time (ps)           13330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_1/clock_0                                            macrocell78         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_1/q       macrocell78   1250   1250  45433160  RISE       1
count_6/main_4  macrocell73  12080  13330  45433160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_6/clock_0                                            macrocell73         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_3/q
Path End       : count_5/main_1
Capture Clock  : count_5/clock_0
Path slack     : 45433380p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13110
-------------------------------------   ----- 
End-of-path arrival time (ps)           13110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_3/clock_0                                            macrocell76         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_3/q       macrocell76   1250   1250  45433380  RISE       1
count_5/main_1  macrocell74  11860  13110  45433380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_5/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_2/q
Path End       : count_6/main_3
Capture Clock  : count_6/clock_0
Path slack     : 45433527p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12963
-------------------------------------   ----- 
End-of-path arrival time (ps)           12963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_2/clock_0                                            macrocell77         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_2/q       macrocell77   1250   1250  45430526  RISE       1
count_6/main_3  macrocell73  11713  12963  45433527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_6/clock_0                                            macrocell73         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_3/q
Path End       : count_6/main_2
Capture Clock  : count_6/clock_0
Path slack     : 45434179p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12311
-------------------------------------   ----- 
End-of-path arrival time (ps)           12311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_3/clock_0                                            macrocell76         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_3/q       macrocell76   1250   1250  45433380  RISE       1
count_6/main_2  macrocell73  11061  12311  45434179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_6/clock_0                                            macrocell73         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_1/q
Path End       : count_5/main_3
Capture Clock  : count_5/clock_0
Path slack     : 45435150p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11340
-------------------------------------   ----- 
End-of-path arrival time (ps)           11340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_1/clock_0                                            macrocell78         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_1/q       macrocell78   1250   1250  45433160  RISE       1
count_5/main_3  macrocell74  10090  11340  45435150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_5/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_2/q
Path End       : count_4/main_1
Capture Clock  : count_4/clock_0
Path slack     : 45440526p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_2/clock_0                                            macrocell77         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_2/q       macrocell77   1250   1250  45430526  RISE       1
count_4/main_1  macrocell75   4714   5964  45440526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_4/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_2/q
Path End       : count_3/main_0
Capture Clock  : count_3/clock_0
Path slack     : 45440526p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_2/clock_0                                            macrocell77         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_2/q       macrocell77   1250   1250  45430526  RISE       1
count_3/main_0  macrocell76   4714   5964  45440526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_3/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_1/q
Path End       : count_2/main_0
Capture Clock  : count_2/clock_0
Path slack     : 45441775p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_1/clock_0                                            macrocell78         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_1/q       macrocell78   1250   1250  45433160  RISE       1
count_2/main_0  macrocell77   3465   4715  45441775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_2/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_1/q
Path End       : count_4/main_2
Capture Clock  : count_4/clock_0
Path slack     : 45441788p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_1/clock_0                                            macrocell78         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_1/q       macrocell78   1250   1250  45433160  RISE       1
count_4/main_2  macrocell75   3452   4702  45441788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_4/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_1/q
Path End       : count_3/main_1
Capture Clock  : count_3/clock_0
Path slack     : 45441788p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_1/clock_0                                            macrocell78         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_1/q       macrocell78   1250   1250  45433160  RISE       1
count_3/main_1  macrocell76   3452   4702  45441788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_3/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_0/q
Path End       : count_2/main_1
Capture Clock  : count_2/clock_0
Path slack     : 45442621p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_0/clock_0                                            macrocell79         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_0/q       macrocell79   1250   1250  45429050  RISE       1
count_2/main_1  macrocell77   2619   3869  45442621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_2/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_0/q
Path End       : count_1/main_0
Capture Clock  : count_1/clock_0
Path slack     : 45442621p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_0/clock_0                                            macrocell79         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_0/q       macrocell79   1250   1250  45429050  RISE       1
count_1/main_0  macrocell78   2619   3869  45442621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_1/clock_0                                            macrocell78         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_3/q
Path End       : count_4/main_0
Capture Clock  : count_4/clock_0
Path slack     : 45442648p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_3/clock_0                                            macrocell76         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_3/q       macrocell76   1250   1250  45433380  RISE       1
count_4/main_0  macrocell75   2592   3842  45442648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_4/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_0/q
Path End       : count_4/main_3
Capture Clock  : count_4/clock_0
Path slack     : 45442924p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_0/clock_0                                            macrocell79         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_0/q       macrocell79   1250   1250  45429050  RISE       1
count_4/main_3  macrocell75   2316   3566  45442924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_4/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : count_0/q
Path End       : count_3/main_2
Capture Clock  : count_3/clock_0
Path slack     : 45442924p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (SCLK:R#1 vs. SCLK:R#2)   45450000
- Setup time                                -3510
--------------------------------------   -------- 
End-of-path required time (ps)           45446490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_0/clock_0                                            macrocell79         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
count_0/q       macrocell79   1250   1250  45429050  RISE       1
count_3/main_2  macrocell76   2316   3566  45442924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
count_3/clock_0                                            macrocell76         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

