// Seed: 2607584420
module module_0;
  wire id_1;
  assign module_2.id_0 = 0;
  wire id_2, id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1
);
  wire id_3;
  module_0 modCall_1 ();
  wire [1 : -1] id_4;
endmodule
module module_2 (
    output uwire id_0,
    input wor id_1,
    input supply0 id_2,
    output tri1 id_3,
    output uwire id_4,
    input uwire id_5
);
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input wor id_0,
    output wand id_1,
    output supply0 id_2,
    output logic id_3
);
  wire id_5;
  ;
  module_0 modCall_1 ();
  wire id_6;
  always begin : LABEL_0
    `define pp_7 0
    id_3 <= -1'b0;
  end
endmodule
