set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/m_axi_s2mm_awvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/m_axi_s2mm_bready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/m_axi_s2mm_wready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_awready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_bvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_wready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axis_s2mm_tready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/axi_resetn]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/m_axi_s2mm_awready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/m_axi_s2mm_bvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_bready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_rvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axis_s2mm_tlast]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axis_s2mm_tvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_arready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_awvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_rready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/m_axi_s2mm_wvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s2mm_introut]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_arvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_wvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/m_axis_tlast]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/m_axis_tready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/m_axis_tvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/s_axis_aresetn]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/s_axis_tlast]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/s_axis_tready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/s_axis_tvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/fifo_generator_0/wr_en]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/fifo_generator_0/wr_clk]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/fifo_generator_0/valid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/fifo_generator_0/rd_en]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/fifo_generator_0/empty]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[21]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[27]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[44]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[55]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[38]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[42]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[66]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[34]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[60]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[53]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[72]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[50]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[56]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[49]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[65]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[20]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[51]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[39]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[47]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[64]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[71]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[77]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[46]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[28]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[57]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[73]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[22]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[24]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[61]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[5]}]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOutValid]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[36]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[45]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[74]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[32]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[35]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[62]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[31]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[52]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[59]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[67]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[41]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[17]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[79]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[19]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[30]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[16]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[29]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[37]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[48]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[78]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[23]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[26]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[40]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[70]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[76]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[75]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[63]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[25]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[18]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[68]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[69]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[58]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[33]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[54]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[43]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[19]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[26]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[22]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[22]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[70]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[41]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[30]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[0]}]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_empty]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[49]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[60]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[20]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[32]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[50]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[16]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[45]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[72]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[21]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[31]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[25]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[16]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[46]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[56]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[25]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[27]}]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_valid]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[37]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[52]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[79]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[30]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[17]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[23]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[27]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[25]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[73]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[23]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[38]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[71]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[63]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[13]}]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tready]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[35]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[68]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[18]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[28]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[54]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[28]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[42]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[53]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[24]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[23]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[59]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[18]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[43]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[64]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[66]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[29]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[17]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[22]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[28]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[24]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[33]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[78]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[31]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[17]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[36]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[51]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[57]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[62]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[27]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[19]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[20]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[34]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[20]}]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tvalid]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[39]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[74]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[26]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[24]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[29]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[30]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[48]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[18]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[3]}]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpix_fifo_ren]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[19]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[55]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[65]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[58]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[44]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[61]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[75]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[26]}]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tlast]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[47]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[21]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[69]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[77]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[29]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[21]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[40]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[31]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[16]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[76]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[67]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[19]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[16]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_1[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[17]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_1[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[20]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_1[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[31]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[30]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[28]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[27]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[16]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[25]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_3[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[28]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[17]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_1[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[28]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[16]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[21]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[25]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_1[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[17]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[23]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[30]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_1[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[23]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[29]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[25]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[22]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[18]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[28]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[26]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[16]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[31]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[22]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[21]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[26]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[31]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_3[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[18]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[18]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_3[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[27]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_1[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[18]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[24]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_3[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[29]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[29]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[23]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_3[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[30]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[25]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[26]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[27]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[19]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[25]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[19]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_3[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[30]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[20]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[24]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[20]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[29]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[21]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[20]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[22]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[31]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[23]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[22]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[17]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[21]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_3[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[26]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[24]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_1[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[24]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[27]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_0[17]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[16]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_2[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/addr[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_3[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_4[19]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/reg_8[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[24]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[7]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list qpixlar_bd_i/processing_system7_0/inst/FCLK_CLK1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 20 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/reg_0[0]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[1]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[2]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[3]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[4]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[5]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[6]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[7]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[8]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[9]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[10]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[11]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[12]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[13]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[14]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[15]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[16]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[17]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[24]} {qpixlar_bd_i/TransactRegiMap_0/reg_0[25]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/reg_4[0]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[1]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[2]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[3]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[4]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[5]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[6]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[7]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[8]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[9]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[10]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[11]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[12]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[13]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[14]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[15]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[16]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[17]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[18]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[19]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[20]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[21]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[22]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[23]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[24]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[25]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[26]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[27]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[28]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[29]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[30]} {qpixlar_bd_i/TransactRegiMap_0/reg_4[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/reg_8[0]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[1]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[2]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[3]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[4]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[5]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[6]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[7]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[8]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[9]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[10]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[11]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[12]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[13]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[14]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[15]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[16]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[17]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[18]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[19]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[20]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[21]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[22]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[23]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[24]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[25]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[26]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[27]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[28]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[29]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[30]} {qpixlar_bd_i/TransactRegiMap_0/reg_8[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/PacketLength[0]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[1]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[2]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[3]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[4]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[5]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[6]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[7]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[8]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[9]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[10]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[11]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[12]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[13]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[14]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[15]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[16]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[17]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[18]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[19]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[20]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[21]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[22]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[23]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[24]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[25]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[26]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[27]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[28]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[29]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[30]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/addr[0]} {qpixlar_bd_i/TransactRegiMap_0/addr[1]} {qpixlar_bd_i/TransactRegiMap_0/addr[2]} {qpixlar_bd_i/TransactRegiMap_0/addr[3]} {qpixlar_bd_i/TransactRegiMap_0/addr[4]} {qpixlar_bd_i/TransactRegiMap_0/addr[5]} {qpixlar_bd_i/TransactRegiMap_0/addr[6]} {qpixlar_bd_i/TransactRegiMap_0/addr[7]} {qpixlar_bd_i/TransactRegiMap_0/addr[8]} {qpixlar_bd_i/TransactRegiMap_0/addr[9]} {qpixlar_bd_i/TransactRegiMap_0/addr[10]} {qpixlar_bd_i/TransactRegiMap_0/addr[11]} {qpixlar_bd_i/TransactRegiMap_0/addr[12]} {qpixlar_bd_i/TransactRegiMap_0/addr[13]} {qpixlar_bd_i/TransactRegiMap_0/addr[14]} {qpixlar_bd_i/TransactRegiMap_0/addr[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/reg_3[0]} {qpixlar_bd_i/TransactRegiMap_0/reg_3[1]} {qpixlar_bd_i/TransactRegiMap_0/reg_3[2]} {qpixlar_bd_i/TransactRegiMap_0/reg_3[4]} {qpixlar_bd_i/TransactRegiMap_0/reg_3[5]} {qpixlar_bd_i/TransactRegiMap_0/reg_3[6]} {qpixlar_bd_i/TransactRegiMap_0/reg_3[8]} {qpixlar_bd_i/TransactRegiMap_0/reg_3[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/reg_1[0]} {qpixlar_bd_i/TransactRegiMap_0/reg_1[1]} {qpixlar_bd_i/TransactRegiMap_0/reg_1[2]} {qpixlar_bd_i/TransactRegiMap_0/reg_1[4]} {qpixlar_bd_i/TransactRegiMap_0/reg_1[5]} {qpixlar_bd_i/TransactRegiMap_0/reg_1[6]} {qpixlar_bd_i/TransactRegiMap_0/reg_1[8]} {qpixlar_bd_i/TransactRegiMap_0/reg_1[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/QpixMask[0]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[1]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[2]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[3]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[4]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[5]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[6]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[7]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[8]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[9]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[10]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[11]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[12]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[13]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[14]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/SHDN[0]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[1]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[2]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[3]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[4]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[5]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[6]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[7]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[8]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[9]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[10]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[11]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[12]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[13]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[14]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/reg_2[0]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[1]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[2]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[3]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[4]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[5]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[6]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[7]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[8]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[9]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[10]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[11]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[12]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[13]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[14]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[15]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[16]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[17]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[18]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[19]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[20]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[21]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[22]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[23]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[24]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[25]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[26]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[27]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[28]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[29]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[30]} {qpixlar_bd_i/TransactRegiMap_0/reg_2[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[0]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[1]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[2]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[3]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[4]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[5]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[6]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[7]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[8]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[9]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[10]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[11]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[12]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[13]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[14]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[15]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[16]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[17]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[18]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[19]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[20]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[21]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[22]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[23]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[24]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[25]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[26]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[27]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[28]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[29]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[30]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[0]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[1]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[2]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[3]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[4]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[5]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[6]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[7]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[8]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[9]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[10]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[11]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[12]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[13]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[14]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[15]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[16]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[17]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[18]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[19]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[20]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[21]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[22]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[23]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[24]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[25]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[26]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[27]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[28]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[29]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[30]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpixPacketLength[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 80 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[0]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[1]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[2]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[3]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[4]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[5]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[6]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[7]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[8]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[9]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[10]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[11]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[12]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[13]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[14]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[15]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[16]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[17]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[18]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[19]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[20]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[21]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[22]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[23]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[24]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[25]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[26]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[27]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[28]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[29]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[30]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[31]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[32]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[33]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[34]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[35]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[36]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[37]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[38]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[39]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[40]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[41]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[42]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[43]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[44]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[45]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[46]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[47]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[48]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[49]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[50]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[51]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[52]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[53]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[54]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[55]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[56]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[57]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[58]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[59]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[60]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[61]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[62]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[63]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[64]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[65]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[66]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[67]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[68]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[69]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[70]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[71]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[72]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[73]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[74]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[75]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[76]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[77]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[78]} {qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_dout[79]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list qpixlar_bd_i/axi_dma_0/axi_resetn]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list qpixlar_bd_i/fifo_generator_0/empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list qpixlar_bd_i/qpix_carrier_fifo_ct_0/fifo_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list qpixlar_bd_i/axi_dma_0/m_axi_s2mm_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list qpixlar_bd_i/axi_dma_0/m_axi_s2mm_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list qpixlar_bd_i/axi_dma_0/m_axi_s2mm_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list qpixlar_bd_i/axi_dma_0/m_axi_s2mm_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list qpixlar_bd_i/axi_dma_0/m_axi_s2mm_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list qpixlar_bd_i/axi_dma_0/m_axi_s2mm_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/m_axis_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/m_axis_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/m_axis_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list qpixlar_bd_i/qpix_carrier_fifo_ct_0/qpix_fifo_ren]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list qpixlar_bd_i/fifo_generator_0/rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list qpixlar_bd_i/axi_dma_0/s2mm_introut]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list qpixlar_bd_i/qpix_carrier_fifo_ct_0/S_AXI_0_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/s_axis_aresetn]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axis_s2mm_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axis_s2mm_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axis_s2mm_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/s_axis_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/s_axis_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/s_axis_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list qpixlar_bd_i/fifo_generator_0/valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list qpixlar_bd_i/fifo_generator_0/wr_clk]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list qpixlar_bd_i/fifo_generator_0/wr_en]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list qpixlar_bd_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 80 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[0]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[1]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[2]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[3]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[4]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[5]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[6]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[7]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[8]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[9]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[10]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[11]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[12]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[13]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[14]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[15]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[16]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[17]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[18]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[19]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[20]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[21]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[22]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[23]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[24]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[25]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[26]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[27]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[28]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[29]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[30]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[31]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[32]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[33]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[34]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[35]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[36]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[37]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[38]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[39]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[40]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[41]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[42]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[43]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[44]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[45]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[46]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[47]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[48]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[49]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[50]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[51]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[52]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[53]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[54]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[55]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[56]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[57]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[58]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[59]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[60]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[61]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[62]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[63]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[64]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[65]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[66]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[67]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[68]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[69]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[70]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[71]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[72]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[73]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[74]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[75]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[76]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[77]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[78]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOut[79]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 16 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[0]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[1]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[2]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[3]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[4]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[5]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[6]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[7]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[8]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[9]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[10]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[11]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[12]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[13]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[14]} {qpixlar_bd_i/qpix_carrier_data_ct_0/Q[15]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 16 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[0]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[1]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[2]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[3]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[4]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[5]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[6]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[7]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[8]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[9]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[10]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[11]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[12]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[13]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[14]} {qpixlar_bd_i/qpix_carrier_data_ct_0/qpixMask[15]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list qpixlar_bd_i/qpix_carrier_data_ct_0/qpixCtrlOutValid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_FCLK_CLK0]
