Flow for fast electric simulation with Nanosim


1 - Synthesys : Generate a Verilog file (tp.v)

2 - Cadence : w/t AMS c35 technology (run by amsc35b4)
  2.1 - Create Library w/t Library manager : Tools->Library Manager in main window
      2.1.1 - File->New->Library
      2.1.2 - Choose name (ex : Lib_TP)
      2.1.3 - Select "attach existing tech file"  
      2.1.4 - Select TECH_C35B4
  2.2 - Import post Synthesys Netlist : File->Import->Verilog in main window
      2.2.1 - Target Library Name : Lib_TP ( name selected in 2.1.2)
      2.2.2 - Reference Libraries : sample basic CORELIB
      2.2.3 - Verilog Files To Import : tp.v (with path)
      2.2.4 - Power Net Name : vdd!
      2.2.5 - Ground Net Name : gnd!
      2.2.6 - Global Nets : vdd! gnd!
  2.3 - Generate Transitor level netlist w/t Tools->Analog Environment->Simulation
      2.3.1 - Select "hspiceD" in Setup->Simulator/Directory/Host
      2.3.2 - Select your design (tp in Library lib_TP) in Setup->Design
      2.3.3 - Create netlist with Simulation->Netlist->Create
      2.3.4 - Save netlist file (ex : tp.spi)
      2.3.4 - Edit netlist file to add the line "VVdd vdd! 0 5.0v" just before the last line (".END") and save

3 - Create config File

4 - Create stimili file .vec

5 - Simulate :  nanosim -n SBox_Mod.spi -nvec SBox.vec -c SBox.cfg -out fsdb -t 190ns

