Vesta static timing analysis, pin-to-register and register-to-pin maximum timing

Top 20 maximum delay paths:
Path input pin CORE_InstructionIN[15] to DFFPOSX1_35/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_1/S
   1827.8 ps                         _5__0_:  MUX2X1_1/Y -> DFFPOSX1_35/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_36/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_2/S
   1827.8 ps                         _5__1_:  MUX2X1_2/Y -> DFFPOSX1_36/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_37/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_3/S
   1827.8 ps                         _5__2_:  MUX2X1_3/Y -> DFFPOSX1_37/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_38/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_4/S
   1827.8 ps                         _5__3_:  MUX2X1_4/Y -> DFFPOSX1_38/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_39/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_5/S
   1827.8 ps                         _5__4_:  MUX2X1_5/Y -> DFFPOSX1_39/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_40/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_6/S
   1827.8 ps                         _5__5_:  MUX2X1_6/Y -> DFFPOSX1_40/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_41/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_7/S
   1827.8 ps                         _5__6_:  MUX2X1_7/Y -> DFFPOSX1_41/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_42/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_8/S
   1827.8 ps                         _5__7_:  MUX2X1_8/Y -> DFFPOSX1_42/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_16/D delay 1718.26 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->    INVX1_29/A
   1197.0 ps                          _149_:   INVX1_29/Y ->  OAI21X1_29/C
   1456.3 ps                          _150_: OAI21X1_29/Y ->  OAI21X1_30/B
   1609.5 ps                          _151_: OAI21X1_30/Y ->  NAND2X1_20/A
   1718.3 ps                        _10__1_: NAND2X1_20/Y -> DFFPOSX1_16/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_17/D delay 1718.26 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->    INVX1_29/A
   1197.0 ps                          _149_:   INVX1_29/Y ->  OAI21X1_29/C
   1456.3 ps                          _150_: OAI21X1_29/Y ->  OAI21X1_31/B
   1609.5 ps                          _154_: OAI21X1_31/Y ->  NAND2X1_22/A
   1718.3 ps                        _10__2_: NAND2X1_22/Y -> DFFPOSX1_17/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_18/D delay 1718.26 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->    INVX1_29/A
   1197.0 ps                          _149_:   INVX1_29/Y ->  OAI21X1_29/C
   1456.3 ps                          _150_: OAI21X1_29/Y ->  OAI21X1_32/B
   1609.5 ps                          _157_: OAI21X1_32/Y ->  NAND2X1_24/A
   1718.3 ps                        _10__3_: NAND2X1_24/Y -> DFFPOSX1_18/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_14/D delay 1332.66 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->    INVX1_29/A
   1197.0 ps                          _149_:   INVX1_29/Y ->   AOI22X1_9/B
   1332.7 ps                         _9__3_:  AOI22X1_9/Y -> DFFPOSX1_14/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_1/D delay 1215.71 ps
      0.0 ps         CORE_InstructionIN[15]:              ->    BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->    INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->    BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  NAND3X1_1/A
    947.4 ps                           _21_:  NAND3X1_1/Y -> OAI21X1_38/A
   1108.1 ps                          _189_: OAI21X1_38/Y -> OAI21X1_39/C
   1215.7 ps                        _14__0_: OAI21X1_39/Y -> DFFPOSX1_1/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_11/D delay 1200.47 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->   NOR2X1_21/B
   1111.2 ps                          _158_:  NOR2X1_21/Y ->  AOI21X1_17/C
   1200.5 ps                         _9__0_: AOI21X1_17/Y -> DFFPOSX1_11/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_12/D delay 1200.47 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->   NOR2X1_22/B
   1111.2 ps                          _159_:  NOR2X1_22/Y ->  AOI21X1_18/C
   1200.5 ps                         _9__1_: AOI21X1_18/Y -> DFFPOSX1_12/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_13/D delay 1200.47 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->   NOR2X1_23/B
   1111.2 ps                          _160_:  NOR2X1_23/Y ->  AOI21X1_19/C
   1200.5 ps                         _9__2_: AOI21X1_19/Y -> DFFPOSX1_13/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_44/D delay 1129.22 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->   OAI21X1_4/B
   1129.2 ps                         _6__1_: OAI21X1_4/Y -> DFFPOSX1_44/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_43/D delay 1107.07 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->   OAI22X1_1/D
   1107.1 ps                         _6__0_: OAI22X1_1/Y -> DFFPOSX1_43/D

Path input pin CORE_InstructionIN[8] to DFFPOSX1_5/D delay 1063.69 ps
      0.0 ps  CORE_InstructionIN[8]:              ->  AOI21X1_1/A
    341.7 ps                   _30_:  AOI21X1_1/Y -> NAND2X1_12/B
    721.3 ps                  _126_: NAND2X1_12/Y -> AOI21X1_20/B
   1054.8 ps                  _162_: AOI21X1_20/Y ->   AND2X2_6/A
   1208.7 ps                  _177_:   AND2X2_6/Y -> OAI21X1_35/A
   1306.0 ps                 _7__0_: OAI21X1_35/Y -> DFFPOSX1_5/D

Path input pin CORE_InstructionIN[14] to DFFPOSX1_21/D delay 1053.66 ps
      0.0 ps  CORE_InstructionIN[14]:              ->    NOR2X1_1/A
    262.3 ps                    _19_:   NOR2X1_1/Y ->   NAND3X1_6/C
    607.5 ps                    _60_:  NAND3X1_6/Y ->     INVX2_6/A
    808.1 ps                    _61_:    INVX2_6/Y ->  AOI21X1_12/A
   1101.9 ps                   _125_: AOI21X1_12/Y ->   OAI22X1_5/D
   1243.2 ps                 _11__2_:  OAI22X1_5/Y -> DFFPOSX1_21/D

-----------------------------------------

