# compile vhdl design source files
vhdl xil_defaultlib  "../../../../project_1.srcs/sources_1/imports/lab2/control.vhd"
vhdl xil_defaultlib  "../../../../project_1.srcs/sources_1/new/datapath.vhd"
vhdl xil_defaultlib  "../../../../project_1.srcs/sources_1/imports/lab2/circuito.vhd"
vhdl xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/lab2/circuito_tb.vhd"

# Do not sort compile order
nosort
