/**
 *
 * @file SYSCTL_RegisterDefines_DCGC.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 24 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 24 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_SYSCTL_SYSCTL_PERIPHERAL_SYSCTL_REGISTER_SYSCTL_REGISTERDEFINES_SYSCTL_REGISTERDEFINES_DCGC_H_
#define XDRIVER_MCU_DRIVER_HEADER_SYSCTL_SYSCTL_PERIPHERAL_SYSCTL_REGISTER_SYSCTL_REGISTERDEFINES_SYSCTL_REGISTERDEFINES_DCGC_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
************************************90 DCGCWD *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCWD_R_WDT0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCWD_R_WDT0_BIT    (0UL)
#define SYSCTL_DCGCWD_R_WDT0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWD_R_WDT0_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCWD_WDT0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCWD_WDT0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWD_WDT0_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCWD_R_WDT1_MASK    ((uint32_t) 0x00000002UL)
#define SYSCTL_DCGCWD_R_WDT1_BIT    (1UL)
#define SYSCTL_DCGCWD_R_WDT1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWD_R_WDT1_ENA    ((uint32_t) 0x00000002UL)

#define SYSCTL_DCGCWD_WDT1_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCWD_WDT1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWD_WDT1_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************91 DCGCTIMER *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCTIMER_R_TIMER0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCTIMER_R_TIMER0_BIT    (0UL)
#define SYSCTL_DCGCTIMER_R_TIMER0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCTIMER_R_TIMER0_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCTIMER_TIMER0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCTIMER_TIMER0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCTIMER_TIMER0_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCTIMER_R_TIMER1_MASK    ((uint32_t) 0x00000002UL)
#define SYSCTL_DCGCTIMER_R_TIMER1_BIT    (1UL)
#define SYSCTL_DCGCTIMER_R_TIMER1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCTIMER_R_TIMER1_ENA    ((uint32_t) 0x00000002UL)

#define SYSCTL_DCGCTIMER_TIMER1_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCTIMER_TIMER1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCTIMER_TIMER1_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCTIMER_R_TIMER2_MASK    ((uint32_t) 0x00000004UL)
#define SYSCTL_DCGCTIMER_R_TIMER2_BIT    (2UL)
#define SYSCTL_DCGCTIMER_R_TIMER2_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCTIMER_R_TIMER2_ENA    ((uint32_t) 0x00000004UL)

#define SYSCTL_DCGCTIMER_TIMER2_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCTIMER_TIMER2_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCTIMER_TIMER2_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCTIMER_R_TIMER3_MASK    ((uint32_t) 0x00000008UL)
#define SYSCTL_DCGCTIMER_R_TIMER3_BIT    (3UL)
#define SYSCTL_DCGCTIMER_R_TIMER3_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCTIMER_R_TIMER3_ENA    ((uint32_t) 0x00000008UL)

#define SYSCTL_DCGCTIMER_TIMER3_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCTIMER_TIMER3_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCTIMER_TIMER3_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCTIMER_R_TIMER4_MASK    ((uint32_t) 0x00000010UL)
#define SYSCTL_DCGCTIMER_R_TIMER4_BIT    (4UL)
#define SYSCTL_DCGCTIMER_R_TIMER4_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCTIMER_R_TIMER4_ENA    ((uint32_t) 0x00000010UL)

#define SYSCTL_DCGCTIMER_TIMER4_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCTIMER_TIMER4_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCTIMER_TIMER4_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCTIMER_R_TIMER5_MASK    ((uint32_t) 0x00000020UL)
#define SYSCTL_DCGCTIMER_R_TIMER5_BIT    (5UL)
#define SYSCTL_DCGCTIMER_R_TIMER5_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCTIMER_R_TIMER5_ENA    ((uint32_t) 0x00000020UL)

#define SYSCTL_DCGCTIMER_TIMER5_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCTIMER_TIMER5_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCTIMER_TIMER5_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************92 DCGCGPIO *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOA_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_R_GPIOA_BIT    (0UL)
#define SYSCTL_DCGCGPIO_R_GPIOA_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOA_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCGPIO_GPIOA_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOA_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOA_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOB_MASK    ((uint32_t) 0x00000002UL)
#define SYSCTL_DCGCGPIO_R_GPIOB_BIT    (1UL)
#define SYSCTL_DCGCGPIO_R_GPIOB_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOB_ENA    ((uint32_t) 0x00000002UL)

#define SYSCTL_DCGCGPIO_GPIOB_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOB_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOB_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOC_MASK    ((uint32_t) 0x00000004UL)
#define SYSCTL_DCGCGPIO_R_GPIOC_BIT    (2UL)
#define SYSCTL_DCGCGPIO_R_GPIOC_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOC_ENA    ((uint32_t) 0x00000004UL)

#define SYSCTL_DCGCGPIO_GPIOC_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOC_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOC_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOD_MASK    ((uint32_t) 0x00000008UL)
#define SYSCTL_DCGCGPIO_R_GPIOD_BIT    (3UL)
#define SYSCTL_DCGCGPIO_R_GPIOD_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOD_ENA    ((uint32_t) 0x00000008UL)

#define SYSCTL_DCGCGPIO_GPIOD_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOD_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOD_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOE_MASK    ((uint32_t) 0x00000010UL)
#define SYSCTL_DCGCGPIO_R_GPIOE_BIT    (4UL)
#define SYSCTL_DCGCGPIO_R_GPIOE_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOE_ENA    ((uint32_t) 0x00000010UL)

#define SYSCTL_DCGCGPIO_GPIOE_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOE_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOE_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOF_MASK    ((uint32_t) 0x00000020UL)
#define SYSCTL_DCGCGPIO_R_GPIOF_BIT    (5UL)
#define SYSCTL_DCGCGPIO_R_GPIOF_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOF_ENA    ((uint32_t) 0x00000020UL)

#define SYSCTL_DCGCGPIO_GPIOF_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOF_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOF_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOG_MASK    ((uint32_t) 0x00000040UL)
#define SYSCTL_DCGCGPIO_R_GPIOG_BIT    (6UL)
#define SYSCTL_DCGCGPIO_R_GPIOG_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOG_ENA    ((uint32_t) 0x00000040UL)

#define SYSCTL_DCGCGPIO_GPIOG_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOG_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOG_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOG_MASK    ((uint32_t) 0x00000040UL)
#define SYSCTL_DCGCGPIO_R_GPIOG_BIT    (6UL)
#define SYSCTL_DCGCGPIO_R_GPIOG_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOG_ENA    ((uint32_t) 0x00000040UL)

#define SYSCTL_DCGCGPIO_GPIOG_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOG_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOG_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOH_MASK    ((uint32_t) 0x00000080UL)
#define SYSCTL_DCGCGPIO_R_GPIOH_BIT    (7UL)
#define SYSCTL_DCGCGPIO_R_GPIOH_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOH_ENA    ((uint32_t) 0x00000080UL)

#define SYSCTL_DCGCGPIO_GPIOH_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOH_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOH_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOJ_MASK    ((uint32_t) 0x00000100UL)
#define SYSCTL_DCGCGPIO_R_GPIOJ_BIT    (8UL)
#define SYSCTL_DCGCGPIO_R_GPIOJ_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOJ_ENA    ((uint32_t) 0x00000100UL)

#define SYSCTL_DCGCGPIO_GPIOJ_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOJ_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOJ_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOK_MASK    ((uint32_t) 0x00000200UL)
#define SYSCTL_DCGCGPIO_R_GPIOK_BIT    (9UL)
#define SYSCTL_DCGCGPIO_R_GPIOK_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOK_ENA    ((uint32_t) 0x00000200UL)

#define SYSCTL_DCGCGPIO_GPIOK_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOK_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOK_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOL_MASK    ((uint32_t) 0x00000400UL)
#define SYSCTL_DCGCGPIO_R_GPIOL_BIT    (10UL)
#define SYSCTL_DCGCGPIO_R_GPIOL_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOL_ENA    ((uint32_t) 0x00000400UL)

#define SYSCTL_DCGCGPIO_GPIOL_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOL_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOL_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOM_MASK    ((uint32_t) 0x00000800UL)
#define SYSCTL_DCGCGPIO_R_GPIOM_BIT    (11UL)
#define SYSCTL_DCGCGPIO_R_GPIOM_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOM_ENA    ((uint32_t) 0x00000800UL)

#define SYSCTL_DCGCGPIO_GPIOM_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOM_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOM_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPION_MASK    ((uint32_t) 0x00001000UL)
#define SYSCTL_DCGCGPIO_R_GPION_BIT    (12UL)
#define SYSCTL_DCGCGPIO_R_GPION_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPION_ENA    ((uint32_t) 0x00001000UL)

#define SYSCTL_DCGCGPIO_GPION_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPION_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPION_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOP_MASK    ((uint32_t) 0x00002000UL)
#define SYSCTL_DCGCGPIO_R_GPIOP_BIT    (13UL)
#define SYSCTL_DCGCGPIO_R_GPIOP_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOP_ENA    ((uint32_t) 0x00002000UL)

#define SYSCTL_DCGCGPIO_GPIOP_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOP_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOP_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCGPIO_R_GPIOQ_MASK    ((uint32_t) 0x00004000UL)
#define SYSCTL_DCGCGPIO_R_GPIOQ_BIT    (14UL)
#define SYSCTL_DCGCGPIO_R_GPIOQ_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_R_GPIOQ_ENA    ((uint32_t) 0x00004000UL)

#define SYSCTL_DCGCGPIO_GPIOQ_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCGPIO_GPIOQ_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCGPIO_GPIOQ_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************93 DCGCDMA *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCDMA_R_UDMA_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCDMA_R_UDMA_BIT    (0UL)
#define SYSCTL_DCGCDMA_R_UDMA_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCDMA_R_UDMA_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCDMA_UDMA_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCDMA_UDMA_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCDMA_UDMA_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************94 DCGCHIB *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCHIB_R_HIB_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCHIB_R_HIB_BIT    (0UL)
#define SYSCTL_DCGCHIB_R_HIB_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCHIB_R_HIB_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCHIB_HIB_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCHIB_HIB_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCHIB_HIB_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************95 DCGCUART *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCUART_R_UART0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCUART_R_UART0_BIT    (0UL)
#define SYSCTL_DCGCUART_R_UART0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_R_UART0_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCUART_UART0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCUART_UART0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_UART0_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCUART_R_UART1_MASK    ((uint32_t) 0x00000002UL)
#define SYSCTL_DCGCUART_R_UART1_BIT    (1UL)
#define SYSCTL_DCGCUART_R_UART1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_R_UART1_ENA    ((uint32_t) 0x00000002UL)

#define SYSCTL_DCGCUART_UART1_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCUART_UART1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_UART1_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCUART_R_UART2_MASK    ((uint32_t) 0x00000004UL)
#define SYSCTL_DCGCUART_R_UART2_BIT    (2UL)
#define SYSCTL_DCGCUART_R_UART2_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_R_UART2_ENA    ((uint32_t) 0x00000004UL)

#define SYSCTL_DCGCUART_UART2_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCUART_UART2_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_UART2_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCUART_R_UART3_MASK    ((uint32_t) 0x00000008UL)
#define SYSCTL_DCGCUART_R_UART3_BIT    (3UL)
#define SYSCTL_DCGCUART_R_UART3_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_R_UART3_ENA    ((uint32_t) 0x00000008UL)

#define SYSCTL_DCGCUART_UART3_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCUART_UART3_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_UART3_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCUART_R_UART4_MASK    ((uint32_t) 0x00000010UL)
#define SYSCTL_DCGCUART_R_UART4_BIT    (4UL)
#define SYSCTL_DCGCUART_R_UART4_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_R_UART4_ENA    ((uint32_t) 0x00000010UL)

#define SYSCTL_DCGCUART_UART4_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCUART_UART4_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_UART4_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCUART_R_UART5_MASK    ((uint32_t) 0x00000020UL)
#define SYSCTL_DCGCUART_R_UART5_BIT    (5UL)
#define SYSCTL_DCGCUART_R_UART5_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_R_UART5_ENA    ((uint32_t) 0x00000020UL)

#define SYSCTL_DCGCUART_UART5_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCUART_UART5_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_UART5_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCUART_R_UART6_MASK    ((uint32_t) 0x00000040UL)
#define SYSCTL_DCGCUART_R_UART6_BIT    (6UL)
#define SYSCTL_DCGCUART_R_UART6_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_R_UART6_ENA    ((uint32_t) 0x00000040UL)

#define SYSCTL_DCGCUART_UART6_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCUART_UART6_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_UART6_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCUART_R_UART7_MASK    ((uint32_t) 0x00000080UL)
#define SYSCTL_DCGCUART_R_UART7_BIT    (7UL)
#define SYSCTL_DCGCUART_R_UART7_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_R_UART7_ENA    ((uint32_t) 0x00000080UL)

#define SYSCTL_DCGCUART_UART7_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCUART_UART7_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUART_UART7_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************96 DCGCSSI *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCSSI_R_SSI0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCSSI_R_SSI0_BIT    (0UL)
#define SYSCTL_DCGCSSI_R_SSI0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCSSI_R_SSI0_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCSSI_SSI0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCSSI_SSI0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCSSI_SSI0_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCSSI_R_SSI1_MASK    ((uint32_t) 0x00000002UL)
#define SYSCTL_DCGCSSI_R_SSI1_BIT    (1UL)
#define SYSCTL_DCGCSSI_R_SSI1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCSSI_R_SSI1_ENA    ((uint32_t) 0x00000002UL)

#define SYSCTL_DCGCSSI_SSI1_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCSSI_SSI1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCSSI_SSI1_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCSSI_R_SSI2_MASK    ((uint32_t) 0x00000004UL)
#define SYSCTL_DCGCSSI_R_SSI2_BIT    (2UL)
#define SYSCTL_DCGCSSI_R_SSI2_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCSSI_R_SSI2_ENA    ((uint32_t) 0x00000004UL)

#define SYSCTL_DCGCSSI_SSI2_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCSSI_SSI2_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCSSI_SSI2_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCSSI_R_SSI3_MASK    ((uint32_t) 0x00000008UL)
#define SYSCTL_DCGCSSI_R_SSI3_BIT    (3UL)
#define SYSCTL_DCGCSSI_R_SSI3_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCSSI_R_SSI3_ENA    ((uint32_t) 0x00000008UL)

#define SYSCTL_DCGCSSI_SSI3_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCSSI_SSI3_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCSSI_SSI3_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************97 DCGCI2C *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCI2C_R_I2C0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCI2C_R_I2C0_BIT    (0UL)
#define SYSCTL_DCGCI2C_R_I2C0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCI2C_R_I2C0_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCI2C_I2C0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCI2C_I2C0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCI2C_I2C0_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCI2C_R_I2C1_MASK    ((uint32_t) 0x00000002UL)
#define SYSCTL_DCGCI2C_R_I2C1_BIT    (1UL)
#define SYSCTL_DCGCI2C_R_I2C1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCI2C_R_I2C1_ENA    ((uint32_t) 0x00000002UL)

#define SYSCTL_DCGCI2C_I2C1_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCI2C_I2C1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCI2C_I2C1_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCI2C_R_I2C2_MASK    ((uint32_t) 0x00000004UL)
#define SYSCTL_DCGCI2C_R_I2C2_BIT    (2UL)
#define SYSCTL_DCGCI2C_R_I2C2_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCI2C_R_I2C2_ENA    ((uint32_t) 0x00000004UL)

#define SYSCTL_DCGCI2C_I2C2_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCI2C_I2C2_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCI2C_I2C2_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCI2C_R_I2C3_MASK    ((uint32_t) 0x00000008UL)
#define SYSCTL_DCGCI2C_R_I2C3_BIT    (3UL)
#define SYSCTL_DCGCI2C_R_I2C3_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCI2C_R_I2C3_ENA    ((uint32_t) 0x00000008UL)

#define SYSCTL_DCGCI2C_I2C3_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCI2C_I2C3_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCI2C_I2C3_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCI2C_R_I2C4_MASK    ((uint32_t) 0x00000010UL)
#define SYSCTL_DCGCI2C_R_I2C4_BIT    (4UL)
#define SYSCTL_DCGCI2C_R_I2C4_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCI2C_R_I2C4_ENA    ((uint32_t) 0x00000010UL)

#define SYSCTL_DCGCI2C_I2C4_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCI2C_I2C4_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCI2C_I2C4_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCI2C_R_I2C5_MASK    ((uint32_t) 0x00000020UL)
#define SYSCTL_DCGCI2C_R_I2C5_BIT    (5UL)
#define SYSCTL_DCGCI2C_R_I2C5_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCI2C_R_I2C5_ENA    ((uint32_t) 0x00000020UL)

#define SYSCTL_DCGCI2C_I2C5_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCI2C_I2C5_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCI2C_I2C5_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************98 DCGCUSB *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCUSB_R_USB_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCUSB_R_USB_BIT    (0UL)
#define SYSCTL_DCGCUSB_R_USB_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUSB_R_USB_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCUSB_USB_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCUSB_USB_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCUSB_USB_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************99 DCGCCAN *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCCAN_R_CAN0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCCAN_R_CAN0_BIT    (0UL)
#define SYSCTL_DCGCCAN_R_CAN0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCCAN_R_CAN0_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCCAN_CAN0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCCAN_CAN0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCCAN_CAN0_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCCAN_R_CAN1_MASK    ((uint32_t) 0x00000002UL)
#define SYSCTL_DCGCCAN_R_CAN1_BIT    (1UL)
#define SYSCTL_DCGCCAN_R_CAN1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCCAN_R_CAN1_ENA    ((uint32_t) 0x00000002UL)

#define SYSCTL_DCGCCAN_CAN1_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCCAN_CAN1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCCAN_CAN1_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************100 DCGCADC *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCADC_R_ADC0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCADC_R_ADC0_BIT    (0UL)
#define SYSCTL_DCGCADC_R_ADC0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCADC_R_ADC0_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCADC_ADC0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCADC_ADC0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCADC_ADC0_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCADC_R_ADC1_MASK    ((uint32_t) 0x00000002UL)
#define SYSCTL_DCGCADC_R_ADC1_BIT    (1UL)
#define SYSCTL_DCGCADC_R_ADC1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCADC_R_ADC1_ENA    ((uint32_t) 0x00000002UL)

#define SYSCTL_DCGCADC_ADC1_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCADC_ADC1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCADC_ADC1_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************101 DCGCACMP *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCACMP_R_ACMP_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCACMP_R_ACMP_BIT    (0UL)
#define SYSCTL_DCGCACMP_R_ACMP_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCACMP_R_ACMP_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCACMP_ACMP_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCACMP_ACMP_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCACMP_ACMP_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/****************************************************************************************
************************************102 DCGCPWM *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCPWM_R_PWM0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCPWM_R_PWM0_BIT    (0UL)
#define SYSCTL_DCGCPWM_R_PWM0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCPWM_R_PWM0_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCPWM_PWM0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCPWM_PWM0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCPWM_PWM0_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCPWM_R_PWM1_MASK    ((uint32_t) 0x00000002UL)
#define SYSCTL_DCGCPWM_R_PWM1_BIT    (1UL)
#define SYSCTL_DCGCPWM_R_PWM1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCPWM_R_PWM1_ENA    ((uint32_t) 0x00000002UL)

#define SYSCTL_DCGCPWM_PWM1_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCPWM_PWM1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCPWM_PWM1_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************103 DCGCQEI *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCQEI_R_QEI0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCQEI_R_QEI0_BIT    (0UL)
#define SYSCTL_DCGCQEI_R_QEI0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCQEI_R_QEI0_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCQEI_QEI0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCQEI_QEI0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCQEI_QEI0_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCQEI_R_QEI1_MASK    ((uint32_t) 0x00000002UL)
#define SYSCTL_DCGCQEI_R_QEI1_BIT    (1UL)
#define SYSCTL_DCGCQEI_R_QEI1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCQEI_R_QEI1_ENA    ((uint32_t) 0x00000002UL)

#define SYSCTL_DCGCQEI_QEI1_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCQEI_QEI1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCQEI_QEI1_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/******************************************************************************************
************************************104 DCGCEEPROM *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCEEPROM_R_EEPROM_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCEEPROM_R_EEPROM_BIT    (0UL)
#define SYSCTL_DCGCEEPROM_R_EEPROM_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCEEPROM_R_EEPROM_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCEEPROM_EEPROM_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCEEPROM_EEPROM_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCEEPROM_EEPROM_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/**********************************************************************************
************************************105 DCGCWTIMER *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_DCGCWTIMER_R_WTIMER0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER0_BIT    (0UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER0_ENA    ((uint32_t) 0x00000001UL)

#define SYSCTL_DCGCWTIMER_WTIMER0_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCWTIMER_WTIMER0_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWTIMER_WTIMER0_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCWTIMER_R_WTIMER1_MASK    ((uint32_t) 0x00000002UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER1_BIT    (1UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER1_ENA    ((uint32_t) 0x00000002UL)

#define SYSCTL_DCGCWTIMER_WTIMER1_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCWTIMER_WTIMER1_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWTIMER_WTIMER1_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCWTIMER_R_WTIMER2_MASK    ((uint32_t) 0x00000004UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER2_BIT    (2UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER2_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER2_ENA    ((uint32_t) 0x00000004UL)

#define SYSCTL_DCGCWTIMER_WTIMER2_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCWTIMER_WTIMER2_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWTIMER_WTIMER2_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCWTIMER_R_WTIMER3_MASK    ((uint32_t) 0x00000008UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER3_BIT    (3UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER3_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER3_ENA    ((uint32_t) 0x00000008UL)

#define SYSCTL_DCGCWTIMER_WTIMER3_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCWTIMER_WTIMER3_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWTIMER_WTIMER3_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCWTIMER_R_WTIMER4_MASK    ((uint32_t) 0x00000010UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER4_BIT    (4UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER4_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER4_ENA    ((uint32_t) 0x00000010UL)

#define SYSCTL_DCGCWTIMER_WTIMER4_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCWTIMER_WTIMER4_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWTIMER_WTIMER4_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_DCGCWTIMER_R_WTIMER5_MASK    ((uint32_t) 0x00000020UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER5_BIT    (5UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER5_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWTIMER_R_WTIMER5_ENA    ((uint32_t) 0x00000020UL)

#define SYSCTL_DCGCWTIMER_WTIMER5_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_DCGCWTIMER_WTIMER5_DIS    ((uint32_t) 0x00000000UL)
#define SYSCTL_DCGCWTIMER_WTIMER5_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_SYSCTL_SYSCTL_PERIPHERAL_SYSCTL_REGISTER_SYSCTL_REGISTERDEFINES_SYSCTL_REGISTERDEFINES_DCGC_H_ */
