<profile>

<section name = "Vitis HLS Report for 'axil_conv2D'" level="0">
<item name = "Date">Thu May 29 18:19:09 2025
</item>
<item name = "Version">2024.1.2 (Build 5096458 on Sep  5 2024)</item>
<item name = "Project">axil_conv2D</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_58">axil_conv2D_Pipeline_loop_i_loop_j, 7402, 7402, 74.020 us, 74.020 us, 7397, 7397, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_axil_conv2D_Pipeline_loop_n_fu_64">axil_conv2D_Pipeline_loop_n, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">10, 1, 487, 665, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 81, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">8, 1, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="BUS1_s_axi_U">BUS1_s_axi, 10, 0, 359, 324, 0</column>
<column name="grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_58">axil_conv2D_Pipeline_loop_i_loop_j, 0, 1, 52, 140, 0</column>
<column name="grp_axil_conv2D_Pipeline_loop_n_fu_64">axil_conv2D_Pipeline_loop_n, 0, 0, 76, 201, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="image_out_address0">14, 3, 13, 39</column>
<column name="image_out_ce0">14, 3, 1, 3</column>
<column name="image_out_d0">14, 3, 16, 48</column>
<column name="image_out_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_58_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_axil_conv2D_Pipeline_loop_n_fu_64_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_BUS1_AWVALID">in, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_AWREADY">out, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_AWADDR">in, 17, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_WVALID">in, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_WREADY">out, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_WDATA">in, 32, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_WSTRB">in, 4, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_ARVALID">in, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_ARREADY">out, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_ARADDR">in, 17, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_RVALID">out, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_RREADY">in, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_RDATA">out, 32, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_RRESP">out, 2, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_BVALID">out, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_BREADY">in, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_BRESP">out, 2, s_axi, BUS1, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, axil_conv2D, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, axil_conv2D, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, axil_conv2D, return value</column>
</table>
</item>
</section>
</profile>
