verilog xil_defaultlib  \
"../../../../CPU_Design_two.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" \

verilog xil_defaultlib "glbl.v"

nosort
