# Reading pref.tcl
# do SPI_slave_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave {F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:19 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave" F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv 
# -- Compiling module SPI_slave
# 
# Top level modules:
# 	SPI_slave
# End time: 21:46:19 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave {F:/FPGA/ProyectoGrupal1/FPGA_Slave/sieteSegmentos.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:19 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave" F:/FPGA/ProyectoGrupal1/FPGA_Slave/sieteSegmentos.sv 
# -- Compiling module sieteSegmentos
# 
# Top level modules:
# 	sieteSegmentos
# End time: 21:46:19 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave {F:/FPGA/ProyectoGrupal1/FPGA_Slave/pwm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:19 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave" F:/FPGA/ProyectoGrupal1/FPGA_Slave/pwm.sv 
# -- Compiling module pwm
# 
# Top level modules:
# 	pwm
# End time: 21:46:19 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave {F:/FPGA/ProyectoGrupal1/FPGA_Slave/Subtractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:19 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave" F:/FPGA/ProyectoGrupal1/FPGA_Slave/Subtractor.sv 
# -- Compiling module Subtractor
# 
# Top level modules:
# 	Subtractor
# End time: 21:46:19 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave {F:/FPGA/ProyectoGrupal1/FPGA_Slave/Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:19 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave" F:/FPGA/ProyectoGrupal1/FPGA_Slave/Adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 21:46:19 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave {F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:19 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave" F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:46:19 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave {F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:20 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+F:/FPGA/ProyectoGrupal1/FPGA_Slave" F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU_tb.sv 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 21:46:20 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 21:46:20 on May 12,2024
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.Adder
# Loading work.Subtractor
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'sum'. The port definition is at: F:/FPGA/ProyectoGrupal1/FPGA_Slave/Adder.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder File: F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'diferencia'. The port definition is at: F:/FPGA/ProyectoGrupal1/FPGA_Slave/Subtractor.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/subtractor File: F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU.sv Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'num2'. The port definition is at: F:/FPGA/ProyectoGrupal1/FPGA_Slave/Adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/subtractor/restAdder File: F:/FPGA/ProyectoGrupal1/FPGA_Slave/Subtractor.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sum'. The port definition is at: F:/FPGA/ProyectoGrupal1/FPGA_Slave/Adder.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/subtractor/restAdder File: F:/FPGA/ProyectoGrupal1/FPGA_Slave/Subtractor.sv Line: 15
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU_tb.sv(74)
#    Time: 120 ns  Iteration: 0  Instance: /ALU_tb
# Break in Module ALU_tb at F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU_tb.sv line 74
# End time: 21:46:57 on May 12,2024, Elapsed time: 0:00:37
# Errors: 0, Warnings: 4
