Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug 28 14:43:01 2025
| Host         : RAM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.109        0.000                      0                 4703        0.263        0.000                      0                 4703        3.750        0.000                       0                  2204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.109        0.000                      0                 4703        0.263        0.000                      0                 4703        3.750        0.000                       0                  2204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            Data_mem/RAM_reg[62][28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 4.789ns (36.006%)  route 8.511ns (63.994%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 19.910 - 15.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.636     5.239    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.709     6.403    cpu/Data__path/plus4/Q[2]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.925 r  cpu/Data__path/plus4/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/Data__path/plus4/sum_carry_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  cpu/Data__path/plus4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.039    cpu/Data__path/plus4/sum_carry__0_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  cpu/Data__path/plus4/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.154    cpu/Data__path/plus4/sum_carry__1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.376 r  cpu/Data__path/plus4/sum_carry__2/O[0]
                         net (fo=2, routed)           0.660     8.036    cpu/Data__path/plus8/a[12]
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     8.848 r  cpu/Data__path/plus8/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.848    cpu/Data__path/plus8/sum_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.067 r  cpu/Data__path/plus8/sum_carry__3/O[0]
                         net (fo=3, routed)           0.966    10.033    cpu/Data__path/plus8/r15[16]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.323    10.356 r  cpu/Data__path/plus8/RAM[21][17]_i_1/O
                         net (fo=67, routed)          0.777    11.133    cpu/Data__path/ff/alu_result0_carry__3[7]
    SLICE_X35Y100        LUT5 (Prop_lut5_I3_O)        0.326    11.459 r  cpu/Data__path/ff/alu_result0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.459    cpu/Data__path/ALU_/reg_file_reg_r1_0_15_12_17_i_18_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.009 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.009    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.123    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.436 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.701    13.137    cpu/Data__path/ff/q_reg[27]_0[3]
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.306    13.443 f  cpu/Data__path/ff/reg_file_reg_r1_0_15_24_29_i_12/O
                         net (fo=4, routed)           1.000    14.443    cpu/Data__path/ff/alu_result[27]
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    14.567 f  cpu/Data__path/ff/RAM[21][31]_i_10/O
                         net (fo=1, routed)           0.420    14.987    cpu/Data__path/ff/RAM[21][31]_i_10_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.111 f  cpu/Data__path/ff/RAM[21][31]_i_8/O
                         net (fo=64, routed)          1.188    16.299    cpu/Data__path/ff/RAM[21][31]_i_8_n_0
    SLICE_X15Y97         LUT4 (Prop_lut4_I3_O)        0.150    16.449 r  cpu/Data__path/ff/RAM[62][31]_i_1/O
                         net (fo=32, routed)          2.090    18.539    Data_mem/RAM_reg[62][31]_0[0]
    SLICE_X52Y106        FDRE                                         r  Data_mem/RAM_reg[62][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.488    19.910    Data_mem/clk_IBUF_BUFG
    SLICE_X52Y106        FDRE                                         r  Data_mem/RAM_reg[62][28]/C
                         clock pessimism              0.180    20.090    
                         clock uncertainty           -0.035    20.055    
    SLICE_X52Y106        FDRE (Setup_fdre_C_CE)      -0.407    19.648    Data_mem/RAM_reg[62][28]
  -------------------------------------------------------------------
                         required time                         19.648    
                         arrival time                         -18.539    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            Data_mem/RAM_reg[62][29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 4.789ns (36.006%)  route 8.511ns (63.994%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 19.910 - 15.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.636     5.239    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.709     6.403    cpu/Data__path/plus4/Q[2]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.925 r  cpu/Data__path/plus4/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/Data__path/plus4/sum_carry_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  cpu/Data__path/plus4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.039    cpu/Data__path/plus4/sum_carry__0_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  cpu/Data__path/plus4/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.154    cpu/Data__path/plus4/sum_carry__1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.376 r  cpu/Data__path/plus4/sum_carry__2/O[0]
                         net (fo=2, routed)           0.660     8.036    cpu/Data__path/plus8/a[12]
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     8.848 r  cpu/Data__path/plus8/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.848    cpu/Data__path/plus8/sum_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.067 r  cpu/Data__path/plus8/sum_carry__3/O[0]
                         net (fo=3, routed)           0.966    10.033    cpu/Data__path/plus8/r15[16]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.323    10.356 r  cpu/Data__path/plus8/RAM[21][17]_i_1/O
                         net (fo=67, routed)          0.777    11.133    cpu/Data__path/ff/alu_result0_carry__3[7]
    SLICE_X35Y100        LUT5 (Prop_lut5_I3_O)        0.326    11.459 r  cpu/Data__path/ff/alu_result0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.459    cpu/Data__path/ALU_/reg_file_reg_r1_0_15_12_17_i_18_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.009 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.009    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.123    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.436 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.701    13.137    cpu/Data__path/ff/q_reg[27]_0[3]
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.306    13.443 f  cpu/Data__path/ff/reg_file_reg_r1_0_15_24_29_i_12/O
                         net (fo=4, routed)           1.000    14.443    cpu/Data__path/ff/alu_result[27]
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    14.567 f  cpu/Data__path/ff/RAM[21][31]_i_10/O
                         net (fo=1, routed)           0.420    14.987    cpu/Data__path/ff/RAM[21][31]_i_10_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.111 f  cpu/Data__path/ff/RAM[21][31]_i_8/O
                         net (fo=64, routed)          1.188    16.299    cpu/Data__path/ff/RAM[21][31]_i_8_n_0
    SLICE_X15Y97         LUT4 (Prop_lut4_I3_O)        0.150    16.449 r  cpu/Data__path/ff/RAM[62][31]_i_1/O
                         net (fo=32, routed)          2.090    18.539    Data_mem/RAM_reg[62][31]_0[0]
    SLICE_X52Y106        FDRE                                         r  Data_mem/RAM_reg[62][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.488    19.910    Data_mem/clk_IBUF_BUFG
    SLICE_X52Y106        FDRE                                         r  Data_mem/RAM_reg[62][29]/C
                         clock pessimism              0.180    20.090    
                         clock uncertainty           -0.035    20.055    
    SLICE_X52Y106        FDRE (Setup_fdre_C_CE)      -0.407    19.648    Data_mem/RAM_reg[62][29]
  -------------------------------------------------------------------
                         required time                         19.648    
                         arrival time                         -18.539    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            Data_mem/RAM_reg[62][18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.110ns  (logic 4.789ns (36.529%)  route 8.321ns (63.471%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 19.911 - 15.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.636     5.239    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.709     6.403    cpu/Data__path/plus4/Q[2]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.925 r  cpu/Data__path/plus4/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/Data__path/plus4/sum_carry_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  cpu/Data__path/plus4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.039    cpu/Data__path/plus4/sum_carry__0_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  cpu/Data__path/plus4/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.154    cpu/Data__path/plus4/sum_carry__1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.376 r  cpu/Data__path/plus4/sum_carry__2/O[0]
                         net (fo=2, routed)           0.660     8.036    cpu/Data__path/plus8/a[12]
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     8.848 r  cpu/Data__path/plus8/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.848    cpu/Data__path/plus8/sum_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.067 r  cpu/Data__path/plus8/sum_carry__3/O[0]
                         net (fo=3, routed)           0.966    10.033    cpu/Data__path/plus8/r15[16]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.323    10.356 r  cpu/Data__path/plus8/RAM[21][17]_i_1/O
                         net (fo=67, routed)          0.777    11.133    cpu/Data__path/ff/alu_result0_carry__3[7]
    SLICE_X35Y100        LUT5 (Prop_lut5_I3_O)        0.326    11.459 r  cpu/Data__path/ff/alu_result0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.459    cpu/Data__path/ALU_/reg_file_reg_r1_0_15_12_17_i_18_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.009 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.009    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.123    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.436 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.701    13.137    cpu/Data__path/ff/q_reg[27]_0[3]
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.306    13.443 f  cpu/Data__path/ff/reg_file_reg_r1_0_15_24_29_i_12/O
                         net (fo=4, routed)           1.000    14.443    cpu/Data__path/ff/alu_result[27]
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    14.567 f  cpu/Data__path/ff/RAM[21][31]_i_10/O
                         net (fo=1, routed)           0.420    14.987    cpu/Data__path/ff/RAM[21][31]_i_10_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.111 f  cpu/Data__path/ff/RAM[21][31]_i_8/O
                         net (fo=64, routed)          1.188    16.299    cpu/Data__path/ff/RAM[21][31]_i_8_n_0
    SLICE_X15Y97         LUT4 (Prop_lut4_I3_O)        0.150    16.449 r  cpu/Data__path/ff/RAM[62][31]_i_1/O
                         net (fo=32, routed)          1.900    18.349    Data_mem/RAM_reg[62][31]_0[0]
    SLICE_X54Y102        FDRE                                         r  Data_mem/RAM_reg[62][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.489    19.911    Data_mem/clk_IBUF_BUFG
    SLICE_X54Y102        FDRE                                         r  Data_mem/RAM_reg[62][18]/C
                         clock pessimism              0.180    20.091    
                         clock uncertainty           -0.035    20.056    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.371    19.685    Data_mem/RAM_reg[62][18]
  -------------------------------------------------------------------
                         required time                         19.685    
                         arrival time                         -18.349    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            Data_mem/RAM_reg[62][19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.110ns  (logic 4.789ns (36.529%)  route 8.321ns (63.471%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 19.911 - 15.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.636     5.239    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.709     6.403    cpu/Data__path/plus4/Q[2]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.925 r  cpu/Data__path/plus4/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/Data__path/plus4/sum_carry_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  cpu/Data__path/plus4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.039    cpu/Data__path/plus4/sum_carry__0_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  cpu/Data__path/plus4/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.154    cpu/Data__path/plus4/sum_carry__1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.376 r  cpu/Data__path/plus4/sum_carry__2/O[0]
                         net (fo=2, routed)           0.660     8.036    cpu/Data__path/plus8/a[12]
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     8.848 r  cpu/Data__path/plus8/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.848    cpu/Data__path/plus8/sum_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.067 r  cpu/Data__path/plus8/sum_carry__3/O[0]
                         net (fo=3, routed)           0.966    10.033    cpu/Data__path/plus8/r15[16]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.323    10.356 r  cpu/Data__path/plus8/RAM[21][17]_i_1/O
                         net (fo=67, routed)          0.777    11.133    cpu/Data__path/ff/alu_result0_carry__3[7]
    SLICE_X35Y100        LUT5 (Prop_lut5_I3_O)        0.326    11.459 r  cpu/Data__path/ff/alu_result0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.459    cpu/Data__path/ALU_/reg_file_reg_r1_0_15_12_17_i_18_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.009 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.009    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.123    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.436 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.701    13.137    cpu/Data__path/ff/q_reg[27]_0[3]
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.306    13.443 f  cpu/Data__path/ff/reg_file_reg_r1_0_15_24_29_i_12/O
                         net (fo=4, routed)           1.000    14.443    cpu/Data__path/ff/alu_result[27]
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    14.567 f  cpu/Data__path/ff/RAM[21][31]_i_10/O
                         net (fo=1, routed)           0.420    14.987    cpu/Data__path/ff/RAM[21][31]_i_10_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.111 f  cpu/Data__path/ff/RAM[21][31]_i_8/O
                         net (fo=64, routed)          1.188    16.299    cpu/Data__path/ff/RAM[21][31]_i_8_n_0
    SLICE_X15Y97         LUT4 (Prop_lut4_I3_O)        0.150    16.449 r  cpu/Data__path/ff/RAM[62][31]_i_1/O
                         net (fo=32, routed)          1.900    18.349    Data_mem/RAM_reg[62][31]_0[0]
    SLICE_X54Y102        FDRE                                         r  Data_mem/RAM_reg[62][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.489    19.911    Data_mem/clk_IBUF_BUFG
    SLICE_X54Y102        FDRE                                         r  Data_mem/RAM_reg[62][19]/C
                         clock pessimism              0.180    20.091    
                         clock uncertainty           -0.035    20.056    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.371    19.685    Data_mem/RAM_reg[62][19]
  -------------------------------------------------------------------
                         required time                         19.685    
                         arrival time                         -18.349    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            Data_mem/RAM_reg[61][17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.102ns  (logic 4.791ns (36.566%)  route 8.311ns (63.434%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 19.911 - 15.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.636     5.239    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.709     6.403    cpu/Data__path/plus4/Q[2]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.925 r  cpu/Data__path/plus4/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/Data__path/plus4/sum_carry_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  cpu/Data__path/plus4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.039    cpu/Data__path/plus4/sum_carry__0_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  cpu/Data__path/plus4/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.154    cpu/Data__path/plus4/sum_carry__1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.376 r  cpu/Data__path/plus4/sum_carry__2/O[0]
                         net (fo=2, routed)           0.660     8.036    cpu/Data__path/plus8/a[12]
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     8.848 r  cpu/Data__path/plus8/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.848    cpu/Data__path/plus8/sum_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.067 r  cpu/Data__path/plus8/sum_carry__3/O[0]
                         net (fo=3, routed)           0.966    10.033    cpu/Data__path/plus8/r15[16]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.323    10.356 r  cpu/Data__path/plus8/RAM[21][17]_i_1/O
                         net (fo=67, routed)          0.777    11.133    cpu/Data__path/ff/alu_result0_carry__3[7]
    SLICE_X35Y100        LUT5 (Prop_lut5_I3_O)        0.326    11.459 r  cpu/Data__path/ff/alu_result0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.459    cpu/Data__path/ALU_/reg_file_reg_r1_0_15_12_17_i_18_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.009 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.009    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.123    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.436 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.701    13.137    cpu/Data__path/ff/q_reg[27]_0[3]
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.306    13.443 f  cpu/Data__path/ff/reg_file_reg_r1_0_15_24_29_i_12/O
                         net (fo=4, routed)           1.000    14.443    cpu/Data__path/ff/alu_result[27]
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    14.567 f  cpu/Data__path/ff/RAM[21][31]_i_10/O
                         net (fo=1, routed)           0.420    14.987    cpu/Data__path/ff/RAM[21][31]_i_10_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.111 f  cpu/Data__path/ff/RAM[21][31]_i_8/O
                         net (fo=64, routed)          1.334    16.445    cpu/Data__path/ff/RAM[21][31]_i_8_n_0
    SLICE_X15Y98         LUT4 (Prop_lut4_I3_O)        0.152    16.597 r  cpu/Data__path/ff/RAM[61][31]_i_1/O
                         net (fo=32, routed)          1.744    18.341    Data_mem/RAM_reg[61][31]_0[0]
    SLICE_X54Y101        FDRE                                         r  Data_mem/RAM_reg[61][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.489    19.911    Data_mem/clk_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  Data_mem/RAM_reg[61][17]/C
                         clock pessimism              0.180    20.091    
                         clock uncertainty           -0.035    20.056    
    SLICE_X54Y101        FDRE (Setup_fdre_C_CE)      -0.377    19.679    Data_mem/RAM_reg[61][17]
  -------------------------------------------------------------------
                         required time                         19.679    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            Data_mem/RAM_reg[61][18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.102ns  (logic 4.791ns (36.566%)  route 8.311ns (63.434%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 19.911 - 15.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.636     5.239    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.709     6.403    cpu/Data__path/plus4/Q[2]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.925 r  cpu/Data__path/plus4/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/Data__path/plus4/sum_carry_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  cpu/Data__path/plus4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.039    cpu/Data__path/plus4/sum_carry__0_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  cpu/Data__path/plus4/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.154    cpu/Data__path/plus4/sum_carry__1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.376 r  cpu/Data__path/plus4/sum_carry__2/O[0]
                         net (fo=2, routed)           0.660     8.036    cpu/Data__path/plus8/a[12]
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     8.848 r  cpu/Data__path/plus8/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.848    cpu/Data__path/plus8/sum_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.067 r  cpu/Data__path/plus8/sum_carry__3/O[0]
                         net (fo=3, routed)           0.966    10.033    cpu/Data__path/plus8/r15[16]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.323    10.356 r  cpu/Data__path/plus8/RAM[21][17]_i_1/O
                         net (fo=67, routed)          0.777    11.133    cpu/Data__path/ff/alu_result0_carry__3[7]
    SLICE_X35Y100        LUT5 (Prop_lut5_I3_O)        0.326    11.459 r  cpu/Data__path/ff/alu_result0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.459    cpu/Data__path/ALU_/reg_file_reg_r1_0_15_12_17_i_18_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.009 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.009    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.123    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.436 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.701    13.137    cpu/Data__path/ff/q_reg[27]_0[3]
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.306    13.443 f  cpu/Data__path/ff/reg_file_reg_r1_0_15_24_29_i_12/O
                         net (fo=4, routed)           1.000    14.443    cpu/Data__path/ff/alu_result[27]
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    14.567 f  cpu/Data__path/ff/RAM[21][31]_i_10/O
                         net (fo=1, routed)           0.420    14.987    cpu/Data__path/ff/RAM[21][31]_i_10_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.111 f  cpu/Data__path/ff/RAM[21][31]_i_8/O
                         net (fo=64, routed)          1.334    16.445    cpu/Data__path/ff/RAM[21][31]_i_8_n_0
    SLICE_X15Y98         LUT4 (Prop_lut4_I3_O)        0.152    16.597 r  cpu/Data__path/ff/RAM[61][31]_i_1/O
                         net (fo=32, routed)          1.744    18.341    Data_mem/RAM_reg[61][31]_0[0]
    SLICE_X54Y101        FDRE                                         r  Data_mem/RAM_reg[61][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.489    19.911    Data_mem/clk_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  Data_mem/RAM_reg[61][18]/C
                         clock pessimism              0.180    20.091    
                         clock uncertainty           -0.035    20.056    
    SLICE_X54Y101        FDRE (Setup_fdre_C_CE)      -0.377    19.679    Data_mem/RAM_reg[61][18]
  -------------------------------------------------------------------
                         required time                         19.679    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            Data_mem/RAM_reg[61][19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.102ns  (logic 4.791ns (36.566%)  route 8.311ns (63.434%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 19.911 - 15.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.636     5.239    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.709     6.403    cpu/Data__path/plus4/Q[2]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.925 r  cpu/Data__path/plus4/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/Data__path/plus4/sum_carry_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  cpu/Data__path/plus4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.039    cpu/Data__path/plus4/sum_carry__0_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  cpu/Data__path/plus4/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.154    cpu/Data__path/plus4/sum_carry__1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.376 r  cpu/Data__path/plus4/sum_carry__2/O[0]
                         net (fo=2, routed)           0.660     8.036    cpu/Data__path/plus8/a[12]
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     8.848 r  cpu/Data__path/plus8/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.848    cpu/Data__path/plus8/sum_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.067 r  cpu/Data__path/plus8/sum_carry__3/O[0]
                         net (fo=3, routed)           0.966    10.033    cpu/Data__path/plus8/r15[16]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.323    10.356 r  cpu/Data__path/plus8/RAM[21][17]_i_1/O
                         net (fo=67, routed)          0.777    11.133    cpu/Data__path/ff/alu_result0_carry__3[7]
    SLICE_X35Y100        LUT5 (Prop_lut5_I3_O)        0.326    11.459 r  cpu/Data__path/ff/alu_result0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.459    cpu/Data__path/ALU_/reg_file_reg_r1_0_15_12_17_i_18_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.009 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.009    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.123    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.436 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.701    13.137    cpu/Data__path/ff/q_reg[27]_0[3]
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.306    13.443 f  cpu/Data__path/ff/reg_file_reg_r1_0_15_24_29_i_12/O
                         net (fo=4, routed)           1.000    14.443    cpu/Data__path/ff/alu_result[27]
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    14.567 f  cpu/Data__path/ff/RAM[21][31]_i_10/O
                         net (fo=1, routed)           0.420    14.987    cpu/Data__path/ff/RAM[21][31]_i_10_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.111 f  cpu/Data__path/ff/RAM[21][31]_i_8/O
                         net (fo=64, routed)          1.334    16.445    cpu/Data__path/ff/RAM[21][31]_i_8_n_0
    SLICE_X15Y98         LUT4 (Prop_lut4_I3_O)        0.152    16.597 r  cpu/Data__path/ff/RAM[61][31]_i_1/O
                         net (fo=32, routed)          1.744    18.341    Data_mem/RAM_reg[61][31]_0[0]
    SLICE_X54Y101        FDRE                                         r  Data_mem/RAM_reg[61][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.489    19.911    Data_mem/clk_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  Data_mem/RAM_reg[61][19]/C
                         clock pessimism              0.180    20.091    
                         clock uncertainty           -0.035    20.056    
    SLICE_X54Y101        FDRE (Setup_fdre_C_CE)      -0.377    19.679    Data_mem/RAM_reg[61][19]
  -------------------------------------------------------------------
                         required time                         19.679    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            Data_mem/RAM_reg[61][28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.098ns  (logic 4.791ns (36.578%)  route 8.307ns (63.422%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 19.909 - 15.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.636     5.239    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.709     6.403    cpu/Data__path/plus4/Q[2]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.925 r  cpu/Data__path/plus4/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/Data__path/plus4/sum_carry_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  cpu/Data__path/plus4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.039    cpu/Data__path/plus4/sum_carry__0_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  cpu/Data__path/plus4/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.154    cpu/Data__path/plus4/sum_carry__1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.376 r  cpu/Data__path/plus4/sum_carry__2/O[0]
                         net (fo=2, routed)           0.660     8.036    cpu/Data__path/plus8/a[12]
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     8.848 r  cpu/Data__path/plus8/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.848    cpu/Data__path/plus8/sum_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.067 r  cpu/Data__path/plus8/sum_carry__3/O[0]
                         net (fo=3, routed)           0.966    10.033    cpu/Data__path/plus8/r15[16]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.323    10.356 r  cpu/Data__path/plus8/RAM[21][17]_i_1/O
                         net (fo=67, routed)          0.777    11.133    cpu/Data__path/ff/alu_result0_carry__3[7]
    SLICE_X35Y100        LUT5 (Prop_lut5_I3_O)        0.326    11.459 r  cpu/Data__path/ff/alu_result0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.459    cpu/Data__path/ALU_/reg_file_reg_r1_0_15_12_17_i_18_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.009 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.009    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.123    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.436 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.701    13.137    cpu/Data__path/ff/q_reg[27]_0[3]
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.306    13.443 f  cpu/Data__path/ff/reg_file_reg_r1_0_15_24_29_i_12/O
                         net (fo=4, routed)           1.000    14.443    cpu/Data__path/ff/alu_result[27]
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    14.567 f  cpu/Data__path/ff/RAM[21][31]_i_10/O
                         net (fo=1, routed)           0.420    14.987    cpu/Data__path/ff/RAM[21][31]_i_10_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.111 f  cpu/Data__path/ff/RAM[21][31]_i_8/O
                         net (fo=64, routed)          1.334    16.445    cpu/Data__path/ff/RAM[21][31]_i_8_n_0
    SLICE_X15Y98         LUT4 (Prop_lut4_I3_O)        0.152    16.597 r  cpu/Data__path/ff/RAM[61][31]_i_1/O
                         net (fo=32, routed)          1.740    18.337    Data_mem/RAM_reg[61][31]_0[0]
    SLICE_X54Y107        FDRE                                         r  Data_mem/RAM_reg[61][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.487    19.909    Data_mem/clk_IBUF_BUFG
    SLICE_X54Y107        FDRE                                         r  Data_mem/RAM_reg[61][28]/C
                         clock pessimism              0.180    20.089    
                         clock uncertainty           -0.035    20.054    
    SLICE_X54Y107        FDRE (Setup_fdre_C_CE)      -0.377    19.677    Data_mem/RAM_reg[61][28]
  -------------------------------------------------------------------
                         required time                         19.677    
                         arrival time                         -18.337    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            Data_mem/RAM_reg[61][29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.084ns  (logic 4.791ns (36.618%)  route 8.293ns (63.382%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 19.910 - 15.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.636     5.239    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.709     6.403    cpu/Data__path/plus4/Q[2]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.925 r  cpu/Data__path/plus4/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/Data__path/plus4/sum_carry_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  cpu/Data__path/plus4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.039    cpu/Data__path/plus4/sum_carry__0_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  cpu/Data__path/plus4/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.154    cpu/Data__path/plus4/sum_carry__1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.376 r  cpu/Data__path/plus4/sum_carry__2/O[0]
                         net (fo=2, routed)           0.660     8.036    cpu/Data__path/plus8/a[12]
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     8.848 r  cpu/Data__path/plus8/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.848    cpu/Data__path/plus8/sum_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.067 r  cpu/Data__path/plus8/sum_carry__3/O[0]
                         net (fo=3, routed)           0.966    10.033    cpu/Data__path/plus8/r15[16]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.323    10.356 r  cpu/Data__path/plus8/RAM[21][17]_i_1/O
                         net (fo=67, routed)          0.777    11.133    cpu/Data__path/ff/alu_result0_carry__3[7]
    SLICE_X35Y100        LUT5 (Prop_lut5_I3_O)        0.326    11.459 r  cpu/Data__path/ff/alu_result0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.459    cpu/Data__path/ALU_/reg_file_reg_r1_0_15_12_17_i_18_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.009 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.009    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.123    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.436 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.701    13.137    cpu/Data__path/ff/q_reg[27]_0[3]
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.306    13.443 f  cpu/Data__path/ff/reg_file_reg_r1_0_15_24_29_i_12/O
                         net (fo=4, routed)           1.000    14.443    cpu/Data__path/ff/alu_result[27]
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    14.567 f  cpu/Data__path/ff/RAM[21][31]_i_10/O
                         net (fo=1, routed)           0.420    14.987    cpu/Data__path/ff/RAM[21][31]_i_10_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.111 f  cpu/Data__path/ff/RAM[21][31]_i_8/O
                         net (fo=64, routed)          1.334    16.445    cpu/Data__path/ff/RAM[21][31]_i_8_n_0
    SLICE_X15Y98         LUT4 (Prop_lut4_I3_O)        0.152    16.597 r  cpu/Data__path/ff/RAM[61][31]_i_1/O
                         net (fo=32, routed)          1.725    18.322    Data_mem/RAM_reg[61][31]_0[0]
    SLICE_X54Y104        FDRE                                         r  Data_mem/RAM_reg[61][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.488    19.910    Data_mem/clk_IBUF_BUFG
    SLICE_X54Y104        FDRE                                         r  Data_mem/RAM_reg[61][29]/C
                         clock pessimism              0.180    20.090    
                         clock uncertainty           -0.035    20.055    
    SLICE_X54Y104        FDRE (Setup_fdre_C_CE)      -0.377    19.678    Data_mem/RAM_reg[61][29]
  -------------------------------------------------------------------
                         required time                         19.678    
                         arrival time                         -18.322    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            Data_mem/RAM_reg[59][28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.229ns  (logic 4.763ns (36.005%)  route 8.466ns (63.995%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 19.910 - 15.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.636     5.239    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.709     6.403    cpu/Data__path/plus4/Q[2]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.925 r  cpu/Data__path/plus4/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/Data__path/plus4/sum_carry_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  cpu/Data__path/plus4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.039    cpu/Data__path/plus4/sum_carry__0_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  cpu/Data__path/plus4/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.154    cpu/Data__path/plus4/sum_carry__1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.376 r  cpu/Data__path/plus4/sum_carry__2/O[0]
                         net (fo=2, routed)           0.660     8.036    cpu/Data__path/plus8/a[12]
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     8.848 r  cpu/Data__path/plus8/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.848    cpu/Data__path/plus8/sum_carry__2_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.067 r  cpu/Data__path/plus8/sum_carry__3/O[0]
                         net (fo=3, routed)           0.966    10.033    cpu/Data__path/plus8/r15[16]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.323    10.356 r  cpu/Data__path/plus8/RAM[21][17]_i_1/O
                         net (fo=67, routed)          0.777    11.133    cpu/Data__path/ff/alu_result0_carry__3[7]
    SLICE_X35Y100        LUT5 (Prop_lut5_I3_O)        0.326    11.459 r  cpu/Data__path/ff/alu_result0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.459    cpu/Data__path/ALU_/reg_file_reg_r1_0_15_12_17_i_18_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.009 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.009    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.123    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.436 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.701    13.137    cpu/Data__path/ff/q_reg[27]_0[3]
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.306    13.443 f  cpu/Data__path/ff/reg_file_reg_r1_0_15_24_29_i_12/O
                         net (fo=4, routed)           1.000    14.443    cpu/Data__path/ff/alu_result[27]
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    14.567 f  cpu/Data__path/ff/RAM[21][31]_i_10/O
                         net (fo=1, routed)           0.420    14.987    cpu/Data__path/ff/RAM[21][31]_i_10_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.111 f  cpu/Data__path/ff/RAM[21][31]_i_8/O
                         net (fo=64, routed)          1.334    16.445    cpu/Data__path/ff/RAM[21][31]_i_8_n_0
    SLICE_X15Y98         LUT4 (Prop_lut4_I3_O)        0.124    16.569 r  cpu/Data__path/ff/RAM[59][31]_i_1/O
                         net (fo=32, routed)          1.898    18.467    Data_mem/RAM_reg[59][31]_0[0]
    SLICE_X54Y106        FDRE                                         r  Data_mem/RAM_reg[59][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.488    19.910    Data_mem/clk_IBUF_BUFG
    SLICE_X54Y106        FDRE                                         r  Data_mem/RAM_reg[59][28]/C
                         clock pessimism              0.180    20.090    
                         clock uncertainty           -0.035    20.055    
    SLICE_X54Y106        FDRE (Setup_fdre_C_CE)      -0.169    19.886    Data_mem/RAM_reg[59][28]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -18.467    
  -------------------------------------------------------------------
                         slack                                  1.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cpu/controler/cond_logic/ff1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            cpu/controler/cond_logic/ff1/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.565     1.484    cpu/controler/cond_logic/ff1/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cpu/controler/cond_logic/ff1/q_reg[1]/Q
                         net (fo=2, routed)           0.168     1.794    cpu/controler/cond_logic/ff1/alu_flag_check[1]
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  cpu/controler/cond_logic/ff1/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    cpu/controler/cond_logic/ff1/q[1]_i_1_n_0
    SLICE_X33Y104        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.836     2.001    cpu/controler/cond_logic/ff1/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[1]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X33Y104        FDRE (Hold_fdre_C_D)         0.091     1.575    cpu/controler/cond_logic/ff1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            cpu/Data__path/ff/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.570     1.489    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X36Y95         FDCE                                         r  cpu/Data__path/ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  cpu/Data__path/ff/q_reg[0]/Q
                         net (fo=7, routed)           0.196     1.826    cpu/Data__path/ff/Q[0]
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.871 r  cpu/Data__path/ff/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    cpu/Data__path/ff/d[0]
    SLICE_X36Y95         FDCE                                         r  cpu/Data__path/ff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.841     2.006    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X36Y95         FDCE                                         r  cpu/Data__path/ff/q_reg[0]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X36Y95         FDCE (Hold_fdce_C_D)         0.091     1.580    cpu/Data__path/ff/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cpu/controler/cond_logic/ff1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            cpu/controler/cond_logic/ff1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.566     1.485    cpu/controler/cond_logic/ff1/clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cpu/controler/cond_logic/ff1/q_reg[0]/Q
                         net (fo=2, routed)           0.230     1.856    cpu/controler/cond_logic/ff1/alu_flag_check[0]
    SLICE_X33Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.901 r  cpu/controler/cond_logic/ff1/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    cpu/controler/cond_logic/ff1/q[0]_i_1_n_0
    SLICE_X33Y102        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.837     2.002    cpu/controler/cond_logic/ff1/clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.092     1.577    cpu/controler/cond_logic/ff1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 cpu/controler/cond_logic/ff2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            cpu/controler/cond_logic/ff2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.565     1.484    cpu/controler/cond_logic/ff2/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  cpu/controler/cond_logic/ff2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cpu/controler/cond_logic/ff2/q_reg[0]/Q
                         net (fo=2, routed)           0.231     1.857    cpu/controler/cond_logic/ff2/alu_flag_check[0]
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.045     1.902 r  cpu/controler/cond_logic/ff2/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.902    cpu/controler/cond_logic/ff2/q[0]_i_1_n_0
    SLICE_X33Y104        FDRE                                         r  cpu/controler/cond_logic/ff2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.836     2.001    cpu/controler/cond_logic/ff2/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  cpu/controler/cond_logic/ff2/q_reg[0]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X33Y104        FDRE (Hold_fdre_C_D)         0.092     1.576    cpu/controler/cond_logic/ff2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            cpu/Data__path/ff/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.395ns (53.114%)  route 0.349ns (46.886%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.566     1.485    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X33Y101        FDCE                                         r  cpu/Data__path/ff/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  cpu/Data__path/ff/q_reg[11]/Q
                         net (fo=1, routed)           0.234     1.860    cpu/Data__path/plus4/Q[10]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.004 r  cpu/Data__path/plus4/sum_carry__1/O[3]
                         net (fo=2, routed)           0.115     2.119    cpu/Data__path/ff/a[11]
    SLICE_X41Y99         LUT5 (Prop_lut5_I4_O)        0.110     2.229 r  cpu/Data__path/ff/q[12]_i_1/O
                         net (fo=1, routed)           0.000     2.229    cpu/Data__path/ff/d[12]
    SLICE_X41Y99         FDCE                                         r  cpu/Data__path/ff/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.841     2.006    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X41Y99         FDCE                                         r  cpu/Data__path/ff/q_reg[12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X41Y99         FDCE (Hold_fdce_C_D)         0.092     1.852    cpu/Data__path/ff/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            cpu/Data__path/ff/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.501ns (66.221%)  route 0.256ns (33.779%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.569     1.488    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X41Y98         FDCE                                         r  cpu/Data__path/ff/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  cpu/Data__path/ff/q_reg[7]/Q
                         net (fo=1, routed)           0.094     1.724    cpu/Data__path/plus4/Q[6]
    SLICE_X39Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.884 r  cpu/Data__path/plus4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.884    cpu/Data__path/plus4/sum_carry__0_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.923 r  cpu/Data__path/plus4/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.923    cpu/Data__path/plus4/sum_carry__1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  cpu/Data__path/plus4/sum_carry__2/O[0]
                         net (fo=2, routed)           0.161     2.138    cpu/Data__path/ff/a[12]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.107     2.245 r  cpu/Data__path/ff/q[13]_i_1/O
                         net (fo=1, routed)           0.000     2.245    cpu/Data__path/ff/d[13]
    SLICE_X40Y101        FDCE                                         r  cpu/Data__path/ff/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.835     2.000    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X40Y101        FDCE                                         r  cpu/Data__path/ff/q_reg[13]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X40Y101        FDCE (Hold_fdce_C_D)         0.091     1.845    cpu/Data__path/ff/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.912%)  route 0.592ns (76.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.569     1.488    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.246     1.875    cpu/Data__path/ff/Q[3]
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.920 r  cpu/Data__path/ff/reg_file_reg_r1_0_15_0_5_i_15/O
                         net (fo=95, routed)          0.346     2.266    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/ADDRD0
    SLICE_X38Y96         RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.840     2.005    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/WCLK
    SLICE_X38Y96         RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X38Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.912%)  route 0.592ns (76.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.569     1.488    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.246     1.875    cpu/Data__path/ff/Q[3]
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.920 r  cpu/Data__path/ff/reg_file_reg_r1_0_15_0_5_i_15/O
                         net (fo=95, routed)          0.346     2.266    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/ADDRD0
    SLICE_X38Y96         RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.840     2.005    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/WCLK
    SLICE_X38Y96         RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X38Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.912%)  route 0.592ns (76.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.569     1.488    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.246     1.875    cpu/Data__path/ff/Q[3]
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.920 r  cpu/Data__path/ff/reg_file_reg_r1_0_15_0_5_i_15/O
                         net (fo=95, routed)          0.346     2.266    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/ADDRD0
    SLICE_X38Y96         RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.840     2.005    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/WCLK
    SLICE_X38Y96         RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X38Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.912%)  route 0.592ns (76.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.569     1.488    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=49, routed)          0.246     1.875    cpu/Data__path/ff/Q[3]
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.920 r  cpu/Data__path/ff/reg_file_reg_r1_0_15_0_5_i_15/O
                         net (fo=95, routed)          0.346     2.266    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/ADDRD0
    SLICE_X38Y96         RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.840     2.005    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/WCLK
    SLICE_X38Y96         RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X38Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.431    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X12Y87    Data_mem/RAM_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X44Y99    Data_mem/RAM_reg[0][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X12Y99    Data_mem/RAM_reg[0][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X42Y92    Data_mem/RAM_reg[0][12]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X36Y100   Data_mem/RAM_reg[0][13]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X44Y99    Data_mem/RAM_reg[0][14]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X36Y101   Data_mem/RAM_reg[0][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X42Y92    Data_mem/RAM_reg[0][16]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X44Y99    Data_mem/RAM_reg[0][17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y96    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 4.008ns (55.730%)  route 3.184ns (44.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.644     5.247    Data_mem/clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  Data_mem/RAM_reg[21][10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.456     5.703 r  Data_mem/RAM_reg[21][10]_lopt_replica/Q
                         net (fo=1, routed)           3.184     8.887    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.439 r  data_mem_RAM_21_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.439    data_mem_RAM_21[10]
    U14                                                               r  data_mem_RAM_21[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 4.072ns (56.800%)  route 3.097ns (43.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.646     5.249    Data_mem/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  Data_mem/RAM_reg[21][13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.518     5.767 r  Data_mem/RAM_reg[21][13]_lopt_replica/Q
                         net (fo=1, routed)           3.097     8.864    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         3.554    12.418 r  data_mem_RAM_21_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.418    data_mem_RAM_21[13]
    V14                                                               r  data_mem_RAM_21[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 4.007ns (55.831%)  route 3.170ns (44.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.623     5.225    Data_mem/clk_IBUF_BUFG
    SLICE_X28Y111        FDRE                                         r  Data_mem/RAM_reg[21][29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  Data_mem/RAM_reg[21][29]_lopt_replica/Q
                         net (fo=1, routed)           3.170     8.851    lopt_21
    F13                  OBUF (Prop_obuf_I_O)         3.551    12.402 r  data_mem_RAM_21_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.402    data_mem_RAM_21[29]
    F13                                                               r  data_mem_RAM_21[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 4.025ns (56.922%)  route 3.046ns (43.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.644     5.247    Data_mem/clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  Data_mem/RAM_reg[21][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  Data_mem/RAM_reg[21][15]_lopt_replica/Q
                         net (fo=1, routed)           3.046     8.749    lopt_6
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.318 r  data_mem_RAM_21_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.318    data_mem_RAM_21[15]
    V11                                                               r  data_mem_RAM_21[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][24]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 4.056ns (57.374%)  route 3.013ns (42.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.627     5.229    Data_mem/clk_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  Data_mem/RAM_reg[21][24]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  Data_mem/RAM_reg[21][24]_lopt_replica/Q
                         net (fo=1, routed)           3.013     8.760    lopt_16
    D14                  OBUF (Prop_obuf_I_O)         3.538    12.298 r  data_mem_RAM_21_OBUF[24]_inst/O
                         net (fo=0)                   0.000    12.298    data_mem_RAM_21[24]
    D14                                                               r  data_mem_RAM_21[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 4.008ns (57.106%)  route 3.010ns (42.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.644     5.247    Data_mem/clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  Data_mem/RAM_reg[21][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  Data_mem/RAM_reg[21][5]_lopt_replica/Q
                         net (fo=1, routed)           3.010     8.713    lopt_27
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.265 r  data_mem_RAM_21_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.265    data_mem_RAM_21[5]
    V17                                                               r  data_mem_RAM_21[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 3.986ns (57.537%)  route 2.941ns (42.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.628     5.230    Data_mem/clk_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  Data_mem/RAM_reg[21][30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.456     5.686 r  Data_mem/RAM_reg[21][30]_lopt_replica/Q
                         net (fo=1, routed)           2.941     8.628    lopt_23
    G13                  OBUF (Prop_obuf_I_O)         3.530    12.157 r  data_mem_RAM_21_OBUF[30]_inst/O
                         net (fo=0)                   0.000    12.157    data_mem_RAM_21[30]
    G13                                                               r  data_mem_RAM_21[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 4.008ns (57.987%)  route 2.904ns (42.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.638     5.241    Data_mem/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  Data_mem/RAM_reg[21][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  Data_mem/RAM_reg[21][12]_lopt_replica/Q
                         net (fo=1, routed)           2.904     8.600    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.152 r  data_mem_RAM_21_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.152    data_mem_RAM_21[12]
    V15                                                               r  data_mem_RAM_21[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.787ns  (logic 4.026ns (59.324%)  route 2.761ns (40.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.644     5.247    Data_mem/clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  Data_mem/RAM_reg[21][14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  Data_mem/RAM_reg[21][14]_lopt_replica/Q
                         net (fo=1, routed)           2.761     8.463    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.034 r  data_mem_RAM_21_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.034    data_mem_RAM_21[14]
    V12                                                               r  data_mem_RAM_21[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.761ns  (logic 4.010ns (59.314%)  route 2.751ns (40.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.638     5.241    Data_mem/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  Data_mem/RAM_reg[21][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  Data_mem/RAM_reg[21][9]_lopt_replica/Q
                         net (fo=1, routed)           2.751     8.448    lopt_31
    T15                  OBUF (Prop_obuf_I_O)         3.554    12.002 r  data_mem_RAM_21_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.002    data_mem_RAM_21[9]
    T15                                                               r  data_mem_RAM_21[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][22]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.403ns (74.578%)  route 0.478ns (25.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.569     1.488    Data_mem/clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  Data_mem/RAM_reg[21][22]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  Data_mem/RAM_reg[21][22]_lopt_replica/Q
                         net (fo=1, routed)           0.478     2.131    lopt_14
    F18                  OBUF (Prop_obuf_I_O)         1.239     3.369 r  data_mem_RAM_21_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.369    data_mem_RAM_21[22]
    F18                                                               r  data_mem_RAM_21[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][23]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.408ns (74.733%)  route 0.476ns (25.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.569     1.488    Data_mem/clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  Data_mem/RAM_reg[21][23]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  Data_mem/RAM_reg[21][23]_lopt_replica/Q
                         net (fo=1, routed)           0.476     2.129    lopt_15
    G18                  OBUF (Prop_obuf_I_O)         1.244     3.373 r  data_mem_RAM_21_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.373    data_mem_RAM_21[23]
    G18                                                               r  data_mem_RAM_21[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.416ns (74.842%)  route 0.476ns (25.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.572     1.491    Data_mem/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  Data_mem/RAM_reg[21][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  Data_mem/RAM_reg[21][4]_lopt_replica/Q
                         net (fo=1, routed)           0.476     2.131    lopt_26
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.384 r  data_mem_RAM_21_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.384    data_mem_RAM_21[4]
    R18                                                               r  data_mem_RAM_21[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.400ns (73.405%)  route 0.507ns (26.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.570     1.489    Data_mem/clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  Data_mem/RAM_reg[21][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  Data_mem/RAM_reg[21][1]_lopt_replica/Q
                         net (fo=1, routed)           0.507     2.161    lopt_11
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.397 r  data_mem_RAM_21_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.397    data_mem_RAM_21[1]
    K15                                                               r  data_mem_RAM_21[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.386ns (71.157%)  route 0.562ns (28.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.568     1.487    Data_mem/clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  Data_mem/RAM_reg[21][19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  Data_mem/RAM_reg[21][19]_lopt_replica/Q
                         net (fo=1, routed)           0.562     2.213    lopt_10
    G17                  OBUF (Prop_obuf_I_O)         1.222     3.435 r  data_mem_RAM_21_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.435    data_mem_RAM_21[19]
    G17                                                               r  data_mem_RAM_21[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][18]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.413ns (72.419%)  route 0.538ns (27.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.569     1.488    Data_mem/clk_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  Data_mem/RAM_reg[21][18]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  Data_mem/RAM_reg[21][18]_lopt_replica/Q
                         net (fo=1, routed)           0.538     2.190    lopt_9
    E18                  OBUF (Prop_obuf_I_O)         1.249     3.439 r  data_mem_RAM_21_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.439    data_mem_RAM_21[18]
    E18                                                               r  data_mem_RAM_21[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][20]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.401ns (71.410%)  route 0.561ns (28.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.567     1.486    Data_mem/clk_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  Data_mem/RAM_reg[21][20]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  Data_mem/RAM_reg[21][20]_lopt_replica/Q
                         net (fo=1, routed)           0.561     2.211    lopt_12
    D17                  OBUF (Prop_obuf_I_O)         1.237     3.448 r  data_mem_RAM_21_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.448    data_mem_RAM_21[20]
    D17                                                               r  data_mem_RAM_21[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.392ns (70.238%)  route 0.590ns (29.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.567     1.486    Data_mem/clk_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  Data_mem/RAM_reg[21][27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  Data_mem/RAM_reg[21][27]_lopt_replica/Q
                         net (fo=1, routed)           0.590     2.240    lopt_19
    H14                  OBUF (Prop_obuf_I_O)         1.228     3.468 r  data_mem_RAM_21_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.468    data_mem_RAM_21[27]
    H14                                                               r  data_mem_RAM_21[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][16]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.430ns (72.100%)  route 0.553ns (27.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.569     1.488    Data_mem/clk_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  Data_mem/RAM_reg[21][16]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  Data_mem/RAM_reg[21][16]_lopt_replica/Q
                         net (fo=1, routed)           0.553     2.206    lopt_7
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.471 r  data_mem_RAM_21_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.471    data_mem_RAM_21[16]
    C17                                                               r  data_mem_RAM_21[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_mem_RAM_21[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.417ns (70.008%)  route 0.607ns (29.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.569     1.488    Data_mem/clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  Data_mem/RAM_reg[21][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  Data_mem/RAM_reg[21][2]_lopt_replica/Q
                         net (fo=1, routed)           0.607     2.260    lopt_22
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.513 r  data_mem_RAM_21_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.513    data_mem_RAM_21[2]
    J13                                                               r  data_mem_RAM_21[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.865ns  (logic 1.507ns (25.694%)  route 4.358ns (74.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=35, routed)          4.358     5.865    cpu/Data__path/ff/AR[0]
    SLICE_X40Y97         FDCE                                         f  cpu/Data__path/ff/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.519     4.942    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.865ns  (logic 1.507ns (25.694%)  route 4.358ns (74.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=35, routed)          4.358     5.865    cpu/Data__path/ff/AR[0]
    SLICE_X40Y97         FDCE                                         f  cpu/Data__path/ff/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.519     4.942    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.650ns  (logic 1.507ns (26.673%)  route 4.143ns (73.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=35, routed)          4.143     5.650    cpu/Data__path/ff/AR[0]
    SLICE_X43Y97         FDCE                                         f  cpu/Data__path/ff/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.516     4.939    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.650ns  (logic 1.507ns (26.673%)  route 4.143ns (73.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=35, routed)          4.143     5.650    cpu/Data__path/ff/AR[0]
    SLICE_X43Y97         FDCE                                         f  cpu/Data__path/ff/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.516     4.939    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X43Y97         FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.440ns  (logic 1.507ns (27.700%)  route 3.933ns (72.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.933     5.440    cpu/Data__path/ff/AR[0]
    SLICE_X41Y98         FDCE                                         f  cpu/Data__path/ff/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.519     4.942    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X41Y98         FDCE                                         r  cpu/Data__path/ff/q_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.440ns  (logic 1.507ns (27.700%)  route 3.933ns (72.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.933     5.440    cpu/Data__path/ff/AR[0]
    SLICE_X41Y98         FDCE                                         f  cpu/Data__path/ff/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.519     4.942    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X41Y98         FDCE                                         r  cpu/Data__path/ff/q_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.353ns  (logic 1.507ns (28.152%)  route 3.846ns (71.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.846     5.353    cpu/Data__path/ff/AR[0]
    SLICE_X40Y99         FDCE                                         f  cpu/Data__path/ff/q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.519     4.942    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  cpu/Data__path/ff/q_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.507ns (28.175%)  route 3.842ns (71.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.842     5.349    cpu/Data__path/ff/AR[0]
    SLICE_X41Y99         FDCE                                         f  cpu/Data__path/ff/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.519     4.942    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X41Y99         FDCE                                         r  cpu/Data__path/ff/q_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.507ns (28.175%)  route 3.842ns (71.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.842     5.349    cpu/Data__path/ff/AR[0]
    SLICE_X41Y99         FDCE                                         f  cpu/Data__path/ff/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.519     4.942    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X41Y99         FDCE                                         r  cpu/Data__path/ff/q_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.507ns (28.175%)  route 3.842ns (71.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.842     5.349    cpu/Data__path/ff/AR[0]
    SLICE_X41Y99         FDCE                                         f  cpu/Data__path/ff/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        1.519     4.942    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X41Y99         FDCE                                         r  cpu/Data__path/ff/q_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/controler/cond_logic/ff1/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.275ns (17.290%)  route 1.314ns (82.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=35, routed)          1.314     1.588    cpu/controler/cond_logic/ff1/AR[0]
    SLICE_X33Y104        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.836     2.001    cpu/controler/cond_logic/ff1/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/controler/cond_logic/ff2/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.275ns (17.290%)  route 1.314ns (82.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=35, routed)          1.314     1.588    cpu/controler/cond_logic/ff2/AR[0]
    SLICE_X33Y104        FDRE                                         r  cpu/controler/cond_logic/ff2/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.836     2.001    cpu/controler/cond_logic/ff2/clk_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  cpu/controler/cond_logic/ff2/q_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.275ns (17.116%)  route 1.330ns (82.884%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.330     1.604    cpu/Data__path/ff/AR[0]
    SLICE_X37Y103        FDCE                                         f  cpu/Data__path/ff/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.835     2.000    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X37Y103        FDCE                                         r  cpu/Data__path/ff/q_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.275ns (17.116%)  route 1.330ns (82.884%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.330     1.604    cpu/Data__path/ff/AR[0]
    SLICE_X37Y103        FDCE                                         f  cpu/Data__path/ff/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.835     2.000    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X37Y103        FDCE                                         r  cpu/Data__path/ff/q_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.275ns (16.845%)  route 1.355ns (83.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.355     1.630    cpu/Data__path/ff/AR[0]
    SLICE_X32Y100        FDCE                                         f  cpu/Data__path/ff/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.837     2.002    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X32Y100        FDCE                                         r  cpu/Data__path/ff/q_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.275ns (15.897%)  route 1.453ns (84.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.453     1.727    cpu/Data__path/ff/AR[0]
    SLICE_X39Y105        FDCE                                         f  cpu/Data__path/ff/q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.834     1.999    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X39Y105        FDCE                                         r  cpu/Data__path/ff/q_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.275ns (15.897%)  route 1.453ns (84.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.453     1.727    cpu/Data__path/ff/AR[0]
    SLICE_X39Y105        FDCE                                         f  cpu/Data__path/ff/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.834     1.999    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X39Y105        FDCE                                         r  cpu/Data__path/ff/q_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.275ns (15.897%)  route 1.453ns (84.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.453     1.727    cpu/Data__path/ff/AR[0]
    SLICE_X39Y105        FDCE                                         f  cpu/Data__path/ff/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.834     1.999    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X39Y105        FDCE                                         r  cpu/Data__path/ff/q_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.275ns (15.701%)  route 1.474ns (84.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.474     1.749    cpu/Data__path/ff/AR[0]
    SLICE_X40Y105        FDCE                                         f  cpu/Data__path/ff/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.834     1.999    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X40Y105        FDCE                                         r  cpu/Data__path/ff/q_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/Data__path/ff/q_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.275ns (15.701%)  route 1.474ns (84.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.474     1.749    cpu/Data__path/ff/AR[0]
    SLICE_X40Y105        FDCE                                         f  cpu/Data__path/ff/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2203, routed)        0.834     1.999    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X40Y105        FDCE                                         r  cpu/Data__path/ff/q_reg[26]/C





