
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidparse_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019c0 <.init>:
  4019c0:	stp	x29, x30, [sp, #-16]!
  4019c4:	mov	x29, sp
  4019c8:	bl	401f00 <ferror@plt+0x60>
  4019cc:	ldp	x29, x30, [sp], #16
  4019d0:	ret

Disassembly of section .plt:

00000000004019e0 <memcpy@plt-0x20>:
  4019e0:	stp	x16, x30, [sp, #-16]!
  4019e4:	adrp	x16, 416000 <ferror@plt+0x14160>
  4019e8:	ldr	x17, [x16, #4088]
  4019ec:	add	x16, x16, #0xff8
  4019f0:	br	x17
  4019f4:	nop
  4019f8:	nop
  4019fc:	nop

0000000000401a00 <memcpy@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a04:	ldr	x17, [x16]
  401a08:	add	x16, x16, #0x0
  401a0c:	br	x17

0000000000401a10 <_exit@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a14:	ldr	x17, [x16, #8]
  401a18:	add	x16, x16, #0x8
  401a1c:	br	x17

0000000000401a20 <strtoul@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a24:	ldr	x17, [x16, #16]
  401a28:	add	x16, x16, #0x10
  401a2c:	br	x17

0000000000401a30 <strlen@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a34:	ldr	x17, [x16, #24]
  401a38:	add	x16, x16, #0x18
  401a3c:	br	x17

0000000000401a40 <fputs@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a44:	ldr	x17, [x16, #32]
  401a48:	add	x16, x16, #0x20
  401a4c:	br	x17

0000000000401a50 <exit@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a54:	ldr	x17, [x16, #40]
  401a58:	add	x16, x16, #0x28
  401a5c:	br	x17

0000000000401a60 <dup@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a64:	ldr	x17, [x16, #48]
  401a68:	add	x16, x16, #0x30
  401a6c:	br	x17

0000000000401a70 <scols_line_refer_data@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a74:	ldr	x17, [x16, #56]
  401a78:	add	x16, x16, #0x38
  401a7c:	br	x17

0000000000401a80 <strtoll@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a84:	ldr	x17, [x16, #64]
  401a88:	add	x16, x16, #0x40
  401a8c:	br	x17

0000000000401a90 <scols_table_set_name@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15160>
  401a94:	ldr	x17, [x16, #72]
  401a98:	add	x16, x16, #0x48
  401a9c:	br	x17

0000000000401aa0 <strtod@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401aa4:	ldr	x17, [x16, #80]
  401aa8:	add	x16, x16, #0x50
  401aac:	br	x17

0000000000401ab0 <scols_table_enable_noheadings@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ab4:	ldr	x17, [x16, #88]
  401ab8:	add	x16, x16, #0x58
  401abc:	br	x17

0000000000401ac0 <scols_table_new_column@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ac4:	ldr	x17, [x16, #96]
  401ac8:	add	x16, x16, #0x60
  401acc:	br	x17

0000000000401ad0 <localtime_r@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ad4:	ldr	x17, [x16, #104]
  401ad8:	add	x16, x16, #0x68
  401adc:	br	x17

0000000000401ae0 <strftime@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ae4:	ldr	x17, [x16, #112]
  401ae8:	add	x16, x16, #0x70
  401aec:	br	x17

0000000000401af0 <__cxa_atexit@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401af4:	ldr	x17, [x16, #120]
  401af8:	add	x16, x16, #0x78
  401afc:	br	x17

0000000000401b00 <fputc@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b04:	ldr	x17, [x16, #128]
  401b08:	add	x16, x16, #0x80
  401b0c:	br	x17

0000000000401b10 <scols_table_enable_raw@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b14:	ldr	x17, [x16, #136]
  401b18:	add	x16, x16, #0x88
  401b1c:	br	x17

0000000000401b20 <strptime@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b24:	ldr	x17, [x16, #144]
  401b28:	add	x16, x16, #0x90
  401b2c:	br	x17

0000000000401b30 <snprintf@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b34:	ldr	x17, [x16, #152]
  401b38:	add	x16, x16, #0x98
  401b3c:	br	x17

0000000000401b40 <localeconv@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b44:	ldr	x17, [x16, #160]
  401b48:	add	x16, x16, #0xa0
  401b4c:	br	x17

0000000000401b50 <fileno@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b54:	ldr	x17, [x16, #168]
  401b58:	add	x16, x16, #0xa8
  401b5c:	br	x17

0000000000401b60 <time@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b64:	ldr	x17, [x16, #176]
  401b68:	add	x16, x16, #0xb0
  401b6c:	br	x17

0000000000401b70 <malloc@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b74:	ldr	x17, [x16, #184]
  401b78:	add	x16, x16, #0xb8
  401b7c:	br	x17

0000000000401b80 <__strtol_internal@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b84:	ldr	x17, [x16, #192]
  401b88:	add	x16, x16, #0xc0
  401b8c:	br	x17

0000000000401b90 <strncmp@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15160>
  401b94:	ldr	x17, [x16, #200]
  401b98:	add	x16, x16, #0xc8
  401b9c:	br	x17

0000000000401ba0 <bindtextdomain@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ba4:	ldr	x17, [x16, #208]
  401ba8:	add	x16, x16, #0xd0
  401bac:	br	x17

0000000000401bb0 <__libc_start_main@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401bb4:	ldr	x17, [x16, #216]
  401bb8:	add	x16, x16, #0xd8
  401bbc:	br	x17

0000000000401bc0 <fgetc@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401bc4:	ldr	x17, [x16, #224]
  401bc8:	add	x16, x16, #0xe0
  401bcc:	br	x17

0000000000401bd0 <gettimeofday@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401bd4:	ldr	x17, [x16, #232]
  401bd8:	add	x16, x16, #0xe8
  401bdc:	br	x17

0000000000401be0 <gmtime_r@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401be4:	ldr	x17, [x16, #240]
  401be8:	add	x16, x16, #0xf0
  401bec:	br	x17

0000000000401bf0 <scols_new_table@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401bf4:	ldr	x17, [x16, #248]
  401bf8:	add	x16, x16, #0xf8
  401bfc:	br	x17

0000000000401c00 <__strtoul_internal@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c04:	ldr	x17, [x16, #256]
  401c08:	add	x16, x16, #0x100
  401c0c:	br	x17

0000000000401c10 <uuid_variant@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c14:	ldr	x17, [x16, #264]
  401c18:	add	x16, x16, #0x108
  401c1c:	br	x17

0000000000401c20 <strdup@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c24:	ldr	x17, [x16, #272]
  401c28:	add	x16, x16, #0x110
  401c2c:	br	x17

0000000000401c30 <scols_table_new_line@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c34:	ldr	x17, [x16, #280]
  401c38:	add	x16, x16, #0x118
  401c3c:	br	x17

0000000000401c40 <scols_unref_table@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c44:	ldr	x17, [x16, #288]
  401c48:	add	x16, x16, #0x120
  401c4c:	br	x17

0000000000401c50 <close@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c54:	ldr	x17, [x16, #296]
  401c58:	add	x16, x16, #0x128
  401c5c:	br	x17

0000000000401c60 <__gmon_start__@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c64:	ldr	x17, [x16, #304]
  401c68:	add	x16, x16, #0x130
  401c6c:	br	x17

0000000000401c70 <mktime@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c74:	ldr	x17, [x16, #312]
  401c78:	add	x16, x16, #0x138
  401c7c:	br	x17

0000000000401c80 <abort@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c84:	ldr	x17, [x16, #320]
  401c88:	add	x16, x16, #0x140
  401c8c:	br	x17

0000000000401c90 <feof@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x15160>
  401c94:	ldr	x17, [x16, #328]
  401c98:	add	x16, x16, #0x148
  401c9c:	br	x17

0000000000401ca0 <puts@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ca4:	ldr	x17, [x16, #336]
  401ca8:	add	x16, x16, #0x150
  401cac:	br	x17

0000000000401cb0 <textdomain@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401cb4:	ldr	x17, [x16, #344]
  401cb8:	add	x16, x16, #0x158
  401cbc:	br	x17

0000000000401cc0 <getopt_long@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401cc4:	ldr	x17, [x16, #352]
  401cc8:	add	x16, x16, #0x160
  401ccc:	br	x17

0000000000401cd0 <strcmp@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401cd4:	ldr	x17, [x16, #360]
  401cd8:	add	x16, x16, #0x168
  401cdc:	br	x17

0000000000401ce0 <warn@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ce4:	ldr	x17, [x16, #368]
  401ce8:	add	x16, x16, #0x170
  401cec:	br	x17

0000000000401cf0 <__ctype_b_loc@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401cf4:	ldr	x17, [x16, #376]
  401cf8:	add	x16, x16, #0x178
  401cfc:	br	x17

0000000000401d00 <strtol@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d04:	ldr	x17, [x16, #384]
  401d08:	add	x16, x16, #0x180
  401d0c:	br	x17

0000000000401d10 <free@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d14:	ldr	x17, [x16, #392]
  401d18:	add	x16, x16, #0x188
  401d1c:	br	x17

0000000000401d20 <scols_table_enable_json@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d24:	ldr	x17, [x16, #400]
  401d28:	add	x16, x16, #0x190
  401d2c:	br	x17

0000000000401d30 <strncasecmp@plt>:
  401d30:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d34:	ldr	x17, [x16, #408]
  401d38:	add	x16, x16, #0x198
  401d3c:	br	x17

0000000000401d40 <vasprintf@plt>:
  401d40:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d44:	ldr	x17, [x16, #416]
  401d48:	add	x16, x16, #0x1a0
  401d4c:	br	x17

0000000000401d50 <strndup@plt>:
  401d50:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d54:	ldr	x17, [x16, #424]
  401d58:	add	x16, x16, #0x1a8
  401d5c:	br	x17

0000000000401d60 <strspn@plt>:
  401d60:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d64:	ldr	x17, [x16, #432]
  401d68:	add	x16, x16, #0x1b0
  401d6c:	br	x17

0000000000401d70 <strchr@plt>:
  401d70:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d74:	ldr	x17, [x16, #440]
  401d78:	add	x16, x16, #0x1b8
  401d7c:	br	x17

0000000000401d80 <uuid_time@plt>:
  401d80:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d84:	ldr	x17, [x16, #448]
  401d88:	add	x16, x16, #0x1c0
  401d8c:	br	x17

0000000000401d90 <uuid_type@plt>:
  401d90:	adrp	x16, 417000 <ferror@plt+0x15160>
  401d94:	ldr	x17, [x16, #456]
  401d98:	add	x16, x16, #0x1c8
  401d9c:	br	x17

0000000000401da0 <__isoc99_scanf@plt>:
  401da0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401da4:	ldr	x17, [x16, #464]
  401da8:	add	x16, x16, #0x1d0
  401dac:	br	x17

0000000000401db0 <fflush@plt>:
  401db0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401db4:	ldr	x17, [x16, #472]
  401db8:	add	x16, x16, #0x1d8
  401dbc:	br	x17

0000000000401dc0 <scols_print_table@plt>:
  401dc0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401dc4:	ldr	x17, [x16, #480]
  401dc8:	add	x16, x16, #0x1e0
  401dcc:	br	x17

0000000000401dd0 <warnx@plt>:
  401dd0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401dd4:	ldr	x17, [x16, #488]
  401dd8:	add	x16, x16, #0x1e8
  401ddc:	br	x17

0000000000401de0 <uuid_parse@plt>:
  401de0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401de4:	ldr	x17, [x16, #496]
  401de8:	add	x16, x16, #0x1f0
  401dec:	br	x17

0000000000401df0 <memchr@plt>:
  401df0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401df4:	ldr	x17, [x16, #504]
  401df8:	add	x16, x16, #0x1f8
  401dfc:	br	x17

0000000000401e00 <dcgettext@plt>:
  401e00:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e04:	ldr	x17, [x16, #512]
  401e08:	add	x16, x16, #0x200
  401e0c:	br	x17

0000000000401e10 <errx@plt>:
  401e10:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e14:	ldr	x17, [x16, #520]
  401e18:	add	x16, x16, #0x208
  401e1c:	br	x17

0000000000401e20 <strcspn@plt>:
  401e20:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e24:	ldr	x17, [x16, #528]
  401e28:	add	x16, x16, #0x210
  401e2c:	br	x17

0000000000401e30 <printf@plt>:
  401e30:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e34:	ldr	x17, [x16, #536]
  401e38:	add	x16, x16, #0x218
  401e3c:	br	x17

0000000000401e40 <__assert_fail@plt>:
  401e40:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e44:	ldr	x17, [x16, #544]
  401e48:	add	x16, x16, #0x220
  401e4c:	br	x17

0000000000401e50 <__errno_location@plt>:
  401e50:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e54:	ldr	x17, [x16, #552]
  401e58:	add	x16, x16, #0x228
  401e5c:	br	x17

0000000000401e60 <fprintf@plt>:
  401e60:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e64:	ldr	x17, [x16, #560]
  401e68:	add	x16, x16, #0x230
  401e6c:	br	x17

0000000000401e70 <scols_init_debug@plt>:
  401e70:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e74:	ldr	x17, [x16, #568]
  401e78:	add	x16, x16, #0x238
  401e7c:	br	x17

0000000000401e80 <err@plt>:
  401e80:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e84:	ldr	x17, [x16, #576]
  401e88:	add	x16, x16, #0x240
  401e8c:	br	x17

0000000000401e90 <setlocale@plt>:
  401e90:	adrp	x16, 417000 <ferror@plt+0x15160>
  401e94:	ldr	x17, [x16, #584]
  401e98:	add	x16, x16, #0x248
  401e9c:	br	x17

0000000000401ea0 <ferror@plt>:
  401ea0:	adrp	x16, 417000 <ferror@plt+0x15160>
  401ea4:	ldr	x17, [x16, #592]
  401ea8:	add	x16, x16, #0x250
  401eac:	br	x17

Disassembly of section .text:

0000000000401eb0 <.text>:
  401eb0:	mov	x29, #0x0                   	// #0
  401eb4:	mov	x30, #0x0                   	// #0
  401eb8:	mov	x5, x0
  401ebc:	ldr	x1, [sp]
  401ec0:	add	x2, sp, #0x8
  401ec4:	mov	x6, sp
  401ec8:	movz	x0, #0x0, lsl #48
  401ecc:	movk	x0, #0x0, lsl #32
  401ed0:	movk	x0, #0x40, lsl #16
  401ed4:	movk	x0, #0x1fbc
  401ed8:	movz	x3, #0x0, lsl #48
  401edc:	movk	x3, #0x0, lsl #32
  401ee0:	movk	x3, #0x40, lsl #16
  401ee4:	movk	x3, #0x5340
  401ee8:	movz	x4, #0x0, lsl #48
  401eec:	movk	x4, #0x0, lsl #32
  401ef0:	movk	x4, #0x40, lsl #16
  401ef4:	movk	x4, #0x53c0
  401ef8:	bl	401bb0 <__libc_start_main@plt>
  401efc:	bl	401c80 <abort@plt>
  401f00:	adrp	x0, 416000 <ferror@plt+0x14160>
  401f04:	ldr	x0, [x0, #4064]
  401f08:	cbz	x0, 401f10 <ferror@plt+0x70>
  401f0c:	b	401c60 <__gmon_start__@plt>
  401f10:	ret
  401f14:	nop
  401f18:	adrp	x0, 417000 <ferror@plt+0x15160>
  401f1c:	add	x0, x0, #0x270
  401f20:	adrp	x1, 417000 <ferror@plt+0x15160>
  401f24:	add	x1, x1, #0x270
  401f28:	cmp	x1, x0
  401f2c:	b.eq	401f44 <ferror@plt+0xa4>  // b.none
  401f30:	adrp	x1, 405000 <ferror@plt+0x3160>
  401f34:	ldr	x1, [x1, #1016]
  401f38:	cbz	x1, 401f44 <ferror@plt+0xa4>
  401f3c:	mov	x16, x1
  401f40:	br	x16
  401f44:	ret
  401f48:	adrp	x0, 417000 <ferror@plt+0x15160>
  401f4c:	add	x0, x0, #0x270
  401f50:	adrp	x1, 417000 <ferror@plt+0x15160>
  401f54:	add	x1, x1, #0x270
  401f58:	sub	x1, x1, x0
  401f5c:	lsr	x2, x1, #63
  401f60:	add	x1, x2, x1, asr #3
  401f64:	cmp	xzr, x1, asr #1
  401f68:	asr	x1, x1, #1
  401f6c:	b.eq	401f84 <ferror@plt+0xe4>  // b.none
  401f70:	adrp	x2, 405000 <ferror@plt+0x3160>
  401f74:	ldr	x2, [x2, #1024]
  401f78:	cbz	x2, 401f84 <ferror@plt+0xe4>
  401f7c:	mov	x16, x2
  401f80:	br	x16
  401f84:	ret
  401f88:	stp	x29, x30, [sp, #-32]!
  401f8c:	mov	x29, sp
  401f90:	str	x19, [sp, #16]
  401f94:	adrp	x19, 417000 <ferror@plt+0x15160>
  401f98:	ldrb	w0, [x19, #672]
  401f9c:	cbnz	w0, 401fac <ferror@plt+0x10c>
  401fa0:	bl	401f18 <ferror@plt+0x78>
  401fa4:	mov	w0, #0x1                   	// #1
  401fa8:	strb	w0, [x19, #672]
  401fac:	ldr	x19, [sp, #16]
  401fb0:	ldp	x29, x30, [sp], #32
  401fb4:	ret
  401fb8:	b	401f48 <ferror@plt+0xa8>
  401fbc:	sub	sp, sp, #0x90
  401fc0:	stp	x20, x19, [sp, #128]
  401fc4:	mov	x19, x1
  401fc8:	adrp	x1, 405000 <ferror@plt+0x3160>
  401fcc:	mov	w20, w0
  401fd0:	add	x1, x1, #0x6e4
  401fd4:	mov	w0, #0x6                   	// #6
  401fd8:	stp	x29, x30, [sp, #48]
  401fdc:	stp	x28, x27, [sp, #64]
  401fe0:	stp	x26, x25, [sp, #80]
  401fe4:	stp	x24, x23, [sp, #96]
  401fe8:	stp	x22, x21, [sp, #112]
  401fec:	add	x29, sp, #0x30
  401ff0:	bl	401e90 <setlocale@plt>
  401ff4:	adrp	x21, 405000 <ferror@plt+0x3160>
  401ff8:	add	x21, x21, #0x67b
  401ffc:	adrp	x1, 405000 <ferror@plt+0x3160>
  402000:	add	x1, x1, #0x686
  402004:	mov	x0, x21
  402008:	bl	401ba0 <bindtextdomain@plt>
  40200c:	mov	x0, x21
  402010:	bl	401cb0 <textdomain@plt>
  402014:	adrp	x0, 402000 <ferror@plt+0x160>
  402018:	add	x0, x0, #0x7fc
  40201c:	bl	4053c8 <ferror@plt+0x3528>
  402020:	adrp	x2, 405000 <ferror@plt+0x3160>
  402024:	adrp	x3, 405000 <ferror@plt+0x3160>
  402028:	add	x2, x2, #0x698
  40202c:	add	x3, x3, #0x480
  402030:	mov	w0, w20
  402034:	mov	x1, x19
  402038:	mov	x4, xzr
  40203c:	bl	401cc0 <getopt_long@plt>
  402040:	cmn	w0, #0x1
  402044:	b.eq	402114 <ferror@plt+0x274>  // b.none
  402048:	adrp	x26, 405000 <ferror@plt+0x3160>
  40204c:	adrp	x22, 405000 <ferror@plt+0x3160>
  402050:	adrp	x23, 405000 <ferror@plt+0x3160>
  402054:	adrp	x28, 405000 <ferror@plt+0x3160>
  402058:	mov	x21, xzr
  40205c:	mov	w25, wzr
  402060:	mov	w24, wzr
  402064:	add	x26, x26, #0x449
  402068:	add	x22, x22, #0x698
  40206c:	add	x23, x23, #0x480
  402070:	adrp	x27, 417000 <ferror@plt+0x15160>
  402074:	add	x28, x28, #0x564
  402078:	b	4020a0 <ferror@plt+0x200>
  40207c:	orr	w24, w24, #0x1
  402080:	mov	w0, w20
  402084:	mov	x1, x19
  402088:	mov	x2, x22
  40208c:	mov	x3, x23
  402090:	mov	x4, xzr
  402094:	bl	401cc0 <getopt_long@plt>
  402098:	cmn	w0, #0x1
  40209c:	b.eq	40211c <ferror@plt+0x27c>  // b.none
  4020a0:	subs	w8, w0, #0x4a
  4020a4:	b.lt	4020e4 <ferror@plt+0x244>  // b.tstop
  4020a8:	mov	w10, #0x4a                  	// #74
  4020ac:	mov	x9, x28
  4020b0:	cmp	w10, w0
  4020b4:	b.eq	4020cc <ferror@plt+0x22c>  // b.none
  4020b8:	ldr	w10, [x9], #4
  4020bc:	cbz	w10, 4020e4 <ferror@plt+0x244>
  4020c0:	cmp	w10, w0
  4020c4:	b.le	4020b0 <ferror@plt+0x210>
  4020c8:	b	4020e4 <ferror@plt+0x244>
  4020cc:	cbz	w25, 4020e0 <ferror@plt+0x240>
  4020d0:	cmp	w25, w0
  4020d4:	mov	w25, w0
  4020d8:	b.eq	4020e4 <ferror@plt+0x244>  // b.none
  4020dc:	b	4023a8 <ferror@plt+0x508>
  4020e0:	mov	w25, w0
  4020e4:	cmp	w8, #0x28
  4020e8:	b.hi	4022e0 <ferror@plt+0x440>  // b.pmore
  4020ec:	adr	x9, 40207c <ferror@plt+0x1dc>
  4020f0:	ldrb	w10, [x26, x8]
  4020f4:	add	x9, x9, x10, lsl #2
  4020f8:	br	x9
  4020fc:	orr	w24, w24, #0x2
  402100:	b	402080 <ferror@plt+0x1e0>
  402104:	ldr	x21, [x27, #632]
  402108:	b	402080 <ferror@plt+0x1e0>
  40210c:	orr	w24, w24, #0x4
  402110:	b	402080 <ferror@plt+0x1e0>
  402114:	mov	w24, wzr
  402118:	mov	x21, xzr
  40211c:	adrp	x23, 417000 <ferror@plt+0x15160>
  402120:	adrp	x8, 417000 <ferror@plt+0x15160>
  402124:	ldr	x9, [x23, #712]
  402128:	adrp	x10, 405000 <ferror@plt+0x3160>
  40212c:	ldrsw	x22, [x8, #640]
  402130:	ldr	q0, [x10, #1040]
  402134:	adrp	x25, 417000 <ferror@plt+0x15160>
  402138:	add	x25, x25, #0x2a8
  40213c:	lsl	x8, x9, #2
  402140:	add	x9, x9, #0x4
  402144:	str	x9, [x23, #712]
  402148:	str	q0, [x25, x8]
  40214c:	cbz	x21, 402178 <ferror@plt+0x2d8>
  402150:	adrp	x1, 417000 <ferror@plt+0x15160>
  402154:	adrp	x3, 417000 <ferror@plt+0x15160>
  402158:	adrp	x4, 402000 <ferror@plt+0x160>
  40215c:	add	x1, x1, #0x2a8
  402160:	add	x3, x3, #0x2c8
  402164:	add	x4, x4, #0x6fc
  402168:	mov	w2, #0x8                   	// #8
  40216c:	mov	x0, x21
  402170:	bl	403d80 <ferror@plt+0x1ee0>
  402174:	tbnz	w0, #31, 4022bc <ferror@plt+0x41c>
  402178:	mov	w0, wzr
  40217c:	bl	401e70 <scols_init_debug@plt>
  402180:	bl	401bf0 <scols_new_table@plt>
  402184:	cbz	x0, 4024bc <ferror@plt+0x61c>
  402188:	mov	x21, x0
  40218c:	tbz	w24, #0, 4021ac <ferror@plt+0x30c>
  402190:	mov	w1, #0x1                   	// #1
  402194:	mov	x0, x21
  402198:	bl	401d20 <scols_table_enable_json@plt>
  40219c:	adrp	x1, 405000 <ferror@plt+0x3160>
  4021a0:	add	x1, x1, #0x96d
  4021a4:	mov	x0, x21
  4021a8:	bl	401a90 <scols_table_set_name@plt>
  4021ac:	and	w24, w24, #0xff
  4021b0:	ubfx	w1, w24, #1, #1
  4021b4:	mov	x0, x21
  4021b8:	bl	401ab0 <scols_table_enable_noheadings@plt>
  4021bc:	ubfx	w1, w24, #2, #1
  4021c0:	mov	x0, x21
  4021c4:	bl	401b10 <scols_table_enable_raw@plt>
  4021c8:	ldr	x8, [x23, #712]
  4021cc:	cbz	x8, 40222c <ferror@plt+0x38c>
  4021d0:	adrp	x27, 405000 <ferror@plt+0x3160>
  4021d4:	mov	x24, xzr
  4021d8:	mov	x26, xzr
  4021dc:	add	x27, x27, #0x5e0
  4021e0:	mov	x28, #0x100000000           	// #4294967296
  4021e4:	asr	x9, x24, #32
  4021e8:	cmp	x8, x9
  4021ec:	b.ls	40234c <ferror@plt+0x4ac>  // b.plast
  4021f0:	ldrsw	x8, [x25, x9, lsl #2]
  4021f4:	cmp	w8, #0x4
  4021f8:	b.ge	40236c <ferror@plt+0x4cc>  // b.tcont
  4021fc:	add	x8, x27, x8, lsl #5
  402200:	ldr	x1, [x8]
  402204:	ldr	d0, [x8, #8]
  402208:	ldr	w2, [x8, #16]
  40220c:	mov	x0, x21
  402210:	bl	401ac0 <scols_table_new_column@plt>
  402214:	cbz	x0, 40238c <ferror@plt+0x4ec>
  402218:	ldr	x8, [x23, #712]
  40221c:	add	x26, x26, #0x1
  402220:	add	x24, x24, x28
  402224:	cmp	x26, x8
  402228:	b.cc	4021e4 <ferror@plt+0x344>  // b.lo, b.ul, b.last
  40222c:	sxtw	x8, w20
  402230:	sub	x20, x8, x22
  402234:	cbz	w20, 402270 <ferror@plt+0x3d0>
  402238:	mov	x23, xzr
  40223c:	add	x19, x19, x22, lsl #3
  402240:	ldr	x1, [x19, x23, lsl #3]
  402244:	mov	x0, x21
  402248:	bl	40290c <ferror@plt+0xa6c>
  40224c:	add	x23, x23, #0x1
  402250:	cmp	x23, x20
  402254:	b.cc	402240 <ferror@plt+0x3a0>  // b.lo, b.ul, b.last
  402258:	mov	x0, x21
  40225c:	bl	401dc0 <scols_print_table@plt>
  402260:	mov	x0, x21
  402264:	bl	401c40 <scols_unref_table@plt>
  402268:	mov	w0, wzr
  40226c:	b	4022c0 <ferror@plt+0x420>
  402270:	adrp	x0, 405000 <ferror@plt+0x3160>
  402274:	add	x0, x0, #0x996
  402278:	add	x1, sp, #0x8
  40227c:	bl	401da0 <__isoc99_scanf@plt>
  402280:	cbz	w0, 402258 <ferror@plt+0x3b8>
  402284:	adrp	x19, 405000 <ferror@plt+0x3160>
  402288:	adrp	x20, 417000 <ferror@plt+0x15160>
  40228c:	add	x19, x19, #0x996
  402290:	ldr	x0, [x20, #656]
  402294:	bl	401c90 <feof@plt>
  402298:	cbnz	w0, 402258 <ferror@plt+0x3b8>
  40229c:	add	x1, sp, #0x8
  4022a0:	mov	x0, x21
  4022a4:	bl	40290c <ferror@plt+0xa6c>
  4022a8:	add	x1, sp, #0x8
  4022ac:	mov	x0, x19
  4022b0:	bl	401da0 <__isoc99_scanf@plt>
  4022b4:	cbnz	w0, 402290 <ferror@plt+0x3f0>
  4022b8:	b	402258 <ferror@plt+0x3b8>
  4022bc:	mov	w0, #0x1                   	// #1
  4022c0:	ldp	x20, x19, [sp, #128]
  4022c4:	ldp	x22, x21, [sp, #112]
  4022c8:	ldp	x24, x23, [sp, #96]
  4022cc:	ldp	x26, x25, [sp, #80]
  4022d0:	ldp	x28, x27, [sp, #64]
  4022d4:	ldp	x29, x30, [sp, #48]
  4022d8:	add	sp, sp, #0x90
  4022dc:	ret
  4022e0:	adrp	x8, 417000 <ferror@plt+0x15160>
  4022e4:	ldr	x19, [x8, #624]
  4022e8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4022ec:	add	x1, x1, #0x6be
  4022f0:	mov	w2, #0x5                   	// #5
  4022f4:	mov	x0, xzr
  4022f8:	bl	401e00 <dcgettext@plt>
  4022fc:	adrp	x8, 417000 <ferror@plt+0x15160>
  402300:	ldr	x2, [x8, #664]
  402304:	mov	x1, x0
  402308:	mov	x0, x19
  40230c:	bl	401e60 <fprintf@plt>
  402310:	mov	w0, #0x1                   	// #1
  402314:	bl	401a50 <exit@plt>
  402318:	adrp	x1, 405000 <ferror@plt+0x3160>
  40231c:	add	x1, x1, #0x6a0
  402320:	mov	w2, #0x5                   	// #5
  402324:	mov	x0, xzr
  402328:	bl	401e00 <dcgettext@plt>
  40232c:	adrp	x8, 417000 <ferror@plt+0x15160>
  402330:	ldr	x1, [x8, #664]
  402334:	adrp	x2, 405000 <ferror@plt+0x3160>
  402338:	add	x2, x2, #0x6ac
  40233c:	bl	401e30 <printf@plt>
  402340:	mov	w0, wzr
  402344:	bl	401a50 <exit@plt>
  402348:	bl	4024c8 <ferror@plt+0x628>
  40234c:	adrp	x0, 405000 <ferror@plt+0x3160>
  402350:	adrp	x1, 405000 <ferror@plt+0x3160>
  402354:	adrp	x3, 405000 <ferror@plt+0x3160>
  402358:	add	x0, x0, #0x9a4
  40235c:	add	x1, x1, #0x8f7
  402360:	add	x3, x3, #0x9b3
  402364:	mov	w2, #0x83                  	// #131
  402368:	bl	401e40 <__assert_fail@plt>
  40236c:	adrp	x0, 405000 <ferror@plt+0x3160>
  402370:	adrp	x1, 405000 <ferror@plt+0x3160>
  402374:	adrp	x3, 405000 <ferror@plt+0x3160>
  402378:	add	x0, x0, #0x9cd
  40237c:	add	x1, x1, #0x8f7
  402380:	add	x3, x3, #0x9b3
  402384:	mov	w2, #0x84                  	// #132
  402388:	bl	401e40 <__assert_fail@plt>
  40238c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402390:	add	x1, x1, #0x973
  402394:	mov	w2, #0x5                   	// #5
  402398:	bl	401e00 <dcgettext@plt>
  40239c:	mov	x1, x0
  4023a0:	mov	w0, #0x1                   	// #1
  4023a4:	bl	401e80 <err@plt>
  4023a8:	adrp	x21, 417000 <ferror@plt+0x15160>
  4023ac:	ldr	x19, [x21, #624]
  4023b0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4023b4:	add	x1, x1, #0x6f1
  4023b8:	mov	w2, #0x5                   	// #5
  4023bc:	mov	x0, xzr
  4023c0:	bl	401e00 <dcgettext@plt>
  4023c4:	adrp	x8, 417000 <ferror@plt+0x15160>
  4023c8:	ldr	x2, [x8, #664]
  4023cc:	mov	x1, x0
  4023d0:	mov	x0, x19
  4023d4:	bl	401e60 <fprintf@plt>
  4023d8:	adrp	x23, 405000 <ferror@plt+0x3160>
  4023dc:	adrp	x24, 405000 <ferror@plt+0x3160>
  4023e0:	adrp	x25, 405000 <ferror@plt+0x3160>
  4023e4:	adrp	x20, 405000 <ferror@plt+0x3160>
  4023e8:	adrp	x27, 405000 <ferror@plt+0x3160>
  4023ec:	adrp	x28, 405000 <ferror@plt+0x3160>
  4023f0:	adrp	x19, 405000 <ferror@plt+0x3160>
  4023f4:	adrp	x26, 405000 <ferror@plt+0x3160>
  4023f8:	mov	x22, xzr
  4023fc:	add	x23, x23, #0x560
  402400:	add	x24, x24, #0x660
  402404:	add	x25, x25, #0x420
  402408:	add	x20, x20, #0x713
  40240c:	add	x27, x27, #0x83b
  402410:	add	x28, x28, #0x665
  402414:	add	x19, x19, #0x670
  402418:	add	x26, x26, #0x677
  40241c:	ldr	w2, [x23, x22]
  402420:	sub	w8, w2, #0x4a
  402424:	cmp	w8, #0x28
  402428:	b.hi	40244c <ferror@plt+0x5ac>  // b.pmore
  40242c:	adr	x9, 402440 <ferror@plt+0x5a0>
  402430:	ldrb	w10, [x25, x8]
  402434:	add	x9, x9, x10, lsl #2
  402438:	mov	x3, x24
  40243c:	br	x9
  402440:	adrp	x3, 405000 <ferror@plt+0x3160>
  402444:	add	x3, x3, #0x857
  402448:	b	40248c <ferror@plt+0x5ec>
  40244c:	cbz	w2, 4024a8 <ferror@plt+0x608>
  402450:	sub	w8, w2, #0x21
  402454:	cmp	w8, #0x5d
  402458:	b.hi	40249c <ferror@plt+0x5fc>  // b.pmore
  40245c:	ldr	x0, [x21, #624]
  402460:	adrp	x1, 405000 <ferror@plt+0x3160>
  402464:	add	x1, x1, #0x719
  402468:	bl	401e60 <fprintf@plt>
  40246c:	b	40249c <ferror@plt+0x5fc>
  402470:	mov	x3, x27
  402474:	b	40248c <ferror@plt+0x5ec>
  402478:	mov	x3, x28
  40247c:	b	40248c <ferror@plt+0x5ec>
  402480:	mov	x3, x19
  402484:	b	40248c <ferror@plt+0x5ec>
  402488:	mov	x3, x26
  40248c:	ldr	x0, [x21, #624]
  402490:	mov	x1, x20
  402494:	mov	x2, x3
  402498:	bl	401e60 <fprintf@plt>
  40249c:	add	x22, x22, #0x4
  4024a0:	cmp	x22, #0x3c
  4024a4:	b.ne	40241c <ferror@plt+0x57c>  // b.any
  4024a8:	ldr	x1, [x21, #624]
  4024ac:	mov	w0, #0xa                   	// #10
  4024b0:	bl	401b00 <fputc@plt>
  4024b4:	mov	w0, #0x1                   	// #1
  4024b8:	bl	401a50 <exit@plt>
  4024bc:	adrp	x1, 405000 <ferror@plt+0x3160>
  4024c0:	add	x1, x1, #0x94d
  4024c4:	b	402394 <ferror@plt+0x4f4>
  4024c8:	stp	x29, x30, [sp, #-48]!
  4024cc:	adrp	x1, 405000 <ferror@plt+0x3160>
  4024d0:	add	x1, x1, #0x71e
  4024d4:	mov	w2, #0x5                   	// #5
  4024d8:	mov	x0, xzr
  4024dc:	str	x21, [sp, #16]
  4024e0:	stp	x20, x19, [sp, #32]
  4024e4:	mov	x29, sp
  4024e8:	bl	401e00 <dcgettext@plt>
  4024ec:	adrp	x21, 417000 <ferror@plt+0x15160>
  4024f0:	ldr	x1, [x21, #648]
  4024f4:	bl	401a40 <fputs@plt>
  4024f8:	ldr	x19, [x21, #648]
  4024fc:	adrp	x1, 405000 <ferror@plt+0x3160>
  402500:	add	x1, x1, #0x727
  402504:	mov	w2, #0x5                   	// #5
  402508:	mov	x0, xzr
  40250c:	bl	401e00 <dcgettext@plt>
  402510:	adrp	x8, 417000 <ferror@plt+0x15160>
  402514:	ldr	x2, [x8, #664]
  402518:	mov	x1, x0
  40251c:	mov	x0, x19
  402520:	bl	401e60 <fprintf@plt>
  402524:	adrp	x1, 405000 <ferror@plt+0x3160>
  402528:	add	x1, x1, #0x741
  40252c:	mov	w2, #0x5                   	// #5
  402530:	mov	x0, xzr
  402534:	bl	401e00 <dcgettext@plt>
  402538:	ldr	x1, [x21, #648]
  40253c:	bl	401a40 <fputs@plt>
  402540:	adrp	x1, 405000 <ferror@plt+0x3160>
  402544:	add	x1, x1, #0x74c
  402548:	mov	w2, #0x5                   	// #5
  40254c:	mov	x0, xzr
  402550:	bl	401e00 <dcgettext@plt>
  402554:	bl	401ca0 <puts@plt>
  402558:	adrp	x1, 405000 <ferror@plt+0x3160>
  40255c:	add	x1, x1, #0x77b
  402560:	mov	w2, #0x5                   	// #5
  402564:	mov	x0, xzr
  402568:	bl	401e00 <dcgettext@plt>
  40256c:	bl	401ca0 <puts@plt>
  402570:	adrp	x1, 405000 <ferror@plt+0x3160>
  402574:	add	x1, x1, #0x7a8
  402578:	mov	w2, #0x5                   	// #5
  40257c:	mov	x0, xzr
  402580:	bl	401e00 <dcgettext@plt>
  402584:	bl	401ca0 <puts@plt>
  402588:	adrp	x1, 405000 <ferror@plt+0x3160>
  40258c:	add	x1, x1, #0x7df
  402590:	mov	w2, #0x5                   	// #5
  402594:	mov	x0, xzr
  402598:	bl	401e00 <dcgettext@plt>
  40259c:	bl	401ca0 <puts@plt>
  4025a0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4025a4:	add	x1, x1, #0x82e
  4025a8:	mov	w2, #0x5                   	// #5
  4025ac:	mov	x0, xzr
  4025b0:	bl	401e00 <dcgettext@plt>
  4025b4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4025b8:	mov	x19, x0
  4025bc:	add	x1, x1, #0x84f
  4025c0:	mov	w2, #0x5                   	// #5
  4025c4:	mov	x0, xzr
  4025c8:	bl	401e00 <dcgettext@plt>
  4025cc:	mov	x4, x0
  4025d0:	adrp	x0, 405000 <ferror@plt+0x3160>
  4025d4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4025d8:	adrp	x3, 405000 <ferror@plt+0x3160>
  4025dc:	add	x0, x0, #0x811
  4025e0:	add	x1, x1, #0x822
  4025e4:	add	x3, x3, #0x840
  4025e8:	mov	x2, x19
  4025ec:	bl	401e30 <printf@plt>
  4025f0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4025f4:	add	x1, x1, #0x85f
  4025f8:	mov	w2, #0x5                   	// #5
  4025fc:	mov	x0, xzr
  402600:	bl	401e00 <dcgettext@plt>
  402604:	ldr	x1, [x21, #648]
  402608:	bl	401a40 <fputs@plt>
  40260c:	ldr	x19, [x21, #648]
  402610:	adrp	x1, 405000 <ferror@plt+0x3160>
  402614:	add	x1, x1, #0x8b2
  402618:	mov	w2, #0x5                   	// #5
  40261c:	mov	x0, xzr
  402620:	bl	401e00 <dcgettext@plt>
  402624:	adrp	x20, 405000 <ferror@plt+0x3160>
  402628:	add	x20, x20, #0x87b
  40262c:	adrp	x2, 405000 <ferror@plt+0x3160>
  402630:	mov	x3, x0
  402634:	add	x2, x2, #0x8ad
  402638:	mov	x0, x19
  40263c:	mov	x1, x20
  402640:	bl	401e60 <fprintf@plt>
  402644:	ldr	x19, [x21, #648]
  402648:	adrp	x1, 405000 <ferror@plt+0x3160>
  40264c:	add	x1, x1, #0x8cc
  402650:	mov	w2, #0x5                   	// #5
  402654:	mov	x0, xzr
  402658:	bl	401e00 <dcgettext@plt>
  40265c:	adrp	x2, 405000 <ferror@plt+0x3160>
  402660:	mov	x3, x0
  402664:	add	x2, x2, #0x8c4
  402668:	mov	x0, x19
  40266c:	mov	x1, x20
  402670:	bl	401e60 <fprintf@plt>
  402674:	ldr	x19, [x21, #648]
  402678:	adrp	x1, 405000 <ferror@plt+0x3160>
  40267c:	add	x1, x1, #0x8de
  402680:	mov	w2, #0x5                   	// #5
  402684:	mov	x0, xzr
  402688:	bl	401e00 <dcgettext@plt>
  40268c:	adrp	x2, 405000 <ferror@plt+0x3160>
  402690:	mov	x3, x0
  402694:	add	x2, x2, #0x8d9
  402698:	mov	x0, x19
  40269c:	mov	x1, x20
  4026a0:	bl	401e60 <fprintf@plt>
  4026a4:	ldr	x19, [x21, #648]
  4026a8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4026ac:	add	x1, x1, #0x8ed
  4026b0:	mov	w2, #0x5                   	// #5
  4026b4:	mov	x0, xzr
  4026b8:	bl	401e00 <dcgettext@plt>
  4026bc:	adrp	x2, 405000 <ferror@plt+0x3160>
  4026c0:	mov	x3, x0
  4026c4:	add	x2, x2, #0x8e8
  4026c8:	mov	x0, x19
  4026cc:	mov	x1, x20
  4026d0:	bl	401e60 <fprintf@plt>
  4026d4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4026d8:	add	x1, x1, #0x885
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	mov	x0, xzr
  4026e4:	bl	401e00 <dcgettext@plt>
  4026e8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4026ec:	add	x1, x1, #0x8a0
  4026f0:	bl	401e30 <printf@plt>
  4026f4:	mov	w0, wzr
  4026f8:	bl	401a50 <exit@plt>
  4026fc:	stp	x29, x30, [sp, #-32]!
  402700:	stp	x20, x19, [sp, #16]
  402704:	mov	x29, sp
  402708:	cbz	x0, 4027dc <ferror@plt+0x93c>
  40270c:	mov	x20, x1
  402710:	adrp	x1, 405000 <ferror@plt+0x3160>
  402714:	add	x1, x1, #0x8ad
  402718:	mov	x2, x20
  40271c:	mov	x19, x0
  402720:	bl	401d30 <strncasecmp@plt>
  402724:	cbnz	w0, 402738 <ferror@plt+0x898>
  402728:	cmp	x20, #0x4
  40272c:	b.ne	402738 <ferror@plt+0x898>  // b.any
  402730:	mov	w0, wzr
  402734:	b	4027d0 <ferror@plt+0x930>
  402738:	adrp	x1, 405000 <ferror@plt+0x3160>
  40273c:	add	x1, x1, #0x8c4
  402740:	mov	x0, x19
  402744:	mov	x2, x20
  402748:	bl	401d30 <strncasecmp@plt>
  40274c:	cbnz	w0, 402760 <ferror@plt+0x8c0>
  402750:	cmp	x20, #0x7
  402754:	b.ne	402760 <ferror@plt+0x8c0>  // b.any
  402758:	mov	w0, #0x1                   	// #1
  40275c:	b	4027d0 <ferror@plt+0x930>
  402760:	adrp	x1, 405000 <ferror@plt+0x3160>
  402764:	add	x1, x1, #0x8d9
  402768:	mov	x0, x19
  40276c:	mov	x2, x20
  402770:	bl	401d30 <strncasecmp@plt>
  402774:	cbnz	w0, 402788 <ferror@plt+0x8e8>
  402778:	cmp	x20, #0x4
  40277c:	b.ne	402788 <ferror@plt+0x8e8>  // b.any
  402780:	mov	w0, #0x2                   	// #2
  402784:	b	4027d0 <ferror@plt+0x930>
  402788:	adrp	x1, 405000 <ferror@plt+0x3160>
  40278c:	add	x1, x1, #0x8e8
  402790:	mov	x0, x19
  402794:	mov	x2, x20
  402798:	bl	401d30 <strncasecmp@plt>
  40279c:	cbnz	w0, 4027b0 <ferror@plt+0x910>
  4027a0:	cmp	x20, #0x4
  4027a4:	b.ne	4027b0 <ferror@plt+0x910>  // b.any
  4027a8:	mov	w0, #0x3                   	// #3
  4027ac:	b	4027d0 <ferror@plt+0x930>
  4027b0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4027b4:	add	x1, x1, #0x93a
  4027b8:	mov	w2, #0x5                   	// #5
  4027bc:	mov	x0, xzr
  4027c0:	bl	401e00 <dcgettext@plt>
  4027c4:	mov	x1, x19
  4027c8:	bl	401dd0 <warnx@plt>
  4027cc:	mov	w0, #0xffffffff            	// #-1
  4027d0:	ldp	x20, x19, [sp, #16]
  4027d4:	ldp	x29, x30, [sp], #32
  4027d8:	ret
  4027dc:	adrp	x0, 405000 <ferror@plt+0x3160>
  4027e0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4027e4:	adrp	x3, 405000 <ferror@plt+0x3160>
  4027e8:	add	x0, x0, #0x8e3
  4027ec:	add	x1, x1, #0x8f7
  4027f0:	add	x3, x3, #0x90e
  4027f4:	mov	w2, #0x76                  	// #118
  4027f8:	bl	401e40 <__assert_fail@plt>
  4027fc:	stp	x29, x30, [sp, #-32]!
  402800:	adrp	x8, 417000 <ferror@plt+0x15160>
  402804:	stp	x20, x19, [sp, #16]
  402808:	ldr	x20, [x8, #648]
  40280c:	mov	x29, sp
  402810:	bl	401e50 <__errno_location@plt>
  402814:	mov	x19, x0
  402818:	str	wzr, [x0]
  40281c:	mov	x0, x20
  402820:	bl	401ea0 <ferror@plt>
  402824:	cbnz	w0, 4028c4 <ferror@plt+0xa24>
  402828:	mov	x0, x20
  40282c:	bl	401db0 <fflush@plt>
  402830:	cbz	w0, 402884 <ferror@plt+0x9e4>
  402834:	ldr	w20, [x19]
  402838:	cmp	w20, #0x9
  40283c:	b.eq	402848 <ferror@plt+0x9a8>  // b.none
  402840:	cmp	w20, #0x20
  402844:	b.ne	4028dc <ferror@plt+0xa3c>  // b.any
  402848:	adrp	x8, 417000 <ferror@plt+0x15160>
  40284c:	ldr	x20, [x8, #624]
  402850:	str	wzr, [x19]
  402854:	mov	x0, x20
  402858:	bl	401ea0 <ferror@plt>
  40285c:	cbnz	w0, 402904 <ferror@plt+0xa64>
  402860:	mov	x0, x20
  402864:	bl	401db0 <fflush@plt>
  402868:	cbz	w0, 4028a4 <ferror@plt+0xa04>
  40286c:	ldr	w8, [x19]
  402870:	cmp	w8, #0x9
  402874:	b.ne	402904 <ferror@plt+0xa64>  // b.any
  402878:	ldp	x20, x19, [sp, #16]
  40287c:	ldp	x29, x30, [sp], #32
  402880:	ret
  402884:	mov	x0, x20
  402888:	bl	401b50 <fileno@plt>
  40288c:	tbnz	w0, #31, 402834 <ferror@plt+0x994>
  402890:	bl	401a60 <dup@plt>
  402894:	tbnz	w0, #31, 402834 <ferror@plt+0x994>
  402898:	bl	401c50 <close@plt>
  40289c:	cbnz	w0, 402834 <ferror@plt+0x994>
  4028a0:	b	402848 <ferror@plt+0x9a8>
  4028a4:	mov	x0, x20
  4028a8:	bl	401b50 <fileno@plt>
  4028ac:	tbnz	w0, #31, 40286c <ferror@plt+0x9cc>
  4028b0:	bl	401a60 <dup@plt>
  4028b4:	tbnz	w0, #31, 40286c <ferror@plt+0x9cc>
  4028b8:	bl	401c50 <close@plt>
  4028bc:	cbnz	w0, 40286c <ferror@plt+0x9cc>
  4028c0:	b	402878 <ferror@plt+0x9d8>
  4028c4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4028c8:	add	x1, x1, #0x6e5
  4028cc:	mov	w2, #0x5                   	// #5
  4028d0:	mov	x0, xzr
  4028d4:	bl	401e00 <dcgettext@plt>
  4028d8:	b	4028f4 <ferror@plt+0xa54>
  4028dc:	adrp	x1, 405000 <ferror@plt+0x3160>
  4028e0:	add	x1, x1, #0x6e5
  4028e4:	mov	w2, #0x5                   	// #5
  4028e8:	mov	x0, xzr
  4028ec:	bl	401e00 <dcgettext@plt>
  4028f0:	cbnz	w20, 402900 <ferror@plt+0xa60>
  4028f4:	bl	401dd0 <warnx@plt>
  4028f8:	mov	w0, #0x1                   	// #1
  4028fc:	bl	401a10 <_exit@plt>
  402900:	bl	401ce0 <warn@plt>
  402904:	mov	w0, #0x1                   	// #1
  402908:	bl	401a10 <_exit@plt>
  40290c:	sub	sp, sp, #0xb0
  402910:	stp	x29, x30, [sp, #80]
  402914:	stp	x28, x27, [sp, #96]
  402918:	stp	x26, x25, [sp, #112]
  40291c:	stp	x24, x23, [sp, #128]
  402920:	stp	x22, x21, [sp, #144]
  402924:	stp	x20, x19, [sp, #160]
  402928:	add	x29, sp, #0x50
  40292c:	cbz	x0, 402c18 <ferror@plt+0xd78>
  402930:	mov	x19, x1
  402934:	cbz	x1, 402c38 <ferror@plt+0xd98>
  402938:	mov	x1, xzr
  40293c:	bl	401c30 <scols_table_new_line@plt>
  402940:	adrp	x28, 417000 <ferror@plt+0x15160>
  402944:	str	x0, [x28, #720]
  402948:	cbz	x0, 402c58 <ferror@plt+0xdb8>
  40294c:	sub	x1, x29, #0x10
  402950:	mov	x0, x19
  402954:	bl	401de0 <uuid_parse@plt>
  402958:	cbz	w0, 40296c <ferror@plt+0xacc>
  40295c:	mov	w20, #0xffffffff            	// #-1
  402960:	mov	w23, #0x1                   	// #1
  402964:	mov	w21, #0xffffffff            	// #-1
  402968:	b	402988 <ferror@plt+0xae8>
  40296c:	sub	x0, x29, #0x10
  402970:	bl	401c10 <uuid_variant@plt>
  402974:	mov	w20, w0
  402978:	sub	x0, x29, #0x10
  40297c:	bl	401d90 <uuid_type@plt>
  402980:	mov	w21, w0
  402984:	mov	w23, wzr
  402988:	adrp	x25, 417000 <ferror@plt+0x15160>
  40298c:	ldr	x8, [x25, #712]
  402990:	cbz	x8, 402b84 <ferror@plt+0xce4>
  402994:	cmp	w20, #0x1
  402998:	cset	w9, eq  // eq = none
  40299c:	cmp	w21, #0x1
  4029a0:	adrp	x26, 417000 <ferror@plt+0x15160>
  4029a4:	adrp	x24, 405000 <ferror@plt+0x3160>
  4029a8:	adrp	x27, 405000 <ferror@plt+0x3160>
  4029ac:	cset	w10, eq  // eq = none
  4029b0:	mov	x22, xzr
  4029b4:	add	x26, x26, #0x2a8
  4029b8:	add	x24, x24, #0x472
  4029bc:	add	x27, x27, #0xa5a
  4029c0:	and	w9, w9, w10
  4029c4:	str	w9, [sp]
  4029c8:	ldr	w9, [x26, x22, lsl #2]
  4029cc:	cmp	w9, #0x4
  4029d0:	b.ge	402ba4 <ferror@plt+0xd04>  // b.tcont
  4029d4:	cmp	w9, #0x3
  4029d8:	b.hi	402bc4 <ferror@plt+0xd24>  // b.pmore
  4029dc:	mov	w9, w9
  4029e0:	adr	x10, 4029f0 <ferror@plt+0xb50>
  4029e4:	ldrb	w11, [x24, x9]
  4029e8:	add	x10, x10, x11, lsl #2
  4029ec:	br	x10
  4029f0:	mov	x0, x19
  4029f4:	b	402aa4 <ferror@plt+0xc04>
  4029f8:	cbnz	w23, 402a90 <ferror@plt+0xbf0>
  4029fc:	cmp	w21, #0x5
  402a00:	b.hi	402b5c <ferror@plt+0xcbc>  // b.pmore
  402a04:	adrp	x11, 405000 <ferror@plt+0x3160>
  402a08:	mov	w8, w21
  402a0c:	add	x11, x11, #0x476
  402a10:	adr	x9, 402a20 <ferror@plt+0xb80>
  402a14:	ldrb	w10, [x11, x8]
  402a18:	add	x9, x9, x10, lsl #2
  402a1c:	br	x9
  402a20:	adrp	x1, 405000 <ferror@plt+0x3160>
  402a24:	mov	x0, x19
  402a28:	add	x1, x1, #0xa7a
  402a2c:	bl	401d60 <strspn@plt>
  402a30:	mov	w2, #0x5                   	// #5
  402a34:	cmp	x0, #0x24
  402a38:	b.ne	402b60 <ferror@plt+0xcc0>  // b.any
  402a3c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402a40:	mov	x0, xzr
  402a44:	add	x1, x1, #0xa7d
  402a48:	b	402a9c <ferror@plt+0xbfc>
  402a4c:	cbnz	w23, 402a90 <ferror@plt+0xbf0>
  402a50:	ldr	w9, [sp]
  402a54:	cbz	w9, 402ac4 <ferror@plt+0xc24>
  402a58:	sub	x0, x29, #0x10
  402a5c:	sub	x1, x29, #0x20
  402a60:	bl	401d80 <uuid_time@plt>
  402a64:	sub	x0, x29, #0x20
  402a68:	add	x2, sp, #0x4
  402a6c:	mov	w1, #0x17                  	// #23
  402a70:	mov	w3, #0x2a                  	// #42
  402a74:	bl	404f20 <ferror@plt+0x3080>
  402a78:	add	x0, sp, #0x4
  402a7c:	bl	401c20 <strdup@plt>
  402a80:	cbz	x0, 402bc8 <ferror@plt+0xd28>
  402a84:	mov	x2, x0
  402a88:	b	402ab0 <ferror@plt+0xc10>
  402a8c:	cbz	w23, 402ad4 <ferror@plt+0xc34>
  402a90:	mov	w2, #0x5                   	// #5
  402a94:	mov	x0, xzr
  402a98:	mov	x1, x27
  402a9c:	bl	401e00 <dcgettext@plt>
  402aa0:	cbz	x0, 402bf8 <ferror@plt+0xd58>
  402aa4:	bl	401c20 <strdup@plt>
  402aa8:	mov	x2, x0
  402aac:	cbz	x0, 402bc8 <ferror@plt+0xd28>
  402ab0:	ldr	x0, [x28, #720]
  402ab4:	mov	x1, x22
  402ab8:	bl	401a70 <scols_line_refer_data@plt>
  402abc:	cbnz	w0, 402bd8 <ferror@plt+0xd38>
  402ac0:	ldr	x8, [x25, #712]
  402ac4:	add	x22, x22, #0x1
  402ac8:	cmp	x22, x8
  402acc:	b.cc	4029c8 <ferror@plt+0xb28>  // b.lo, b.ul, b.last
  402ad0:	b	402b84 <ferror@plt+0xce4>
  402ad4:	cmp	w20, #0x2
  402ad8:	b.eq	402b00 <ferror@plt+0xc60>  // b.none
  402adc:	cmp	w20, #0x1
  402ae0:	b.eq	402af4 <ferror@plt+0xc54>  // b.none
  402ae4:	cbnz	w20, 402b0c <ferror@plt+0xc6c>
  402ae8:	adrp	x0, 405000 <ferror@plt+0x3160>
  402aec:	add	x0, x0, #0xa62
  402af0:	b	402aa4 <ferror@plt+0xc04>
  402af4:	adrp	x0, 405000 <ferror@plt+0x3160>
  402af8:	add	x0, x0, #0xa66
  402afc:	b	402aa4 <ferror@plt+0xc04>
  402b00:	adrp	x0, 405000 <ferror@plt+0x3160>
  402b04:	add	x0, x0, #0xa6a
  402b08:	b	402aa4 <ferror@plt+0xc04>
  402b0c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b10:	mov	w2, #0x5                   	// #5
  402b14:	mov	x0, xzr
  402b18:	add	x1, x1, #0xa74
  402b1c:	b	402a9c <ferror@plt+0xbfc>
  402b20:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b24:	mov	w2, #0x5                   	// #5
  402b28:	mov	x0, xzr
  402b2c:	add	x1, x1, #0xa9f
  402b30:	b	402a9c <ferror@plt+0xbfc>
  402b34:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b38:	mov	w2, #0x5                   	// #5
  402b3c:	mov	x0, xzr
  402b40:	add	x1, x1, #0xa89
  402b44:	b	402a9c <ferror@plt+0xbfc>
  402b48:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b4c:	mov	w2, #0x5                   	// #5
  402b50:	mov	x0, xzr
  402b54:	add	x1, x1, #0xa94
  402b58:	b	402a9c <ferror@plt+0xbfc>
  402b5c:	mov	w2, #0x5                   	// #5
  402b60:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b64:	mov	x0, xzr
  402b68:	add	x1, x1, #0xa81
  402b6c:	b	402a9c <ferror@plt+0xbfc>
  402b70:	adrp	x1, 405000 <ferror@plt+0x3160>
  402b74:	mov	w2, #0x5                   	// #5
  402b78:	mov	x0, xzr
  402b7c:	add	x1, x1, #0xaa6
  402b80:	b	402a9c <ferror@plt+0xbfc>
  402b84:	ldp	x20, x19, [sp, #160]
  402b88:	ldp	x22, x21, [sp, #144]
  402b8c:	ldp	x24, x23, [sp, #128]
  402b90:	ldp	x26, x25, [sp, #112]
  402b94:	ldp	x28, x27, [sp, #96]
  402b98:	ldp	x29, x30, [sp, #80]
  402b9c:	add	sp, sp, #0xb0
  402ba0:	ret
  402ba4:	adrp	x0, 405000 <ferror@plt+0x3160>
  402ba8:	adrp	x1, 405000 <ferror@plt+0x3160>
  402bac:	adrp	x3, 405000 <ferror@plt+0x3160>
  402bb0:	add	x0, x0, #0x9cd
  402bb4:	add	x1, x1, #0x8f7
  402bb8:	add	x3, x3, #0x9b3
  402bbc:	mov	w2, #0x84                  	// #132
  402bc0:	bl	401e40 <__assert_fail@plt>
  402bc4:	bl	401c80 <abort@plt>
  402bc8:	adrp	x1, 405000 <ferror@plt+0x3160>
  402bcc:	add	x1, x1, #0xafe
  402bd0:	mov	w0, #0x1                   	// #1
  402bd4:	bl	401e80 <err@plt>
  402bd8:	adrp	x1, 405000 <ferror@plt+0x3160>
  402bdc:	add	x1, x1, #0xab1
  402be0:	mov	w2, #0x5                   	// #5
  402be4:	mov	x0, xzr
  402be8:	bl	401e00 <dcgettext@plt>
  402bec:	mov	x1, x0
  402bf0:	mov	w0, #0x1                   	// #1
  402bf4:	bl	401e10 <errx@plt>
  402bf8:	adrp	x0, 405000 <ferror@plt+0x3160>
  402bfc:	adrp	x1, 405000 <ferror@plt+0x3160>
  402c00:	adrp	x3, 405000 <ferror@plt+0x3160>
  402c04:	add	x0, x0, #0xacb
  402c08:	add	x1, x1, #0xacf
  402c0c:	add	x3, x3, #0xae2
  402c10:	mov	w2, #0x4a                  	// #74
  402c14:	bl	401e40 <__assert_fail@plt>
  402c18:	adrp	x0, 405000 <ferror@plt+0x3160>
  402c1c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402c20:	adrp	x3, 405000 <ferror@plt+0x3160>
  402c24:	add	x0, x0, #0x9f3
  402c28:	add	x1, x1, #0x8f7
  402c2c:	add	x3, x3, #0x9f6
  402c30:	mov	w2, #0x95                  	// #149
  402c34:	bl	401e40 <__assert_fail@plt>
  402c38:	adrp	x0, 405000 <ferror@plt+0x3160>
  402c3c:	adrp	x1, 405000 <ferror@plt+0x3160>
  402c40:	adrp	x3, 405000 <ferror@plt+0x3160>
  402c44:	add	x0, x0, #0xa36
  402c48:	add	x1, x1, #0x8f7
  402c4c:	add	x3, x3, #0x9f6
  402c50:	mov	w2, #0x96                  	// #150
  402c54:	bl	401e40 <__assert_fail@plt>
  402c58:	adrp	x1, 405000 <ferror@plt+0x3160>
  402c5c:	add	x1, x1, #0xa3b
  402c60:	mov	w2, #0x5                   	// #5
  402c64:	b	402be8 <ferror@plt+0xd48>
  402c68:	adrp	x8, 417000 <ferror@plt+0x15160>
  402c6c:	str	w0, [x8, #616]
  402c70:	ret
  402c74:	sub	sp, sp, #0x70
  402c78:	stp	x29, x30, [sp, #16]
  402c7c:	stp	x28, x27, [sp, #32]
  402c80:	stp	x26, x25, [sp, #48]
  402c84:	stp	x24, x23, [sp, #64]
  402c88:	stp	x22, x21, [sp, #80]
  402c8c:	stp	x20, x19, [sp, #96]
  402c90:	add	x29, sp, #0x10
  402c94:	str	xzr, [x1]
  402c98:	cbz	x0, 402cdc <ferror@plt+0xe3c>
  402c9c:	ldrb	w22, [x0]
  402ca0:	mov	x20, x0
  402ca4:	cbz	x22, 402cdc <ferror@plt+0xe3c>
  402ca8:	mov	x21, x2
  402cac:	mov	x19, x1
  402cb0:	bl	401cf0 <__ctype_b_loc@plt>
  402cb4:	ldr	x8, [x0]
  402cb8:	mov	x23, x0
  402cbc:	ldrh	w9, [x8, x22, lsl #1]
  402cc0:	tbz	w9, #13, 402cd4 <ferror@plt+0xe34>
  402cc4:	add	x9, x20, #0x1
  402cc8:	ldrb	w22, [x9], #1
  402ccc:	ldrh	w10, [x8, x22, lsl #1]
  402cd0:	tbnz	w10, #13, 402cc8 <ferror@plt+0xe28>
  402cd4:	cmp	w22, #0x2d
  402cd8:	b.ne	402d10 <ferror@plt+0xe70>  // b.any
  402cdc:	mov	w22, #0xffffffea            	// #-22
  402ce0:	neg	w19, w22
  402ce4:	bl	401e50 <__errno_location@plt>
  402ce8:	str	w19, [x0]
  402cec:	mov	w0, w22
  402cf0:	ldp	x20, x19, [sp, #96]
  402cf4:	ldp	x22, x21, [sp, #80]
  402cf8:	ldp	x24, x23, [sp, #64]
  402cfc:	ldp	x26, x25, [sp, #48]
  402d00:	ldp	x28, x27, [sp, #32]
  402d04:	ldp	x29, x30, [sp, #16]
  402d08:	add	sp, sp, #0x70
  402d0c:	ret
  402d10:	bl	401e50 <__errno_location@plt>
  402d14:	mov	x24, x0
  402d18:	str	wzr, [x0]
  402d1c:	add	x1, sp, #0x8
  402d20:	mov	x0, x20
  402d24:	mov	w2, wzr
  402d28:	mov	w3, wzr
  402d2c:	str	xzr, [sp, #8]
  402d30:	bl	401c00 <__strtoul_internal@plt>
  402d34:	ldr	x25, [sp, #8]
  402d38:	ldr	w8, [x24]
  402d3c:	cmp	x25, x20
  402d40:	b.eq	402ec0 <ferror@plt+0x1020>  // b.none
  402d44:	add	x9, x0, #0x1
  402d48:	mov	x20, x0
  402d4c:	cmp	x9, #0x1
  402d50:	b.hi	402d58 <ferror@plt+0xeb8>  // b.pmore
  402d54:	cbnz	w8, 402ec4 <ferror@plt+0x1024>
  402d58:	cbz	x25, 402ed0 <ferror@plt+0x1030>
  402d5c:	ldrb	w8, [x25]
  402d60:	cbz	w8, 402ed0 <ferror@plt+0x1030>
  402d64:	mov	w27, wzr
  402d68:	mov	x28, xzr
  402d6c:	b	402d7c <ferror@plt+0xedc>
  402d70:	mov	x28, xzr
  402d74:	str	x22, [sp, #8]
  402d78:	mov	x25, x22
  402d7c:	ldrb	w8, [x25, #1]
  402d80:	cmp	w8, #0x61
  402d84:	b.le	402db4 <ferror@plt+0xf14>
  402d88:	cmp	w8, #0x62
  402d8c:	b.eq	402dbc <ferror@plt+0xf1c>  // b.none
  402d90:	cmp	w8, #0x69
  402d94:	b.ne	402dcc <ferror@plt+0xf2c>  // b.any
  402d98:	ldrb	w8, [x25, #2]
  402d9c:	orr	w8, w8, #0x20
  402da0:	cmp	w8, #0x62
  402da4:	b.ne	402dcc <ferror@plt+0xf2c>  // b.any
  402da8:	ldrb	w8, [x25, #3]
  402dac:	cbnz	w8, 402dcc <ferror@plt+0xf2c>
  402db0:	b	402ee0 <ferror@plt+0x1040>
  402db4:	cmp	w8, #0x42
  402db8:	b.ne	402dc8 <ferror@plt+0xf28>  // b.any
  402dbc:	ldrb	w8, [x25, #2]
  402dc0:	cbnz	w8, 402dcc <ferror@plt+0xf2c>
  402dc4:	b	402ee8 <ferror@plt+0x1048>
  402dc8:	cbz	w8, 402ee0 <ferror@plt+0x1040>
  402dcc:	bl	401b40 <localeconv@plt>
  402dd0:	cbz	x0, 402df0 <ferror@plt+0xf50>
  402dd4:	ldr	x22, [x0]
  402dd8:	cbz	x22, 402dfc <ferror@plt+0xf5c>
  402ddc:	mov	x0, x22
  402de0:	bl	401a30 <strlen@plt>
  402de4:	mov	x26, x0
  402de8:	mov	w8, #0x1                   	// #1
  402dec:	b	402e04 <ferror@plt+0xf64>
  402df0:	mov	w8, wzr
  402df4:	mov	x22, xzr
  402df8:	b	402e00 <ferror@plt+0xf60>
  402dfc:	mov	w8, wzr
  402e00:	mov	x26, xzr
  402e04:	cbnz	x28, 402cdc <ferror@plt+0xe3c>
  402e08:	ldrb	w9, [x25]
  402e0c:	eor	w8, w8, #0x1
  402e10:	cmp	w9, #0x0
  402e14:	cset	w9, eq  // eq = none
  402e18:	orr	w8, w8, w9
  402e1c:	tbnz	w8, #0, 402cdc <ferror@plt+0xe3c>
  402e20:	mov	x0, x22
  402e24:	mov	x1, x25
  402e28:	mov	x2, x26
  402e2c:	bl	401b90 <strncmp@plt>
  402e30:	cbnz	w0, 402cdc <ferror@plt+0xe3c>
  402e34:	add	x22, x25, x26
  402e38:	ldrb	w8, [x22]
  402e3c:	cmp	w8, #0x30
  402e40:	b.ne	402e54 <ferror@plt+0xfb4>  // b.any
  402e44:	ldrb	w8, [x22, #1]!
  402e48:	add	w27, w27, #0x1
  402e4c:	cmp	w8, #0x30
  402e50:	b.eq	402e44 <ferror@plt+0xfa4>  // b.none
  402e54:	ldr	x9, [x23]
  402e58:	sxtb	x8, w8
  402e5c:	ldrh	w8, [x9, x8, lsl #1]
  402e60:	tbz	w8, #11, 402d70 <ferror@plt+0xed0>
  402e64:	add	x1, sp, #0x8
  402e68:	mov	x0, x22
  402e6c:	mov	w2, wzr
  402e70:	mov	w3, wzr
  402e74:	str	wzr, [x24]
  402e78:	str	xzr, [sp, #8]
  402e7c:	bl	401c00 <__strtoul_internal@plt>
  402e80:	ldr	x25, [sp, #8]
  402e84:	ldr	w8, [x24]
  402e88:	cmp	x25, x22
  402e8c:	b.eq	402ec0 <ferror@plt+0x1020>  // b.none
  402e90:	add	x9, x0, #0x1
  402e94:	cmp	x9, #0x1
  402e98:	b.hi	402ea0 <ferror@plt+0x1000>  // b.pmore
  402e9c:	cbnz	w8, 402ec4 <ferror@plt+0x1024>
  402ea0:	mov	x28, xzr
  402ea4:	cbz	x0, 402d7c <ferror@plt+0xedc>
  402ea8:	cbz	x25, 402cdc <ferror@plt+0xe3c>
  402eac:	ldrb	w8, [x25]
  402eb0:	mov	w22, #0xffffffea            	// #-22
  402eb4:	mov	x28, x0
  402eb8:	cbnz	w8, 402d7c <ferror@plt+0xedc>
  402ebc:	b	402ce0 <ferror@plt+0xe40>
  402ec0:	cbz	w8, 402cdc <ferror@plt+0xe3c>
  402ec4:	neg	w22, w8
  402ec8:	tbz	w22, #31, 402cec <ferror@plt+0xe4c>
  402ecc:	b	402ce0 <ferror@plt+0xe40>
  402ed0:	mov	w22, wzr
  402ed4:	str	x20, [x19]
  402ed8:	tbz	w22, #31, 402cec <ferror@plt+0xe4c>
  402edc:	b	402ce0 <ferror@plt+0xe40>
  402ee0:	mov	w24, #0x400                 	// #1024
  402ee4:	b	402eec <ferror@plt+0x104c>
  402ee8:	mov	w24, #0x3e8                 	// #1000
  402eec:	ldrsb	w22, [x25]
  402ef0:	adrp	x23, 405000 <ferror@plt+0x3160>
  402ef4:	add	x23, x23, #0xb22
  402ef8:	mov	w2, #0x9                   	// #9
  402efc:	mov	x0, x23
  402f00:	mov	w1, w22
  402f04:	bl	401df0 <memchr@plt>
  402f08:	cbnz	x0, 402f28 <ferror@plt+0x1088>
  402f0c:	adrp	x23, 405000 <ferror@plt+0x3160>
  402f10:	add	x23, x23, #0xb2b
  402f14:	mov	w2, #0x9                   	// #9
  402f18:	mov	x0, x23
  402f1c:	mov	w1, w22
  402f20:	bl	401df0 <memchr@plt>
  402f24:	cbz	x0, 402cdc <ferror@plt+0xe3c>
  402f28:	sub	w8, w0, w23
  402f2c:	adds	w8, w8, #0x1
  402f30:	b.cs	402f54 <ferror@plt+0x10b4>  // b.hs, b.nlast
  402f34:	mvn	w9, w0
  402f38:	add	w9, w9, w23
  402f3c:	umulh	x10, x24, x20
  402f40:	cmp	xzr, x10
  402f44:	b.ne	402f5c <ferror@plt+0x10bc>  // b.any
  402f48:	adds	w9, w9, #0x1
  402f4c:	mul	x20, x20, x24
  402f50:	b.cc	402f3c <ferror@plt+0x109c>  // b.lo, b.ul, b.last
  402f54:	mov	w22, wzr
  402f58:	b	402f60 <ferror@plt+0x10c0>
  402f5c:	mov	w22, #0xffffffde            	// #-34
  402f60:	cbz	x21, 402f68 <ferror@plt+0x10c8>
  402f64:	str	w8, [x21]
  402f68:	cbz	x28, 402ed4 <ferror@plt+0x1034>
  402f6c:	cbz	w8, 402ed4 <ferror@plt+0x1034>
  402f70:	mvn	w8, w0
  402f74:	add	w9, w8, w23
  402f78:	mov	w8, #0x1                   	// #1
  402f7c:	umulh	x10, x24, x8
  402f80:	cmp	xzr, x10
  402f84:	b.ne	402f94 <ferror@plt+0x10f4>  // b.any
  402f88:	adds	w9, w9, #0x1
  402f8c:	mul	x8, x8, x24
  402f90:	b.cc	402f7c <ferror@plt+0x10dc>  // b.lo, b.ul, b.last
  402f94:	mov	w9, #0xa                   	// #10
  402f98:	cmp	x28, #0xb
  402f9c:	b.cc	402fb0 <ferror@plt+0x1110>  // b.lo, b.ul, b.last
  402fa0:	add	x9, x9, x9, lsl #2
  402fa4:	lsl	x9, x9, #1
  402fa8:	cmp	x9, x28
  402fac:	b.cc	402fa0 <ferror@plt+0x1100>  // b.lo, b.ul, b.last
  402fb0:	cmp	w27, #0x1
  402fb4:	b.lt	403060 <ferror@plt+0x11c0>  // b.tstop
  402fb8:	cmp	w27, #0x3
  402fbc:	b.hi	402fc8 <ferror@plt+0x1128>  // b.pmore
  402fc0:	mov	w10, wzr
  402fc4:	b	40304c <ferror@plt+0x11ac>
  402fc8:	mov	w10, #0x1                   	// #1
  402fcc:	dup	v0.2d, x10
  402fd0:	and	w10, w27, #0xfffffffc
  402fd4:	mov	v1.16b, v0.16b
  402fd8:	mov	v1.d[0], x9
  402fdc:	mov	w9, w10
  402fe0:	fmov	x12, d1
  402fe4:	mov	x11, v1.d[1]
  402fe8:	add	x12, x12, x12, lsl #2
  402fec:	fmov	x13, d0
  402ff0:	lsl	x12, x12, #1
  402ff4:	add	x11, x11, x11, lsl #2
  402ff8:	add	x13, x13, x13, lsl #2
  402ffc:	mov	x14, v0.d[1]
  403000:	fmov	d1, x12
  403004:	lsl	x11, x11, #1
  403008:	lsl	x13, x13, #1
  40300c:	mov	v1.d[1], x11
  403010:	add	x11, x14, x14, lsl #2
  403014:	fmov	d0, x13
  403018:	lsl	x11, x11, #1
  40301c:	subs	w9, w9, #0x4
  403020:	mov	v0.d[1], x11
  403024:	b.ne	402fe0 <ferror@plt+0x1140>  // b.any
  403028:	mov	x9, v1.d[1]
  40302c:	mov	x11, v0.d[1]
  403030:	fmov	x12, d1
  403034:	fmov	x13, d0
  403038:	mul	x12, x13, x12
  40303c:	mul	x9, x11, x9
  403040:	cmp	w27, w10
  403044:	mul	x9, x12, x9
  403048:	b.eq	403060 <ferror@plt+0x11c0>  // b.none
  40304c:	sub	w10, w27, w10
  403050:	add	x9, x9, x9, lsl #2
  403054:	subs	w10, w10, #0x1
  403058:	lsl	x9, x9, #1
  40305c:	b.ne	403050 <ferror@plt+0x11b0>  // b.any
  403060:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  403064:	mov	w12, #0x1                   	// #1
  403068:	movk	x10, #0xcccd
  40306c:	mov	w11, #0xa                   	// #10
  403070:	b	403084 <ferror@plt+0x11e4>
  403074:	cmp	x28, #0x9
  403078:	mov	x28, x13
  40307c:	mov	x12, x14
  403080:	b.ls	402ed4 <ferror@plt+0x1034>  // b.plast
  403084:	umulh	x13, x28, x10
  403088:	lsr	x13, x13, #3
  40308c:	add	x14, x12, x12, lsl #2
  403090:	msub	x15, x13, x11, x28
  403094:	lsl	x14, x14, #1
  403098:	cbz	x15, 403074 <ferror@plt+0x11d4>
  40309c:	udiv	x12, x9, x12
  4030a0:	udiv	x12, x12, x15
  4030a4:	udiv	x12, x8, x12
  4030a8:	add	x20, x12, x20
  4030ac:	b	403074 <ferror@plt+0x11d4>
  4030b0:	mov	x2, xzr
  4030b4:	b	402c74 <ferror@plt+0xdd4>
  4030b8:	stp	x29, x30, [sp, #-48]!
  4030bc:	stp	x20, x19, [sp, #32]
  4030c0:	mov	x20, x1
  4030c4:	mov	x19, x0
  4030c8:	str	x21, [sp, #16]
  4030cc:	mov	x29, sp
  4030d0:	cbz	x0, 403104 <ferror@plt+0x1264>
  4030d4:	ldrb	w21, [x19]
  4030d8:	mov	x8, x19
  4030dc:	cbz	w21, 403108 <ferror@plt+0x1268>
  4030e0:	bl	401cf0 <__ctype_b_loc@plt>
  4030e4:	ldr	x9, [x0]
  4030e8:	mov	x8, x19
  4030ec:	and	x10, x21, #0xff
  4030f0:	ldrh	w10, [x9, x10, lsl #1]
  4030f4:	tbz	w10, #11, 403108 <ferror@plt+0x1268>
  4030f8:	ldrb	w21, [x8, #1]!
  4030fc:	cbnz	w21, 4030ec <ferror@plt+0x124c>
  403100:	b	403108 <ferror@plt+0x1268>
  403104:	mov	x8, xzr
  403108:	cbz	x20, 403110 <ferror@plt+0x1270>
  40310c:	str	x8, [x20]
  403110:	cmp	x8, x19
  403114:	b.ls	403128 <ferror@plt+0x1288>  // b.plast
  403118:	ldrb	w8, [x8]
  40311c:	cmp	w8, #0x0
  403120:	cset	w0, eq  // eq = none
  403124:	b	40312c <ferror@plt+0x128c>
  403128:	mov	w0, wzr
  40312c:	ldp	x20, x19, [sp, #32]
  403130:	ldr	x21, [sp, #16]
  403134:	ldp	x29, x30, [sp], #48
  403138:	ret
  40313c:	stp	x29, x30, [sp, #-48]!
  403140:	stp	x20, x19, [sp, #32]
  403144:	mov	x20, x1
  403148:	mov	x19, x0
  40314c:	str	x21, [sp, #16]
  403150:	mov	x29, sp
  403154:	cbz	x0, 403188 <ferror@plt+0x12e8>
  403158:	ldrb	w21, [x19]
  40315c:	mov	x8, x19
  403160:	cbz	w21, 40318c <ferror@plt+0x12ec>
  403164:	bl	401cf0 <__ctype_b_loc@plt>
  403168:	ldr	x9, [x0]
  40316c:	mov	x8, x19
  403170:	and	x10, x21, #0xff
  403174:	ldrh	w10, [x9, x10, lsl #1]
  403178:	tbz	w10, #12, 40318c <ferror@plt+0x12ec>
  40317c:	ldrb	w21, [x8, #1]!
  403180:	cbnz	w21, 403170 <ferror@plt+0x12d0>
  403184:	b	40318c <ferror@plt+0x12ec>
  403188:	mov	x8, xzr
  40318c:	cbz	x20, 403194 <ferror@plt+0x12f4>
  403190:	str	x8, [x20]
  403194:	cmp	x8, x19
  403198:	b.ls	4031ac <ferror@plt+0x130c>  // b.plast
  40319c:	ldrb	w8, [x8]
  4031a0:	cmp	w8, #0x0
  4031a4:	cset	w0, eq  // eq = none
  4031a8:	b	4031b0 <ferror@plt+0x1310>
  4031ac:	mov	w0, wzr
  4031b0:	ldp	x20, x19, [sp, #32]
  4031b4:	ldr	x21, [sp, #16]
  4031b8:	ldp	x29, x30, [sp], #48
  4031bc:	ret
  4031c0:	sub	sp, sp, #0x110
  4031c4:	stp	x29, x30, [sp, #208]
  4031c8:	add	x29, sp, #0xd0
  4031cc:	mov	x8, #0xffffffffffffffd0    	// #-48
  4031d0:	mov	x9, sp
  4031d4:	sub	x10, x29, #0x50
  4031d8:	stp	x28, x23, [sp, #224]
  4031dc:	stp	x22, x21, [sp, #240]
  4031e0:	stp	x20, x19, [sp, #256]
  4031e4:	mov	x20, x1
  4031e8:	mov	x19, x0
  4031ec:	movk	x8, #0xff80, lsl #32
  4031f0:	add	x11, x29, #0x40
  4031f4:	add	x9, x9, #0x80
  4031f8:	add	x22, x10, #0x30
  4031fc:	mov	w23, #0xffffffd0            	// #-48
  403200:	stp	x2, x3, [x29, #-80]
  403204:	stp	x4, x5, [x29, #-64]
  403208:	stp	x6, x7, [x29, #-48]
  40320c:	stp	q1, q2, [sp, #16]
  403210:	stp	q3, q4, [sp, #48]
  403214:	str	q0, [sp]
  403218:	stp	q5, q6, [sp, #80]
  40321c:	str	q7, [sp, #112]
  403220:	stp	x9, x8, [x29, #-16]
  403224:	stp	x11, x22, [x29, #-32]
  403228:	tbnz	w23, #31, 403234 <ferror@plt+0x1394>
  40322c:	mov	w8, w23
  403230:	b	40324c <ferror@plt+0x13ac>
  403234:	add	w8, w23, #0x8
  403238:	cmn	w23, #0x8
  40323c:	stur	w8, [x29, #-8]
  403240:	b.gt	40324c <ferror@plt+0x13ac>
  403244:	add	x9, x22, w23, sxtw
  403248:	b	403258 <ferror@plt+0x13b8>
  40324c:	ldur	x9, [x29, #-32]
  403250:	add	x10, x9, #0x8
  403254:	stur	x10, [x29, #-32]
  403258:	ldr	x1, [x9]
  40325c:	cbz	x1, 4032d4 <ferror@plt+0x1434>
  403260:	tbnz	w8, #31, 40326c <ferror@plt+0x13cc>
  403264:	mov	w23, w8
  403268:	b	403284 <ferror@plt+0x13e4>
  40326c:	add	w23, w8, #0x8
  403270:	cmn	w8, #0x8
  403274:	stur	w23, [x29, #-8]
  403278:	b.gt	403284 <ferror@plt+0x13e4>
  40327c:	add	x8, x22, w8, sxtw
  403280:	b	403290 <ferror@plt+0x13f0>
  403284:	ldur	x8, [x29, #-32]
  403288:	add	x9, x8, #0x8
  40328c:	stur	x9, [x29, #-32]
  403290:	ldr	x21, [x8]
  403294:	cbz	x21, 4032d4 <ferror@plt+0x1434>
  403298:	mov	x0, x19
  40329c:	bl	401cd0 <strcmp@plt>
  4032a0:	cbz	w0, 4032b8 <ferror@plt+0x1418>
  4032a4:	mov	x0, x19
  4032a8:	mov	x1, x21
  4032ac:	bl	401cd0 <strcmp@plt>
  4032b0:	cbnz	w0, 403228 <ferror@plt+0x1388>
  4032b4:	b	4032bc <ferror@plt+0x141c>
  4032b8:	mov	w0, #0x1                   	// #1
  4032bc:	ldp	x20, x19, [sp, #256]
  4032c0:	ldp	x22, x21, [sp, #240]
  4032c4:	ldp	x28, x23, [sp, #224]
  4032c8:	ldp	x29, x30, [sp, #208]
  4032cc:	add	sp, sp, #0x110
  4032d0:	ret
  4032d4:	adrp	x8, 417000 <ferror@plt+0x15160>
  4032d8:	ldr	w0, [x8, #616]
  4032dc:	adrp	x1, 405000 <ferror@plt+0x3160>
  4032e0:	add	x1, x1, #0xb34
  4032e4:	mov	x2, x20
  4032e8:	mov	x3, x19
  4032ec:	bl	401e10 <errx@plt>
  4032f0:	cbz	x1, 403314 <ferror@plt+0x1474>
  4032f4:	sxtb	w8, w2
  4032f8:	ldrsb	w9, [x0]
  4032fc:	cbz	w9, 403314 <ferror@plt+0x1474>
  403300:	cmp	w8, w9
  403304:	b.eq	403318 <ferror@plt+0x1478>  // b.none
  403308:	sub	x1, x1, #0x1
  40330c:	add	x0, x0, #0x1
  403310:	cbnz	x1, 4032f8 <ferror@plt+0x1458>
  403314:	mov	x0, xzr
  403318:	ret
  40331c:	stp	x29, x30, [sp, #-32]!
  403320:	stp	x20, x19, [sp, #16]
  403324:	mov	x29, sp
  403328:	mov	x20, x1
  40332c:	mov	x19, x0
  403330:	bl	40348c <ferror@plt+0x15ec>
  403334:	cmp	x0, w0, sxtw
  403338:	b.ne	403350 <ferror@plt+0x14b0>  // b.any
  40333c:	cmp	w0, w0, sxth
  403340:	b.ne	403350 <ferror@plt+0x14b0>  // b.any
  403344:	ldp	x20, x19, [sp, #16]
  403348:	ldp	x29, x30, [sp], #32
  40334c:	ret
  403350:	bl	401e50 <__errno_location@plt>
  403354:	mov	w8, #0x22                  	// #34
  403358:	str	w8, [x0]
  40335c:	adrp	x8, 417000 <ferror@plt+0x15160>
  403360:	ldr	w0, [x8, #616]
  403364:	adrp	x1, 405000 <ferror@plt+0x3160>
  403368:	add	x1, x1, #0xb34
  40336c:	mov	x2, x20
  403370:	mov	x3, x19
  403374:	bl	401e80 <err@plt>
  403378:	stp	x29, x30, [sp, #-32]!
  40337c:	stp	x20, x19, [sp, #16]
  403380:	mov	x29, sp
  403384:	mov	x20, x1
  403388:	mov	x19, x0
  40338c:	bl	40348c <ferror@plt+0x15ec>
  403390:	cmp	x0, w0, sxtw
  403394:	b.ne	4033a4 <ferror@plt+0x1504>  // b.any
  403398:	ldp	x20, x19, [sp, #16]
  40339c:	ldp	x29, x30, [sp], #32
  4033a0:	ret
  4033a4:	bl	401e50 <__errno_location@plt>
  4033a8:	mov	w8, #0x22                  	// #34
  4033ac:	str	w8, [x0]
  4033b0:	adrp	x8, 417000 <ferror@plt+0x15160>
  4033b4:	ldr	w0, [x8, #616]
  4033b8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4033bc:	add	x1, x1, #0xb34
  4033c0:	mov	x2, x20
  4033c4:	mov	x3, x19
  4033c8:	bl	401e80 <err@plt>
  4033cc:	stp	x29, x30, [sp, #-32]!
  4033d0:	mov	w2, #0xa                   	// #10
  4033d4:	stp	x20, x19, [sp, #16]
  4033d8:	mov	x29, sp
  4033dc:	mov	x20, x1
  4033e0:	mov	x19, x0
  4033e4:	bl	4035fc <ferror@plt+0x175c>
  4033e8:	lsr	x8, x0, #32
  4033ec:	cbnz	x8, 403404 <ferror@plt+0x1564>
  4033f0:	cmp	w0, #0x10, lsl #12
  4033f4:	b.cs	403404 <ferror@plt+0x1564>  // b.hs, b.nlast
  4033f8:	ldp	x20, x19, [sp, #16]
  4033fc:	ldp	x29, x30, [sp], #32
  403400:	ret
  403404:	bl	401e50 <__errno_location@plt>
  403408:	mov	w8, #0x22                  	// #34
  40340c:	str	w8, [x0]
  403410:	adrp	x8, 417000 <ferror@plt+0x15160>
  403414:	ldr	w0, [x8, #616]
  403418:	adrp	x1, 405000 <ferror@plt+0x3160>
  40341c:	add	x1, x1, #0xb34
  403420:	mov	x2, x20
  403424:	mov	x3, x19
  403428:	bl	401e80 <err@plt>
  40342c:	stp	x29, x30, [sp, #-32]!
  403430:	mov	w2, #0x10                  	// #16
  403434:	stp	x20, x19, [sp, #16]
  403438:	mov	x29, sp
  40343c:	mov	x20, x1
  403440:	mov	x19, x0
  403444:	bl	4035fc <ferror@plt+0x175c>
  403448:	lsr	x8, x0, #32
  40344c:	cbnz	x8, 403464 <ferror@plt+0x15c4>
  403450:	cmp	w0, #0x10, lsl #12
  403454:	b.cs	403464 <ferror@plt+0x15c4>  // b.hs, b.nlast
  403458:	ldp	x20, x19, [sp, #16]
  40345c:	ldp	x29, x30, [sp], #32
  403460:	ret
  403464:	bl	401e50 <__errno_location@plt>
  403468:	mov	w8, #0x22                  	// #34
  40346c:	str	w8, [x0]
  403470:	adrp	x8, 417000 <ferror@plt+0x15160>
  403474:	ldr	w0, [x8, #616]
  403478:	adrp	x1, 405000 <ferror@plt+0x3160>
  40347c:	add	x1, x1, #0xb34
  403480:	mov	x2, x20
  403484:	mov	x3, x19
  403488:	bl	401e80 <err@plt>
  40348c:	stp	x29, x30, [sp, #-48]!
  403490:	mov	x29, sp
  403494:	str	x21, [sp, #16]
  403498:	stp	x20, x19, [sp, #32]
  40349c:	mov	x20, x1
  4034a0:	mov	x19, x0
  4034a4:	str	xzr, [x29, #24]
  4034a8:	bl	401e50 <__errno_location@plt>
  4034ac:	str	wzr, [x0]
  4034b0:	cbz	x19, 403504 <ferror@plt+0x1664>
  4034b4:	ldrb	w8, [x19]
  4034b8:	cbz	w8, 403504 <ferror@plt+0x1664>
  4034bc:	mov	x21, x0
  4034c0:	add	x1, x29, #0x18
  4034c4:	mov	w2, #0xa                   	// #10
  4034c8:	mov	x0, x19
  4034cc:	mov	w3, wzr
  4034d0:	bl	401b80 <__strtol_internal@plt>
  4034d4:	ldr	w8, [x21]
  4034d8:	cbnz	w8, 403520 <ferror@plt+0x1680>
  4034dc:	ldr	x8, [x29, #24]
  4034e0:	cmp	x8, x19
  4034e4:	b.eq	403504 <ferror@plt+0x1664>  // b.none
  4034e8:	cbz	x8, 4034f4 <ferror@plt+0x1654>
  4034ec:	ldrb	w8, [x8]
  4034f0:	cbnz	w8, 403504 <ferror@plt+0x1664>
  4034f4:	ldp	x20, x19, [sp, #32]
  4034f8:	ldr	x21, [sp, #16]
  4034fc:	ldp	x29, x30, [sp], #48
  403500:	ret
  403504:	adrp	x8, 417000 <ferror@plt+0x15160>
  403508:	ldr	w0, [x8, #616]
  40350c:	adrp	x1, 405000 <ferror@plt+0x3160>
  403510:	add	x1, x1, #0xb34
  403514:	mov	x2, x20
  403518:	mov	x3, x19
  40351c:	bl	401e10 <errx@plt>
  403520:	adrp	x9, 417000 <ferror@plt+0x15160>
  403524:	ldr	w0, [x9, #616]
  403528:	cmp	w8, #0x22
  40352c:	b.ne	40350c <ferror@plt+0x166c>  // b.any
  403530:	adrp	x1, 405000 <ferror@plt+0x3160>
  403534:	add	x1, x1, #0xb34
  403538:	mov	x2, x20
  40353c:	mov	x3, x19
  403540:	bl	401e80 <err@plt>
  403544:	stp	x29, x30, [sp, #-32]!
  403548:	mov	w2, #0xa                   	// #10
  40354c:	stp	x20, x19, [sp, #16]
  403550:	mov	x29, sp
  403554:	mov	x20, x1
  403558:	mov	x19, x0
  40355c:	bl	4035fc <ferror@plt+0x175c>
  403560:	lsr	x8, x0, #32
  403564:	cbnz	x8, 403574 <ferror@plt+0x16d4>
  403568:	ldp	x20, x19, [sp, #16]
  40356c:	ldp	x29, x30, [sp], #32
  403570:	ret
  403574:	bl	401e50 <__errno_location@plt>
  403578:	mov	w8, #0x22                  	// #34
  40357c:	str	w8, [x0]
  403580:	adrp	x8, 417000 <ferror@plt+0x15160>
  403584:	ldr	w0, [x8, #616]
  403588:	adrp	x1, 405000 <ferror@plt+0x3160>
  40358c:	add	x1, x1, #0xb34
  403590:	mov	x2, x20
  403594:	mov	x3, x19
  403598:	bl	401e80 <err@plt>
  40359c:	stp	x29, x30, [sp, #-32]!
  4035a0:	mov	w2, #0x10                  	// #16
  4035a4:	stp	x20, x19, [sp, #16]
  4035a8:	mov	x29, sp
  4035ac:	mov	x20, x1
  4035b0:	mov	x19, x0
  4035b4:	bl	4035fc <ferror@plt+0x175c>
  4035b8:	lsr	x8, x0, #32
  4035bc:	cbnz	x8, 4035cc <ferror@plt+0x172c>
  4035c0:	ldp	x20, x19, [sp, #16]
  4035c4:	ldp	x29, x30, [sp], #32
  4035c8:	ret
  4035cc:	bl	401e50 <__errno_location@plt>
  4035d0:	mov	w8, #0x22                  	// #34
  4035d4:	str	w8, [x0]
  4035d8:	adrp	x8, 417000 <ferror@plt+0x15160>
  4035dc:	ldr	w0, [x8, #616]
  4035e0:	adrp	x1, 405000 <ferror@plt+0x3160>
  4035e4:	add	x1, x1, #0xb34
  4035e8:	mov	x2, x20
  4035ec:	mov	x3, x19
  4035f0:	bl	401e80 <err@plt>
  4035f4:	mov	w2, #0xa                   	// #10
  4035f8:	b	4035fc <ferror@plt+0x175c>
  4035fc:	sub	sp, sp, #0x40
  403600:	stp	x29, x30, [sp, #16]
  403604:	stp	x22, x21, [sp, #32]
  403608:	stp	x20, x19, [sp, #48]
  40360c:	add	x29, sp, #0x10
  403610:	mov	w21, w2
  403614:	mov	x20, x1
  403618:	mov	x19, x0
  40361c:	str	xzr, [sp, #8]
  403620:	bl	401e50 <__errno_location@plt>
  403624:	str	wzr, [x0]
  403628:	cbz	x19, 403680 <ferror@plt+0x17e0>
  40362c:	ldrb	w8, [x19]
  403630:	cbz	w8, 403680 <ferror@plt+0x17e0>
  403634:	mov	x22, x0
  403638:	add	x1, sp, #0x8
  40363c:	mov	x0, x19
  403640:	mov	w2, w21
  403644:	mov	w3, wzr
  403648:	bl	401c00 <__strtoul_internal@plt>
  40364c:	ldr	w8, [x22]
  403650:	cbnz	w8, 40369c <ferror@plt+0x17fc>
  403654:	ldr	x8, [sp, #8]
  403658:	cmp	x8, x19
  40365c:	b.eq	403680 <ferror@plt+0x17e0>  // b.none
  403660:	cbz	x8, 40366c <ferror@plt+0x17cc>
  403664:	ldrb	w8, [x8]
  403668:	cbnz	w8, 403680 <ferror@plt+0x17e0>
  40366c:	ldp	x20, x19, [sp, #48]
  403670:	ldp	x22, x21, [sp, #32]
  403674:	ldp	x29, x30, [sp, #16]
  403678:	add	sp, sp, #0x40
  40367c:	ret
  403680:	adrp	x8, 417000 <ferror@plt+0x15160>
  403684:	ldr	w0, [x8, #616]
  403688:	adrp	x1, 405000 <ferror@plt+0x3160>
  40368c:	add	x1, x1, #0xb34
  403690:	mov	x2, x20
  403694:	mov	x3, x19
  403698:	bl	401e10 <errx@plt>
  40369c:	adrp	x9, 417000 <ferror@plt+0x15160>
  4036a0:	ldr	w0, [x9, #616]
  4036a4:	cmp	w8, #0x22
  4036a8:	b.ne	403688 <ferror@plt+0x17e8>  // b.any
  4036ac:	adrp	x1, 405000 <ferror@plt+0x3160>
  4036b0:	add	x1, x1, #0xb34
  4036b4:	mov	x2, x20
  4036b8:	mov	x3, x19
  4036bc:	bl	401e80 <err@plt>
  4036c0:	mov	w2, #0x10                  	// #16
  4036c4:	b	4035fc <ferror@plt+0x175c>
  4036c8:	stp	x29, x30, [sp, #-48]!
  4036cc:	mov	x29, sp
  4036d0:	str	x21, [sp, #16]
  4036d4:	stp	x20, x19, [sp, #32]
  4036d8:	mov	x20, x1
  4036dc:	mov	x19, x0
  4036e0:	str	xzr, [x29, #24]
  4036e4:	bl	401e50 <__errno_location@plt>
  4036e8:	str	wzr, [x0]
  4036ec:	cbz	x19, 403738 <ferror@plt+0x1898>
  4036f0:	ldrb	w8, [x19]
  4036f4:	cbz	w8, 403738 <ferror@plt+0x1898>
  4036f8:	mov	x21, x0
  4036fc:	add	x1, x29, #0x18
  403700:	mov	x0, x19
  403704:	bl	401aa0 <strtod@plt>
  403708:	ldr	w8, [x21]
  40370c:	cbnz	w8, 403754 <ferror@plt+0x18b4>
  403710:	ldr	x8, [x29, #24]
  403714:	cmp	x8, x19
  403718:	b.eq	403738 <ferror@plt+0x1898>  // b.none
  40371c:	cbz	x8, 403728 <ferror@plt+0x1888>
  403720:	ldrb	w8, [x8]
  403724:	cbnz	w8, 403738 <ferror@plt+0x1898>
  403728:	ldp	x20, x19, [sp, #32]
  40372c:	ldr	x21, [sp, #16]
  403730:	ldp	x29, x30, [sp], #48
  403734:	ret
  403738:	adrp	x8, 417000 <ferror@plt+0x15160>
  40373c:	ldr	w0, [x8, #616]
  403740:	adrp	x1, 405000 <ferror@plt+0x3160>
  403744:	add	x1, x1, #0xb34
  403748:	mov	x2, x20
  40374c:	mov	x3, x19
  403750:	bl	401e10 <errx@plt>
  403754:	adrp	x9, 417000 <ferror@plt+0x15160>
  403758:	ldr	w0, [x9, #616]
  40375c:	cmp	w8, #0x22
  403760:	b.ne	403740 <ferror@plt+0x18a0>  // b.any
  403764:	adrp	x1, 405000 <ferror@plt+0x3160>
  403768:	add	x1, x1, #0xb34
  40376c:	mov	x2, x20
  403770:	mov	x3, x19
  403774:	bl	401e80 <err@plt>
  403778:	stp	x29, x30, [sp, #-48]!
  40377c:	mov	x29, sp
  403780:	str	x21, [sp, #16]
  403784:	stp	x20, x19, [sp, #32]
  403788:	mov	x20, x1
  40378c:	mov	x19, x0
  403790:	str	xzr, [x29, #24]
  403794:	bl	401e50 <__errno_location@plt>
  403798:	str	wzr, [x0]
  40379c:	cbz	x19, 4037ec <ferror@plt+0x194c>
  4037a0:	ldrb	w8, [x19]
  4037a4:	cbz	w8, 4037ec <ferror@plt+0x194c>
  4037a8:	mov	x21, x0
  4037ac:	add	x1, x29, #0x18
  4037b0:	mov	w2, #0xa                   	// #10
  4037b4:	mov	x0, x19
  4037b8:	bl	401d00 <strtol@plt>
  4037bc:	ldr	w8, [x21]
  4037c0:	cbnz	w8, 403808 <ferror@plt+0x1968>
  4037c4:	ldr	x8, [x29, #24]
  4037c8:	cmp	x8, x19
  4037cc:	b.eq	4037ec <ferror@plt+0x194c>  // b.none
  4037d0:	cbz	x8, 4037dc <ferror@plt+0x193c>
  4037d4:	ldrb	w8, [x8]
  4037d8:	cbnz	w8, 4037ec <ferror@plt+0x194c>
  4037dc:	ldp	x20, x19, [sp, #32]
  4037e0:	ldr	x21, [sp, #16]
  4037e4:	ldp	x29, x30, [sp], #48
  4037e8:	ret
  4037ec:	adrp	x8, 417000 <ferror@plt+0x15160>
  4037f0:	ldr	w0, [x8, #616]
  4037f4:	adrp	x1, 405000 <ferror@plt+0x3160>
  4037f8:	add	x1, x1, #0xb34
  4037fc:	mov	x2, x20
  403800:	mov	x3, x19
  403804:	bl	401e10 <errx@plt>
  403808:	adrp	x9, 417000 <ferror@plt+0x15160>
  40380c:	ldr	w0, [x9, #616]
  403810:	cmp	w8, #0x22
  403814:	b.ne	4037f4 <ferror@plt+0x1954>  // b.any
  403818:	adrp	x1, 405000 <ferror@plt+0x3160>
  40381c:	add	x1, x1, #0xb34
  403820:	mov	x2, x20
  403824:	mov	x3, x19
  403828:	bl	401e80 <err@plt>
  40382c:	stp	x29, x30, [sp, #-48]!
  403830:	mov	x29, sp
  403834:	str	x21, [sp, #16]
  403838:	stp	x20, x19, [sp, #32]
  40383c:	mov	x20, x1
  403840:	mov	x19, x0
  403844:	str	xzr, [x29, #24]
  403848:	bl	401e50 <__errno_location@plt>
  40384c:	str	wzr, [x0]
  403850:	cbz	x19, 4038a0 <ferror@plt+0x1a00>
  403854:	ldrb	w8, [x19]
  403858:	cbz	w8, 4038a0 <ferror@plt+0x1a00>
  40385c:	mov	x21, x0
  403860:	add	x1, x29, #0x18
  403864:	mov	w2, #0xa                   	// #10
  403868:	mov	x0, x19
  40386c:	bl	401a20 <strtoul@plt>
  403870:	ldr	w8, [x21]
  403874:	cbnz	w8, 4038bc <ferror@plt+0x1a1c>
  403878:	ldr	x8, [x29, #24]
  40387c:	cmp	x8, x19
  403880:	b.eq	4038a0 <ferror@plt+0x1a00>  // b.none
  403884:	cbz	x8, 403890 <ferror@plt+0x19f0>
  403888:	ldrb	w8, [x8]
  40388c:	cbnz	w8, 4038a0 <ferror@plt+0x1a00>
  403890:	ldp	x20, x19, [sp, #32]
  403894:	ldr	x21, [sp, #16]
  403898:	ldp	x29, x30, [sp], #48
  40389c:	ret
  4038a0:	adrp	x8, 417000 <ferror@plt+0x15160>
  4038a4:	ldr	w0, [x8, #616]
  4038a8:	adrp	x1, 405000 <ferror@plt+0x3160>
  4038ac:	add	x1, x1, #0xb34
  4038b0:	mov	x2, x20
  4038b4:	mov	x3, x19
  4038b8:	bl	401e10 <errx@plt>
  4038bc:	adrp	x9, 417000 <ferror@plt+0x15160>
  4038c0:	ldr	w0, [x9, #616]
  4038c4:	cmp	w8, #0x22
  4038c8:	b.ne	4038a8 <ferror@plt+0x1a08>  // b.any
  4038cc:	adrp	x1, 405000 <ferror@plt+0x3160>
  4038d0:	add	x1, x1, #0xb34
  4038d4:	mov	x2, x20
  4038d8:	mov	x3, x19
  4038dc:	bl	401e80 <err@plt>
  4038e0:	sub	sp, sp, #0x30
  4038e4:	stp	x20, x19, [sp, #32]
  4038e8:	mov	x20, x1
  4038ec:	add	x1, sp, #0x8
  4038f0:	mov	x2, xzr
  4038f4:	stp	x29, x30, [sp, #16]
  4038f8:	add	x29, sp, #0x10
  4038fc:	mov	x19, x0
  403900:	bl	402c74 <ferror@plt+0xdd4>
  403904:	cbnz	w0, 40391c <ferror@plt+0x1a7c>
  403908:	ldr	x0, [sp, #8]
  40390c:	ldp	x20, x19, [sp, #32]
  403910:	ldp	x29, x30, [sp, #16]
  403914:	add	sp, sp, #0x30
  403918:	ret
  40391c:	bl	401e50 <__errno_location@plt>
  403920:	adrp	x9, 417000 <ferror@plt+0x15160>
  403924:	ldr	w8, [x0]
  403928:	ldr	w0, [x9, #616]
  40392c:	adrp	x1, 405000 <ferror@plt+0x3160>
  403930:	add	x1, x1, #0xb34
  403934:	mov	x2, x20
  403938:	mov	x3, x19
  40393c:	cbnz	w8, 403944 <ferror@plt+0x1aa4>
  403940:	bl	401e10 <errx@plt>
  403944:	bl	401e80 <err@plt>
  403948:	stp	x29, x30, [sp, #-32]!
  40394c:	str	x19, [sp, #16]
  403950:	mov	x19, x1
  403954:	mov	x1, x2
  403958:	mov	x29, sp
  40395c:	bl	4036c8 <ferror@plt+0x1828>
  403960:	fcvtzs	x8, d0
  403964:	mov	x9, #0x848000000000        	// #145685290680320
  403968:	movk	x9, #0x412e, lsl #48
  40396c:	scvtf	d1, x8
  403970:	fmov	d2, x9
  403974:	fsub	d0, d0, d1
  403978:	fmul	d0, d0, d2
  40397c:	fcvtzs	x9, d0
  403980:	stp	x8, x9, [x19]
  403984:	ldr	x19, [sp, #16]
  403988:	ldp	x29, x30, [sp], #32
  40398c:	ret
  403990:	and	w8, w0, #0xf000
  403994:	sub	w8, w8, #0x1, lsl #12
  403998:	lsr	w9, w8, #12
  40399c:	cmp	w9, #0xb
  4039a0:	mov	w8, wzr
  4039a4:	b.hi	4039f8 <ferror@plt+0x1b58>  // b.pmore
  4039a8:	adrp	x10, 405000 <ferror@plt+0x3160>
  4039ac:	add	x10, x10, #0xb16
  4039b0:	adr	x11, 4039c4 <ferror@plt+0x1b24>
  4039b4:	ldrb	w12, [x10, x9]
  4039b8:	add	x11, x11, x12, lsl #2
  4039bc:	mov	w9, #0x64                  	// #100
  4039c0:	br	x11
  4039c4:	mov	w9, #0x70                  	// #112
  4039c8:	b	4039f0 <ferror@plt+0x1b50>
  4039cc:	mov	w9, #0x63                  	// #99
  4039d0:	b	4039f0 <ferror@plt+0x1b50>
  4039d4:	mov	w9, #0x62                  	// #98
  4039d8:	b	4039f0 <ferror@plt+0x1b50>
  4039dc:	mov	w9, #0x6c                  	// #108
  4039e0:	b	4039f0 <ferror@plt+0x1b50>
  4039e4:	mov	w9, #0x73                  	// #115
  4039e8:	b	4039f0 <ferror@plt+0x1b50>
  4039ec:	mov	w9, #0x2d                  	// #45
  4039f0:	mov	w8, #0x1                   	// #1
  4039f4:	strb	w9, [x1]
  4039f8:	tst	w0, #0x100
  4039fc:	mov	w9, #0x72                  	// #114
  403a00:	mov	w10, #0x2d                  	// #45
  403a04:	add	x11, x1, x8
  403a08:	mov	w12, #0x77                  	// #119
  403a0c:	csel	w17, w10, w9, eq  // eq = none
  403a10:	tst	w0, #0x80
  403a14:	mov	w14, #0x53                  	// #83
  403a18:	mov	w15, #0x73                  	// #115
  403a1c:	mov	w16, #0x78                  	// #120
  403a20:	strb	w17, [x11]
  403a24:	csel	w17, w10, w12, eq  // eq = none
  403a28:	tst	w0, #0x40
  403a2c:	orr	x13, x8, #0x2
  403a30:	strb	w17, [x11, #1]
  403a34:	csel	w11, w15, w14, ne  // ne = any
  403a38:	csel	w17, w16, w10, ne  // ne = any
  403a3c:	tst	w0, #0x800
  403a40:	csel	w11, w17, w11, eq  // eq = none
  403a44:	add	x13, x13, x1
  403a48:	tst	w0, #0x20
  403a4c:	strb	w11, [x13]
  403a50:	csel	w11, w10, w9, eq  // eq = none
  403a54:	tst	w0, #0x10
  403a58:	strb	w11, [x13, #1]
  403a5c:	csel	w11, w10, w12, eq  // eq = none
  403a60:	tst	w0, #0x8
  403a64:	csel	w14, w15, w14, ne  // ne = any
  403a68:	csel	w15, w16, w10, ne  // ne = any
  403a6c:	tst	w0, #0x400
  403a70:	orr	x8, x8, #0x6
  403a74:	csel	w14, w15, w14, eq  // eq = none
  403a78:	tst	w0, #0x4
  403a7c:	add	x8, x8, x1
  403a80:	csel	w9, w10, w9, eq  // eq = none
  403a84:	tst	w0, #0x2
  403a88:	mov	w17, #0x54                  	// #84
  403a8c:	strb	w11, [x13, #2]
  403a90:	mov	w11, #0x74                  	// #116
  403a94:	strb	w14, [x13, #3]
  403a98:	strb	w9, [x8]
  403a9c:	csel	w9, w10, w12, eq  // eq = none
  403aa0:	tst	w0, #0x1
  403aa4:	strb	w9, [x8, #1]
  403aa8:	csel	w9, w11, w17, ne  // ne = any
  403aac:	csel	w10, w16, w10, ne  // ne = any
  403ab0:	tst	w0, #0x200
  403ab4:	csel	w9, w10, w9, eq  // eq = none
  403ab8:	mov	x0, x1
  403abc:	strb	w9, [x8, #2]
  403ac0:	strb	wzr, [x8, #3]
  403ac4:	ret
  403ac8:	sub	sp, sp, #0x50
  403acc:	add	x8, sp, #0x8
  403ad0:	stp	x29, x30, [sp, #48]
  403ad4:	stp	x20, x19, [sp, #64]
  403ad8:	add	x29, sp, #0x30
  403adc:	tbz	w0, #1, 403aec <ferror@plt+0x1c4c>
  403ae0:	orr	x8, x8, #0x1
  403ae4:	mov	w9, #0x20                  	// #32
  403ae8:	strb	w9, [sp, #8]
  403aec:	cmp	x1, #0x400
  403af0:	b.cs	403b04 <ferror@plt+0x1c64>  // b.hs, b.nlast
  403af4:	mov	w9, #0x42                  	// #66
  403af8:	mov	w19, w1
  403afc:	strh	w9, [x8]
  403b00:	b	403c64 <ferror@plt+0x1dc4>
  403b04:	cmp	x1, #0x100, lsl #12
  403b08:	b.cs	403b14 <ferror@plt+0x1c74>  // b.hs, b.nlast
  403b0c:	mov	w9, #0xa                   	// #10
  403b10:	b	403b58 <ferror@plt+0x1cb8>
  403b14:	lsr	x9, x1, #30
  403b18:	cbnz	x9, 403b24 <ferror@plt+0x1c84>
  403b1c:	mov	w9, #0x14                  	// #20
  403b20:	b	403b58 <ferror@plt+0x1cb8>
  403b24:	lsr	x9, x1, #40
  403b28:	cbnz	x9, 403b34 <ferror@plt+0x1c94>
  403b2c:	mov	w9, #0x1e                  	// #30
  403b30:	b	403b58 <ferror@plt+0x1cb8>
  403b34:	lsr	x9, x1, #50
  403b38:	cbnz	x9, 403b44 <ferror@plt+0x1ca4>
  403b3c:	mov	w9, #0x28                  	// #40
  403b40:	b	403b58 <ferror@plt+0x1cb8>
  403b44:	lsr	x9, x1, #60
  403b48:	mov	w10, #0x3c                  	// #60
  403b4c:	cmp	x9, #0x0
  403b50:	mov	w9, #0x32                  	// #50
  403b54:	csel	w9, w9, w10, eq  // eq = none
  403b58:	mov	w10, #0xcccd                	// #52429
  403b5c:	movk	w10, #0xcccc, lsl #16
  403b60:	adrp	x11, 405000 <ferror@plt+0x3160>
  403b64:	umull	x10, w9, w10
  403b68:	add	x11, x11, #0xb3d
  403b6c:	lsr	x10, x10, #35
  403b70:	ldrb	w12, [x11, x10]
  403b74:	mov	x10, #0xffffffffffffffff    	// #-1
  403b78:	lsl	x10, x10, x9
  403b7c:	mov	x11, x8
  403b80:	lsr	x19, x1, x9
  403b84:	bic	x10, x1, x10
  403b88:	strb	w12, [x11], #1
  403b8c:	tbz	w0, #0, 403ba4 <ferror@plt+0x1d04>
  403b90:	cmp	w9, #0xa
  403b94:	b.cc	403ba4 <ferror@plt+0x1d04>  // b.lo, b.ul, b.last
  403b98:	mov	w11, #0x4269                	// #17001
  403b9c:	sturh	w11, [x8, #1]
  403ba0:	add	x11, x8, #0x3
  403ba4:	strb	wzr, [x11]
  403ba8:	cbz	x10, 403c64 <ferror@plt+0x1dc4>
  403bac:	sub	w8, w9, #0xa
  403bb0:	lsr	x8, x10, x8
  403bb4:	tbnz	w0, #2, 403bcc <ferror@plt+0x1d2c>
  403bb8:	sub	x9, x8, #0x3b6
  403bbc:	cmp	x9, #0x64
  403bc0:	b.cs	403c40 <ferror@plt+0x1da0>  // b.hs, b.nlast
  403bc4:	add	w19, w19, #0x1
  403bc8:	b	403c64 <ferror@plt+0x1dc4>
  403bcc:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403bd0:	add	x8, x8, #0x5
  403bd4:	movk	x9, #0xcccd
  403bd8:	umulh	x10, x8, x9
  403bdc:	lsr	x20, x10, #3
  403be0:	mul	x9, x20, x9
  403be4:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403be8:	ror	x9, x9, #1
  403bec:	movk	x10, #0x1999, lsl #48
  403bf0:	cmp	x9, x10
  403bf4:	b.ls	403c44 <ferror@plt+0x1da4>  // b.plast
  403bf8:	cbz	x20, 403c64 <ferror@plt+0x1dc4>
  403bfc:	bl	401b40 <localeconv@plt>
  403c00:	cbz	x0, 403c14 <ferror@plt+0x1d74>
  403c04:	ldr	x4, [x0]
  403c08:	cbz	x4, 403c14 <ferror@plt+0x1d74>
  403c0c:	ldrb	w8, [x4]
  403c10:	cbnz	w8, 403c1c <ferror@plt+0x1d7c>
  403c14:	adrp	x4, 405000 <ferror@plt+0x3160>
  403c18:	add	x4, x4, #0xc97
  403c1c:	adrp	x2, 405000 <ferror@plt+0x3160>
  403c20:	add	x2, x2, #0xb45
  403c24:	add	x0, sp, #0x10
  403c28:	add	x6, sp, #0x8
  403c2c:	mov	w1, #0x20                  	// #32
  403c30:	mov	w3, w19
  403c34:	mov	x5, x20
  403c38:	bl	401b30 <snprintf@plt>
  403c3c:	b	403c80 <ferror@plt+0x1de0>
  403c40:	add	x8, x8, #0x32
  403c44:	mov	x9, #0xf5c3                	// #62915
  403c48:	movk	x9, #0x5c28, lsl #16
  403c4c:	movk	x9, #0xc28f, lsl #32
  403c50:	lsr	x8, x8, #2
  403c54:	movk	x9, #0x28f5, lsl #48
  403c58:	umulh	x8, x8, x9
  403c5c:	lsr	x20, x8, #2
  403c60:	cbnz	x20, 403bfc <ferror@plt+0x1d5c>
  403c64:	adrp	x2, 405000 <ferror@plt+0x3160>
  403c68:	add	x2, x2, #0xb4f
  403c6c:	add	x0, sp, #0x10
  403c70:	add	x4, sp, #0x8
  403c74:	mov	w1, #0x20                  	// #32
  403c78:	mov	w3, w19
  403c7c:	bl	401b30 <snprintf@plt>
  403c80:	add	x0, sp, #0x10
  403c84:	bl	401c20 <strdup@plt>
  403c88:	ldp	x20, x19, [sp, #64]
  403c8c:	ldp	x29, x30, [sp, #48]
  403c90:	add	sp, sp, #0x50
  403c94:	ret
  403c98:	stp	x29, x30, [sp, #-64]!
  403c9c:	stp	x24, x23, [sp, #16]
  403ca0:	stp	x22, x21, [sp, #32]
  403ca4:	stp	x20, x19, [sp, #48]
  403ca8:	mov	x29, sp
  403cac:	cbz	x0, 403d60 <ferror@plt+0x1ec0>
  403cb0:	mov	x19, x3
  403cb4:	mov	x9, x0
  403cb8:	mov	w0, #0xffffffff            	// #-1
  403cbc:	cbz	x3, 403d64 <ferror@plt+0x1ec4>
  403cc0:	mov	x20, x2
  403cc4:	cbz	x2, 403d64 <ferror@plt+0x1ec4>
  403cc8:	mov	x21, x1
  403ccc:	cbz	x1, 403d64 <ferror@plt+0x1ec4>
  403cd0:	ldrb	w10, [x9]
  403cd4:	cbz	w10, 403d64 <ferror@plt+0x1ec4>
  403cd8:	mov	x23, xzr
  403cdc:	mov	x8, xzr
  403ce0:	add	x22, x9, #0x1
  403ce4:	b	403cf8 <ferror@plt+0x1e58>
  403ce8:	mov	x0, x23
  403cec:	add	x22, x22, #0x1
  403cf0:	mov	x23, x0
  403cf4:	cbz	w10, 403d64 <ferror@plt+0x1ec4>
  403cf8:	cmp	x23, x20
  403cfc:	b.cs	403d78 <ferror@plt+0x1ed8>  // b.hs, b.nlast
  403d00:	and	w11, w10, #0xff
  403d04:	ldrb	w10, [x22]
  403d08:	sub	x9, x22, #0x1
  403d0c:	cmp	x8, #0x0
  403d10:	csel	x8, x9, x8, eq  // eq = none
  403d14:	cmp	w11, #0x2c
  403d18:	csel	x9, x9, xzr, eq  // eq = none
  403d1c:	cmp	w10, #0x0
  403d20:	csel	x24, x22, x9, eq  // eq = none
  403d24:	cbz	x8, 403ce8 <ferror@plt+0x1e48>
  403d28:	cbz	x24, 403ce8 <ferror@plt+0x1e48>
  403d2c:	subs	x1, x24, x8
  403d30:	b.ls	403d60 <ferror@plt+0x1ec0>  // b.plast
  403d34:	mov	x0, x8
  403d38:	blr	x19
  403d3c:	cmn	w0, #0x1
  403d40:	b.eq	403d60 <ferror@plt+0x1ec0>  // b.none
  403d44:	str	w0, [x21, x23, lsl #2]
  403d48:	ldrb	w8, [x24]
  403d4c:	add	x0, x23, #0x1
  403d50:	cbz	w8, 403d64 <ferror@plt+0x1ec4>
  403d54:	ldrb	w10, [x22]
  403d58:	mov	x8, xzr
  403d5c:	b	403cec <ferror@plt+0x1e4c>
  403d60:	mov	w0, #0xffffffff            	// #-1
  403d64:	ldp	x20, x19, [sp, #48]
  403d68:	ldp	x22, x21, [sp, #32]
  403d6c:	ldp	x24, x23, [sp, #16]
  403d70:	ldp	x29, x30, [sp], #64
  403d74:	ret
  403d78:	mov	w0, #0xfffffffe            	// #-2
  403d7c:	b	403d64 <ferror@plt+0x1ec4>
  403d80:	stp	x29, x30, [sp, #-80]!
  403d84:	str	x25, [sp, #16]
  403d88:	stp	x24, x23, [sp, #32]
  403d8c:	stp	x22, x21, [sp, #48]
  403d90:	stp	x20, x19, [sp, #64]
  403d94:	mov	x29, sp
  403d98:	cbz	x0, 403dc0 <ferror@plt+0x1f20>
  403d9c:	mov	x19, x3
  403da0:	mov	x9, x0
  403da4:	mov	w0, #0xffffffff            	// #-1
  403da8:	cbz	x3, 403dc4 <ferror@plt+0x1f24>
  403dac:	ldrb	w8, [x9]
  403db0:	cbz	w8, 403dc4 <ferror@plt+0x1f24>
  403db4:	ldr	x11, [x19]
  403db8:	cmp	x11, x2
  403dbc:	b.ls	403ddc <ferror@plt+0x1f3c>  // b.plast
  403dc0:	mov	w0, #0xffffffff            	// #-1
  403dc4:	ldp	x20, x19, [sp, #64]
  403dc8:	ldp	x22, x21, [sp, #48]
  403dcc:	ldp	x24, x23, [sp, #32]
  403dd0:	ldr	x25, [sp, #16]
  403dd4:	ldp	x29, x30, [sp], #80
  403dd8:	ret
  403ddc:	mov	x20, x4
  403de0:	cmp	w8, #0x2b
  403de4:	b.ne	403df0 <ferror@plt+0x1f50>  // b.any
  403de8:	add	x9, x9, #0x1
  403dec:	b	403df8 <ferror@plt+0x1f58>
  403df0:	mov	x11, xzr
  403df4:	str	xzr, [x19]
  403df8:	mov	w0, #0xffffffff            	// #-1
  403dfc:	cbz	x20, 403dc4 <ferror@plt+0x1f24>
  403e00:	sub	x21, x2, x11
  403e04:	cbz	x21, 403dc4 <ferror@plt+0x1f24>
  403e08:	cbz	x1, 403dc4 <ferror@plt+0x1f24>
  403e0c:	ldrb	w10, [x9]
  403e10:	cbz	w10, 403dc4 <ferror@plt+0x1f24>
  403e14:	mov	x24, xzr
  403e18:	mov	x8, xzr
  403e1c:	add	x22, x1, x11, lsl #2
  403e20:	add	x23, x9, #0x1
  403e24:	b	403e38 <ferror@plt+0x1f98>
  403e28:	mov	x0, x24
  403e2c:	add	x23, x23, #0x1
  403e30:	mov	x24, x0
  403e34:	cbz	w10, 403ea0 <ferror@plt+0x2000>
  403e38:	cmp	x24, x21
  403e3c:	b.cs	403eb8 <ferror@plt+0x2018>  // b.hs, b.nlast
  403e40:	and	w11, w10, #0xff
  403e44:	ldrb	w10, [x23]
  403e48:	sub	x9, x23, #0x1
  403e4c:	cmp	x8, #0x0
  403e50:	csel	x8, x9, x8, eq  // eq = none
  403e54:	cmp	w11, #0x2c
  403e58:	csel	x9, x9, xzr, eq  // eq = none
  403e5c:	cmp	w10, #0x0
  403e60:	csel	x25, x23, x9, eq  // eq = none
  403e64:	cbz	x8, 403e28 <ferror@plt+0x1f88>
  403e68:	cbz	x25, 403e28 <ferror@plt+0x1f88>
  403e6c:	subs	x1, x25, x8
  403e70:	b.ls	403dc0 <ferror@plt+0x1f20>  // b.plast
  403e74:	mov	x0, x8
  403e78:	blr	x20
  403e7c:	cmn	w0, #0x1
  403e80:	b.eq	403dc0 <ferror@plt+0x1f20>  // b.none
  403e84:	str	w0, [x22, x24, lsl #2]
  403e88:	ldrb	w8, [x25]
  403e8c:	add	x0, x24, #0x1
  403e90:	cbz	w8, 403ea0 <ferror@plt+0x2000>
  403e94:	ldrb	w10, [x23]
  403e98:	mov	x8, xzr
  403e9c:	b	403e2c <ferror@plt+0x1f8c>
  403ea0:	cmp	w0, #0x1
  403ea4:	b.lt	403dc4 <ferror@plt+0x1f24>  // b.tstop
  403ea8:	ldr	x8, [x19]
  403eac:	add	x8, x8, w0, uxtw
  403eb0:	str	x8, [x19]
  403eb4:	b	403dc4 <ferror@plt+0x1f24>
  403eb8:	mov	w0, #0xfffffffe            	// #-2
  403ebc:	b	403dc4 <ferror@plt+0x1f24>
  403ec0:	stp	x29, x30, [sp, #-64]!
  403ec4:	mov	x8, x0
  403ec8:	mov	w0, #0xffffffea            	// #-22
  403ecc:	str	x23, [sp, #16]
  403ed0:	stp	x22, x21, [sp, #32]
  403ed4:	stp	x20, x19, [sp, #48]
  403ed8:	mov	x29, sp
  403edc:	cbz	x1, 403f84 <ferror@plt+0x20e4>
  403ee0:	cbz	x8, 403f84 <ferror@plt+0x20e4>
  403ee4:	mov	x19, x2
  403ee8:	cbz	x2, 403f84 <ferror@plt+0x20e4>
  403eec:	ldrb	w9, [x8]
  403ef0:	cbz	w9, 403f80 <ferror@plt+0x20e0>
  403ef4:	mov	x20, x1
  403ef8:	mov	x0, xzr
  403efc:	add	x21, x8, #0x1
  403f00:	mov	w22, #0x1                   	// #1
  403f04:	b	403f10 <ferror@plt+0x2070>
  403f08:	add	x21, x21, #0x1
  403f0c:	cbz	w9, 403f80 <ferror@plt+0x20e0>
  403f10:	mov	x8, x21
  403f14:	ldrb	w10, [x8], #-1
  403f18:	and	w9, w9, #0xff
  403f1c:	cmp	x0, #0x0
  403f20:	csel	x0, x8, x0, eq  // eq = none
  403f24:	cmp	w9, #0x2c
  403f28:	csel	x8, x8, xzr, eq  // eq = none
  403f2c:	cmp	w10, #0x0
  403f30:	mov	w9, w10
  403f34:	csel	x23, x21, x8, eq  // eq = none
  403f38:	cbz	x0, 403f08 <ferror@plt+0x2068>
  403f3c:	cbz	x23, 403f08 <ferror@plt+0x2068>
  403f40:	subs	x1, x23, x0
  403f44:	b.ls	403f98 <ferror@plt+0x20f8>  // b.plast
  403f48:	blr	x19
  403f4c:	tbnz	w0, #31, 403f84 <ferror@plt+0x20e4>
  403f50:	mov	w8, w0
  403f54:	lsr	x8, x8, #3
  403f58:	ldrb	w9, [x20, x8]
  403f5c:	and	w10, w0, #0x7
  403f60:	lsl	w10, w22, w10
  403f64:	orr	w9, w9, w10
  403f68:	strb	w9, [x20, x8]
  403f6c:	ldrb	w8, [x23]
  403f70:	cbz	w8, 403f80 <ferror@plt+0x20e0>
  403f74:	ldrb	w9, [x21]
  403f78:	mov	x0, xzr
  403f7c:	b	403f08 <ferror@plt+0x2068>
  403f80:	mov	w0, wzr
  403f84:	ldp	x20, x19, [sp, #48]
  403f88:	ldp	x22, x21, [sp, #32]
  403f8c:	ldr	x23, [sp, #16]
  403f90:	ldp	x29, x30, [sp], #64
  403f94:	ret
  403f98:	mov	w0, #0xffffffff            	// #-1
  403f9c:	b	403f84 <ferror@plt+0x20e4>
  403fa0:	stp	x29, x30, [sp, #-48]!
  403fa4:	mov	x8, x0
  403fa8:	mov	w0, #0xffffffea            	// #-22
  403fac:	stp	x22, x21, [sp, #16]
  403fb0:	stp	x20, x19, [sp, #32]
  403fb4:	mov	x29, sp
  403fb8:	cbz	x1, 40404c <ferror@plt+0x21ac>
  403fbc:	cbz	x8, 40404c <ferror@plt+0x21ac>
  403fc0:	mov	x19, x2
  403fc4:	cbz	x2, 40404c <ferror@plt+0x21ac>
  403fc8:	ldrb	w9, [x8]
  403fcc:	cbz	w9, 404048 <ferror@plt+0x21a8>
  403fd0:	mov	x20, x1
  403fd4:	mov	x0, xzr
  403fd8:	add	x21, x8, #0x1
  403fdc:	b	403fe8 <ferror@plt+0x2148>
  403fe0:	add	x21, x21, #0x1
  403fe4:	cbz	w9, 404048 <ferror@plt+0x21a8>
  403fe8:	mov	x8, x21
  403fec:	ldrb	w10, [x8], #-1
  403ff0:	and	w9, w9, #0xff
  403ff4:	cmp	x0, #0x0
  403ff8:	csel	x0, x8, x0, eq  // eq = none
  403ffc:	cmp	w9, #0x2c
  404000:	csel	x8, x8, xzr, eq  // eq = none
  404004:	cmp	w10, #0x0
  404008:	mov	w9, w10
  40400c:	csel	x22, x21, x8, eq  // eq = none
  404010:	cbz	x0, 403fe0 <ferror@plt+0x2140>
  404014:	cbz	x22, 403fe0 <ferror@plt+0x2140>
  404018:	subs	x1, x22, x0
  40401c:	b.ls	40405c <ferror@plt+0x21bc>  // b.plast
  404020:	blr	x19
  404024:	tbnz	x0, #63, 40404c <ferror@plt+0x21ac>
  404028:	ldr	x8, [x20]
  40402c:	orr	x8, x8, x0
  404030:	str	x8, [x20]
  404034:	ldrb	w8, [x22]
  404038:	cbz	w8, 404048 <ferror@plt+0x21a8>
  40403c:	ldrb	w9, [x21]
  404040:	mov	x0, xzr
  404044:	b	403fe0 <ferror@plt+0x2140>
  404048:	mov	w0, wzr
  40404c:	ldp	x20, x19, [sp, #32]
  404050:	ldp	x22, x21, [sp, #16]
  404054:	ldp	x29, x30, [sp], #48
  404058:	ret
  40405c:	mov	w0, #0xffffffff            	// #-1
  404060:	b	40404c <ferror@plt+0x21ac>
  404064:	stp	x29, x30, [sp, #-64]!
  404068:	mov	x29, sp
  40406c:	str	x23, [sp, #16]
  404070:	stp	x22, x21, [sp, #32]
  404074:	stp	x20, x19, [sp, #48]
  404078:	str	xzr, [x29, #24]
  40407c:	cbz	x0, 404154 <ferror@plt+0x22b4>
  404080:	mov	w21, w3
  404084:	mov	x19, x2
  404088:	mov	x23, x1
  40408c:	mov	x22, x0
  404090:	str	w3, [x1]
  404094:	str	w3, [x2]
  404098:	bl	401e50 <__errno_location@plt>
  40409c:	str	wzr, [x0]
  4040a0:	ldrb	w8, [x22]
  4040a4:	mov	x20, x0
  4040a8:	cmp	w8, #0x3a
  4040ac:	b.ne	4040b8 <ferror@plt+0x2218>  // b.any
  4040b0:	add	x21, x22, #0x1
  4040b4:	b	404114 <ferror@plt+0x2274>
  4040b8:	add	x1, x29, #0x18
  4040bc:	mov	w2, #0xa                   	// #10
  4040c0:	mov	x0, x22
  4040c4:	bl	401d00 <strtol@plt>
  4040c8:	str	w0, [x23]
  4040cc:	str	w0, [x19]
  4040d0:	ldr	x8, [x29, #24]
  4040d4:	mov	w0, #0xffffffff            	// #-1
  4040d8:	cmp	x8, x22
  4040dc:	b.eq	404154 <ferror@plt+0x22b4>  // b.none
  4040e0:	ldr	w9, [x20]
  4040e4:	cbnz	w9, 404154 <ferror@plt+0x22b4>
  4040e8:	cbz	x8, 404154 <ferror@plt+0x22b4>
  4040ec:	ldrb	w9, [x8]
  4040f0:	cmp	w9, #0x2d
  4040f4:	b.eq	404108 <ferror@plt+0x2268>  // b.none
  4040f8:	cmp	w9, #0x3a
  4040fc:	b.ne	404150 <ferror@plt+0x22b0>  // b.any
  404100:	ldrb	w9, [x8, #1]
  404104:	cbz	w9, 404168 <ferror@plt+0x22c8>
  404108:	add	x21, x8, #0x1
  40410c:	str	xzr, [x29, #24]
  404110:	str	wzr, [x20]
  404114:	add	x1, x29, #0x18
  404118:	mov	w2, #0xa                   	// #10
  40411c:	mov	x0, x21
  404120:	bl	401d00 <strtol@plt>
  404124:	str	w0, [x19]
  404128:	ldr	w8, [x20]
  40412c:	mov	w0, #0xffffffff            	// #-1
  404130:	cbnz	w8, 404154 <ferror@plt+0x22b4>
  404134:	ldr	x8, [x29, #24]
  404138:	cbz	x8, 404154 <ferror@plt+0x22b4>
  40413c:	cmp	x8, x21
  404140:	mov	w0, #0xffffffff            	// #-1
  404144:	b.eq	404154 <ferror@plt+0x22b4>  // b.none
  404148:	ldrb	w8, [x8]
  40414c:	cbnz	w8, 404154 <ferror@plt+0x22b4>
  404150:	mov	w0, wzr
  404154:	ldp	x20, x19, [sp, #48]
  404158:	ldp	x22, x21, [sp, #32]
  40415c:	ldr	x23, [sp, #16]
  404160:	ldp	x29, x30, [sp], #64
  404164:	ret
  404168:	str	w21, [x19]
  40416c:	b	404150 <ferror@plt+0x22b0>
  404170:	stp	x29, x30, [sp, #-48]!
  404174:	mov	w8, wzr
  404178:	str	x21, [sp, #16]
  40417c:	stp	x20, x19, [sp, #32]
  404180:	mov	x29, sp
  404184:	cbz	x1, 4042b8 <ferror@plt+0x2418>
  404188:	cbz	x0, 4042b8 <ferror@plt+0x2418>
  40418c:	ldrb	w8, [x0]
  404190:	and	w8, w8, #0xff
  404194:	cmp	w8, #0x2f
  404198:	mov	x19, x0
  40419c:	b.ne	4041b8 <ferror@plt+0x2318>  // b.any
  4041a0:	mov	x0, x19
  4041a4:	ldrb	w8, [x0, #1]!
  4041a8:	cmp	w8, #0x2f
  4041ac:	mov	w8, #0x2f                  	// #47
  4041b0:	b.eq	404190 <ferror@plt+0x22f0>  // b.none
  4041b4:	b	4041c8 <ferror@plt+0x2328>
  4041b8:	cbnz	w8, 4041c8 <ferror@plt+0x2328>
  4041bc:	mov	x20, xzr
  4041c0:	mov	x19, xzr
  4041c4:	b	4041e8 <ferror@plt+0x2348>
  4041c8:	mov	w20, #0x1                   	// #1
  4041cc:	ldrb	w8, [x19, x20]
  4041d0:	cbz	w8, 4041e8 <ferror@plt+0x2348>
  4041d4:	cmp	w8, #0x2f
  4041d8:	b.eq	4041e8 <ferror@plt+0x2348>  // b.none
  4041dc:	add	x20, x20, #0x1
  4041e0:	ldrb	w8, [x19, x20]
  4041e4:	cbnz	w8, 4041d4 <ferror@plt+0x2334>
  4041e8:	ldrb	w8, [x1]
  4041ec:	and	w8, w8, #0xff
  4041f0:	cmp	w8, #0x2f
  4041f4:	mov	x21, x1
  4041f8:	b.ne	404214 <ferror@plt+0x2374>  // b.any
  4041fc:	mov	x1, x21
  404200:	ldrb	w8, [x1, #1]!
  404204:	cmp	w8, #0x2f
  404208:	mov	w8, #0x2f                  	// #47
  40420c:	b.eq	4041ec <ferror@plt+0x234c>  // b.none
  404210:	b	404224 <ferror@plt+0x2384>
  404214:	cbnz	w8, 404224 <ferror@plt+0x2384>
  404218:	mov	x8, xzr
  40421c:	mov	x21, xzr
  404220:	b	404244 <ferror@plt+0x23a4>
  404224:	mov	w8, #0x1                   	// #1
  404228:	ldrb	w9, [x21, x8]
  40422c:	cbz	w9, 404244 <ferror@plt+0x23a4>
  404230:	cmp	w9, #0x2f
  404234:	b.eq	404244 <ferror@plt+0x23a4>  // b.none
  404238:	add	x8, x8, #0x1
  40423c:	ldrb	w9, [x21, x8]
  404240:	cbnz	w9, 404230 <ferror@plt+0x2390>
  404244:	add	x9, x8, x20
  404248:	cmp	x9, #0x1
  40424c:	b.eq	404258 <ferror@plt+0x23b8>  // b.none
  404250:	cbnz	x9, 404278 <ferror@plt+0x23d8>
  404254:	b	4042ac <ferror@plt+0x240c>
  404258:	cbz	x19, 404268 <ferror@plt+0x23c8>
  40425c:	ldrb	w9, [x19]
  404260:	cmp	w9, #0x2f
  404264:	b.eq	4042ac <ferror@plt+0x240c>  // b.none
  404268:	cbz	x21, 4042b4 <ferror@plt+0x2414>
  40426c:	ldrb	w9, [x21]
  404270:	cmp	w9, #0x2f
  404274:	b.eq	4042ac <ferror@plt+0x240c>  // b.none
  404278:	cmp	x20, x8
  40427c:	mov	w8, wzr
  404280:	b.ne	4042b8 <ferror@plt+0x2418>  // b.any
  404284:	cbz	x19, 4042b8 <ferror@plt+0x2418>
  404288:	cbz	x21, 4042b8 <ferror@plt+0x2418>
  40428c:	mov	x0, x19
  404290:	mov	x1, x21
  404294:	mov	x2, x20
  404298:	bl	401b90 <strncmp@plt>
  40429c:	cbnz	w0, 4042b4 <ferror@plt+0x2414>
  4042a0:	add	x0, x19, x20
  4042a4:	add	x1, x21, x20
  4042a8:	b	40418c <ferror@plt+0x22ec>
  4042ac:	mov	w8, #0x1                   	// #1
  4042b0:	b	4042b8 <ferror@plt+0x2418>
  4042b4:	mov	w8, wzr
  4042b8:	ldp	x20, x19, [sp, #32]
  4042bc:	ldr	x21, [sp, #16]
  4042c0:	mov	w0, w8
  4042c4:	ldp	x29, x30, [sp], #48
  4042c8:	ret
  4042cc:	stp	x29, x30, [sp, #-64]!
  4042d0:	orr	x8, x0, x1
  4042d4:	stp	x24, x23, [sp, #16]
  4042d8:	stp	x22, x21, [sp, #32]
  4042dc:	stp	x20, x19, [sp, #48]
  4042e0:	mov	x29, sp
  4042e4:	cbz	x8, 404318 <ferror@plt+0x2478>
  4042e8:	mov	x19, x1
  4042ec:	mov	x21, x0
  4042f0:	mov	x20, x2
  4042f4:	cbz	x0, 404334 <ferror@plt+0x2494>
  4042f8:	cbz	x19, 404350 <ferror@plt+0x24b0>
  4042fc:	mov	x0, x21
  404300:	bl	401a30 <strlen@plt>
  404304:	mvn	x8, x0
  404308:	cmp	x8, x20
  40430c:	b.cs	404358 <ferror@plt+0x24b8>  // b.hs, b.nlast
  404310:	mov	x22, xzr
  404314:	b	404394 <ferror@plt+0x24f4>
  404318:	adrp	x0, 405000 <ferror@plt+0x3160>
  40431c:	add	x0, x0, #0x6e4
  404320:	ldp	x20, x19, [sp, #48]
  404324:	ldp	x22, x21, [sp, #32]
  404328:	ldp	x24, x23, [sp, #16]
  40432c:	ldp	x29, x30, [sp], #64
  404330:	b	401c20 <strdup@plt>
  404334:	mov	x0, x19
  404338:	mov	x1, x20
  40433c:	ldp	x20, x19, [sp, #48]
  404340:	ldp	x22, x21, [sp, #32]
  404344:	ldp	x24, x23, [sp, #16]
  404348:	ldp	x29, x30, [sp], #64
  40434c:	b	401d50 <strndup@plt>
  404350:	mov	x0, x21
  404354:	b	404320 <ferror@plt+0x2480>
  404358:	add	x24, x0, x20
  40435c:	mov	x23, x0
  404360:	add	x0, x24, #0x1
  404364:	bl	401b70 <malloc@plt>
  404368:	mov	x22, x0
  40436c:	cbz	x0, 404394 <ferror@plt+0x24f4>
  404370:	mov	x0, x22
  404374:	mov	x1, x21
  404378:	mov	x2, x23
  40437c:	bl	401a00 <memcpy@plt>
  404380:	add	x0, x22, x23
  404384:	mov	x1, x19
  404388:	mov	x2, x20
  40438c:	bl	401a00 <memcpy@plt>
  404390:	strb	wzr, [x22, x24]
  404394:	mov	x0, x22
  404398:	ldp	x20, x19, [sp, #48]
  40439c:	ldp	x22, x21, [sp, #32]
  4043a0:	ldp	x24, x23, [sp, #16]
  4043a4:	ldp	x29, x30, [sp], #64
  4043a8:	ret
  4043ac:	stp	x29, x30, [sp, #-64]!
  4043b0:	stp	x20, x19, [sp, #48]
  4043b4:	mov	x20, x0
  4043b8:	stp	x24, x23, [sp, #16]
  4043bc:	stp	x22, x21, [sp, #32]
  4043c0:	mov	x29, sp
  4043c4:	cbz	x1, 4043f8 <ferror@plt+0x2558>
  4043c8:	mov	x0, x1
  4043cc:	mov	x19, x1
  4043d0:	bl	401a30 <strlen@plt>
  4043d4:	mov	x21, x0
  4043d8:	cbz	x20, 404404 <ferror@plt+0x2564>
  4043dc:	mov	x0, x20
  4043e0:	bl	401a30 <strlen@plt>
  4043e4:	mvn	x8, x0
  4043e8:	cmp	x21, x8
  4043ec:	b.ls	404420 <ferror@plt+0x2580>  // b.plast
  4043f0:	mov	x22, xzr
  4043f4:	b	40445c <ferror@plt+0x25bc>
  4043f8:	cbz	x20, 404474 <ferror@plt+0x25d4>
  4043fc:	mov	x0, x20
  404400:	b	40447c <ferror@plt+0x25dc>
  404404:	mov	x0, x19
  404408:	mov	x1, x21
  40440c:	ldp	x20, x19, [sp, #48]
  404410:	ldp	x22, x21, [sp, #32]
  404414:	ldp	x24, x23, [sp, #16]
  404418:	ldp	x29, x30, [sp], #64
  40441c:	b	401d50 <strndup@plt>
  404420:	add	x24, x0, x21
  404424:	mov	x23, x0
  404428:	add	x0, x24, #0x1
  40442c:	bl	401b70 <malloc@plt>
  404430:	mov	x22, x0
  404434:	cbz	x0, 40445c <ferror@plt+0x25bc>
  404438:	mov	x0, x22
  40443c:	mov	x1, x20
  404440:	mov	x2, x23
  404444:	bl	401a00 <memcpy@plt>
  404448:	add	x0, x22, x23
  40444c:	mov	x1, x19
  404450:	mov	x2, x21
  404454:	bl	401a00 <memcpy@plt>
  404458:	strb	wzr, [x22, x24]
  40445c:	mov	x0, x22
  404460:	ldp	x20, x19, [sp, #48]
  404464:	ldp	x22, x21, [sp, #32]
  404468:	ldp	x24, x23, [sp, #16]
  40446c:	ldp	x29, x30, [sp], #64
  404470:	ret
  404474:	adrp	x0, 405000 <ferror@plt+0x3160>
  404478:	add	x0, x0, #0x6e4
  40447c:	ldp	x20, x19, [sp, #48]
  404480:	ldp	x22, x21, [sp, #32]
  404484:	ldp	x24, x23, [sp, #16]
  404488:	ldp	x29, x30, [sp], #64
  40448c:	b	401c20 <strdup@plt>
  404490:	sub	sp, sp, #0x140
  404494:	stp	x29, x30, [sp, #240]
  404498:	add	x29, sp, #0xf0
  40449c:	sub	x9, x29, #0x70
  4044a0:	mov	x10, sp
  4044a4:	mov	x11, #0xffffffffffffffd0    	// #-48
  4044a8:	add	x8, x29, #0x50
  4044ac:	movk	x11, #0xff80, lsl #32
  4044b0:	add	x9, x9, #0x30
  4044b4:	add	x10, x10, #0x80
  4044b8:	stp	x8, x9, [x29, #-32]
  4044bc:	stp	x10, x11, [x29, #-16]
  4044c0:	stp	x2, x3, [x29, #-112]
  4044c4:	stp	x4, x5, [x29, #-96]
  4044c8:	stp	x6, x7, [x29, #-80]
  4044cc:	stp	q1, q2, [sp, #16]
  4044d0:	str	q0, [sp]
  4044d4:	ldp	q0, q1, [x29, #-32]
  4044d8:	stp	x20, x19, [sp, #304]
  4044dc:	mov	x19, x0
  4044e0:	add	x0, x29, #0x18
  4044e4:	sub	x2, x29, #0x40
  4044e8:	str	x28, [sp, #256]
  4044ec:	stp	x24, x23, [sp, #272]
  4044f0:	stp	x22, x21, [sp, #288]
  4044f4:	stp	q3, q4, [sp, #48]
  4044f8:	stp	q5, q6, [sp, #80]
  4044fc:	str	q7, [sp, #112]
  404500:	stp	q0, q1, [x29, #-64]
  404504:	bl	401d40 <vasprintf@plt>
  404508:	tbnz	w0, #31, 404540 <ferror@plt+0x26a0>
  40450c:	ldr	x21, [x29, #24]
  404510:	orr	x8, x19, x21
  404514:	cbz	x8, 404548 <ferror@plt+0x26a8>
  404518:	mov	w22, w0
  40451c:	cbz	x19, 40455c <ferror@plt+0x26bc>
  404520:	cbz	x21, 404570 <ferror@plt+0x26d0>
  404524:	mov	x0, x19
  404528:	bl	401a30 <strlen@plt>
  40452c:	mvn	x8, x0
  404530:	cmp	x8, x22
  404534:	b.cs	404578 <ferror@plt+0x26d8>  // b.hs, b.nlast
  404538:	mov	x20, xzr
  40453c:	b	4045b4 <ferror@plt+0x2714>
  404540:	mov	x20, xzr
  404544:	b	4045bc <ferror@plt+0x271c>
  404548:	adrp	x0, 405000 <ferror@plt+0x3160>
  40454c:	add	x0, x0, #0x6e4
  404550:	bl	401c20 <strdup@plt>
  404554:	mov	x20, x0
  404558:	b	4045b4 <ferror@plt+0x2714>
  40455c:	mov	x0, x21
  404560:	mov	x1, x22
  404564:	bl	401d50 <strndup@plt>
  404568:	mov	x20, x0
  40456c:	b	4045b4 <ferror@plt+0x2714>
  404570:	mov	x0, x19
  404574:	b	404550 <ferror@plt+0x26b0>
  404578:	add	x24, x0, x22
  40457c:	mov	x23, x0
  404580:	add	x0, x24, #0x1
  404584:	bl	401b70 <malloc@plt>
  404588:	mov	x20, x0
  40458c:	cbz	x0, 4045b4 <ferror@plt+0x2714>
  404590:	mov	x0, x20
  404594:	mov	x1, x19
  404598:	mov	x2, x23
  40459c:	bl	401a00 <memcpy@plt>
  4045a0:	add	x0, x20, x23
  4045a4:	mov	x1, x21
  4045a8:	mov	x2, x22
  4045ac:	bl	401a00 <memcpy@plt>
  4045b0:	strb	wzr, [x20, x24]
  4045b4:	ldr	x0, [x29, #24]
  4045b8:	bl	401d10 <free@plt>
  4045bc:	mov	x0, x20
  4045c0:	ldp	x20, x19, [sp, #304]
  4045c4:	ldp	x22, x21, [sp, #288]
  4045c8:	ldp	x24, x23, [sp, #272]
  4045cc:	ldr	x28, [sp, #256]
  4045d0:	ldp	x29, x30, [sp, #240]
  4045d4:	add	sp, sp, #0x140
  4045d8:	ret
  4045dc:	sub	sp, sp, #0x60
  4045e0:	stp	x29, x30, [sp, #16]
  4045e4:	stp	x26, x25, [sp, #32]
  4045e8:	stp	x24, x23, [sp, #48]
  4045ec:	stp	x22, x21, [sp, #64]
  4045f0:	stp	x20, x19, [sp, #80]
  4045f4:	ldr	x23, [x0]
  4045f8:	add	x29, sp, #0x10
  4045fc:	ldrb	w8, [x23]
  404600:	cbz	w8, 4047b0 <ferror@plt+0x2910>
  404604:	mov	x20, x0
  404608:	mov	x22, x1
  40460c:	mov	x0, x23
  404610:	mov	x1, x2
  404614:	mov	w24, w3
  404618:	mov	x21, x2
  40461c:	bl	401d60 <strspn@plt>
  404620:	add	x19, x23, x0
  404624:	ldrb	w25, [x19]
  404628:	cbz	x25, 4047ac <ferror@plt+0x290c>
  40462c:	cbz	w24, 4046b0 <ferror@plt+0x2810>
  404630:	cmp	w25, #0x3f
  404634:	b.hi	4046cc <ferror@plt+0x282c>  // b.pmore
  404638:	mov	w8, #0x1                   	// #1
  40463c:	mov	x9, #0x1                   	// #1
  404640:	lsl	x8, x8, x25
  404644:	movk	x9, #0x84, lsl #32
  404648:	and	x8, x8, x9
  40464c:	cbz	x8, 4046cc <ferror@plt+0x282c>
  404650:	sturb	w25, [x29, #-4]
  404654:	sturb	wzr, [x29, #-3]
  404658:	mov	x24, x19
  40465c:	ldrb	w9, [x24, #1]!
  404660:	cbz	w9, 404748 <ferror@plt+0x28a8>
  404664:	add	x10, x0, x23
  404668:	mov	x26, xzr
  40466c:	mov	w8, wzr
  404670:	add	x23, x10, #0x2
  404674:	b	404698 <ferror@plt+0x27f8>
  404678:	sxtb	w1, w9
  40467c:	sub	x0, x29, #0x4
  404680:	bl	401d70 <strchr@plt>
  404684:	cbnz	x0, 40475c <ferror@plt+0x28bc>
  404688:	mov	w8, wzr
  40468c:	ldrb	w9, [x23, x26]
  404690:	add	x26, x26, #0x1
  404694:	cbz	w9, 404744 <ferror@plt+0x28a4>
  404698:	cbnz	w8, 404688 <ferror@plt+0x27e8>
  40469c:	and	w8, w9, #0xff
  4046a0:	cmp	w8, #0x5c
  4046a4:	b.ne	404678 <ferror@plt+0x27d8>  // b.any
  4046a8:	mov	w8, #0x1                   	// #1
  4046ac:	b	40468c <ferror@plt+0x27ec>
  4046b0:	mov	x0, x19
  4046b4:	mov	x1, x21
  4046b8:	bl	401e20 <strcspn@plt>
  4046bc:	add	x8, x19, x0
  4046c0:	str	x0, [x22]
  4046c4:	str	x8, [x20]
  4046c8:	b	4047b4 <ferror@plt+0x2914>
  4046cc:	add	x9, x0, x23
  4046d0:	mov	x24, xzr
  4046d4:	mov	w8, wzr
  4046d8:	add	x23, x9, #0x1
  4046dc:	b	404700 <ferror@plt+0x2860>
  4046e0:	sxtb	w1, w25
  4046e4:	mov	x0, x21
  4046e8:	bl	401d70 <strchr@plt>
  4046ec:	cbnz	x0, 404754 <ferror@plt+0x28b4>
  4046f0:	mov	w8, wzr
  4046f4:	ldrb	w25, [x23, x24]
  4046f8:	add	x24, x24, #0x1
  4046fc:	cbz	w25, 404718 <ferror@plt+0x2878>
  404700:	cbnz	w8, 4046f0 <ferror@plt+0x2850>
  404704:	and	w8, w25, #0xff
  404708:	cmp	w8, #0x5c
  40470c:	b.ne	4046e0 <ferror@plt+0x2840>  // b.any
  404710:	mov	w8, #0x1                   	// #1
  404714:	b	4046f4 <ferror@plt+0x2854>
  404718:	sub	w8, w24, w8
  40471c:	sxtw	x8, w8
  404720:	str	x8, [x22]
  404724:	add	x22, x19, x8
  404728:	ldrsb	w1, [x22]
  40472c:	cbz	w1, 40473c <ferror@plt+0x289c>
  404730:	mov	x0, x21
  404734:	bl	401d70 <strchr@plt>
  404738:	cbz	x0, 4047ac <ferror@plt+0x290c>
  40473c:	str	x22, [x20]
  404740:	b	4047b4 <ferror@plt+0x2914>
  404744:	b	404760 <ferror@plt+0x28c0>
  404748:	mov	w8, wzr
  40474c:	mov	w26, wzr
  404750:	b	404760 <ferror@plt+0x28c0>
  404754:	mov	w8, wzr
  404758:	b	404718 <ferror@plt+0x2878>
  40475c:	mov	w8, wzr
  404760:	sub	w8, w26, w8
  404764:	sxtw	x23, w8
  404768:	str	x23, [x22]
  40476c:	add	x8, x23, x19
  404770:	ldrb	w8, [x8, #1]
  404774:	cbz	w8, 4047ac <ferror@plt+0x290c>
  404778:	cmp	w8, w25
  40477c:	b.ne	4047ac <ferror@plt+0x290c>  // b.any
  404780:	add	x8, x23, x19
  404784:	ldrsb	w1, [x8, #2]
  404788:	cbz	w1, 404798 <ferror@plt+0x28f8>
  40478c:	mov	x0, x21
  404790:	bl	401d70 <strchr@plt>
  404794:	cbz	x0, 4047ac <ferror@plt+0x290c>
  404798:	add	x8, x19, x23
  40479c:	add	x8, x8, #0x2
  4047a0:	str	x8, [x20]
  4047a4:	mov	x19, x24
  4047a8:	b	4047b4 <ferror@plt+0x2914>
  4047ac:	str	x19, [x20]
  4047b0:	mov	x19, xzr
  4047b4:	mov	x0, x19
  4047b8:	ldp	x20, x19, [sp, #80]
  4047bc:	ldp	x22, x21, [sp, #64]
  4047c0:	ldp	x24, x23, [sp, #48]
  4047c4:	ldp	x26, x25, [sp, #32]
  4047c8:	ldp	x29, x30, [sp, #16]
  4047cc:	add	sp, sp, #0x60
  4047d0:	ret
  4047d4:	stp	x29, x30, [sp, #-32]!
  4047d8:	str	x19, [sp, #16]
  4047dc:	mov	x19, x0
  4047e0:	mov	x29, sp
  4047e4:	mov	x0, x19
  4047e8:	bl	401bc0 <fgetc@plt>
  4047ec:	cmp	w0, #0xa
  4047f0:	b.eq	404804 <ferror@plt+0x2964>  // b.none
  4047f4:	cmn	w0, #0x1
  4047f8:	b.ne	4047e4 <ferror@plt+0x2944>  // b.any
  4047fc:	mov	w0, #0x1                   	// #1
  404800:	b	404808 <ferror@plt+0x2968>
  404804:	mov	w0, wzr
  404808:	ldr	x19, [sp, #16]
  40480c:	ldp	x29, x30, [sp], #32
  404810:	ret
  404814:	sub	sp, sp, #0xd0
  404818:	stp	x29, x30, [sp, #144]
  40481c:	str	x23, [sp, #160]
  404820:	stp	x22, x21, [sp, #176]
  404824:	stp	x20, x19, [sp, #192]
  404828:	add	x29, sp, #0x90
  40482c:	stp	xzr, xzr, [sp]
  404830:	cbz	x0, 404c98 <ferror@plt+0x2df8>
  404834:	mov	x19, x1
  404838:	cbz	x1, 404cb8 <ferror@plt+0x2e18>
  40483c:	mov	x20, x0
  404840:	mov	x0, xzr
  404844:	bl	401b60 <time@plt>
  404848:	str	x0, [x29, #24]
  40484c:	add	x0, x29, #0x18
  404850:	sub	x1, x29, #0x40
  404854:	bl	401ad0 <localtime_r@plt>
  404858:	adrp	x1, 405000 <ferror@plt+0x3160>
  40485c:	mov	w21, #0xffffffff            	// #-1
  404860:	add	x1, x1, #0xbea
  404864:	mov	x0, x20
  404868:	stur	w21, [x29, #-32]
  40486c:	bl	401cd0 <strcmp@plt>
  404870:	cbz	w0, 404910 <ferror@plt+0x2a70>
  404874:	adrp	x1, 405000 <ferror@plt+0x3160>
  404878:	add	x1, x1, #0xbee
  40487c:	mov	x0, x20
  404880:	bl	401cd0 <strcmp@plt>
  404884:	cbz	w0, 4048d8 <ferror@plt+0x2a38>
  404888:	adrp	x1, 405000 <ferror@plt+0x3160>
  40488c:	add	x1, x1, #0xbf4
  404890:	mov	x0, x20
  404894:	bl	401cd0 <strcmp@plt>
  404898:	cbz	w0, 4048e4 <ferror@plt+0x2a44>
  40489c:	adrp	x1, 405000 <ferror@plt+0x3160>
  4048a0:	add	x1, x1, #0xbfe
  4048a4:	mov	x0, x20
  4048a8:	bl	401cd0 <strcmp@plt>
  4048ac:	cbz	w0, 4048f8 <ferror@plt+0x2a58>
  4048b0:	ldrb	w8, [x20]
  4048b4:	cmp	w8, #0x2d
  4048b8:	b.eq	404958 <ferror@plt+0x2ab8>  // b.none
  4048bc:	cmp	w8, #0x2b
  4048c0:	b.ne	404970 <ferror@plt+0x2ad0>  // b.any
  4048c4:	add	x0, x20, #0x1
  4048c8:	add	x1, sp, #0x8
  4048cc:	bl	404cd8 <ferror@plt+0x2e38>
  4048d0:	tbz	w0, #31, 40490c <ferror@plt+0x2a6c>
  4048d4:	b	404968 <ferror@plt+0x2ac8>
  4048d8:	stur	xzr, [x29, #-60]
  4048dc:	stur	wzr, [x29, #-64]
  4048e0:	b	40490c <ferror@plt+0x2a6c>
  4048e4:	ldur	w8, [x29, #-52]
  4048e8:	stur	xzr, [x29, #-60]
  4048ec:	stur	wzr, [x29, #-64]
  4048f0:	sub	w8, w8, #0x1
  4048f4:	b	404908 <ferror@plt+0x2a68>
  4048f8:	ldur	w8, [x29, #-52]
  4048fc:	stur	xzr, [x29, #-60]
  404900:	stur	wzr, [x29, #-64]
  404904:	add	w8, w8, #0x1
  404908:	stur	w8, [x29, #-52]
  40490c:	mov	w21, #0xffffffff            	// #-1
  404910:	sub	x0, x29, #0x40
  404914:	bl	401c70 <mktime@plt>
  404918:	cmn	x0, #0x1
  40491c:	str	x0, [x29, #24]
  404920:	b.eq	404c34 <ferror@plt+0x2d94>  // b.none
  404924:	tbnz	w21, #31, 404934 <ferror@plt+0x2a94>
  404928:	ldur	w8, [x29, #-40]
  40492c:	cmp	w8, w21
  404930:	b.ne	404c34 <ferror@plt+0x2d94>  // b.any
  404934:	ldp	x9, x8, [sp]
  404938:	mov	w10, #0x4240                	// #16960
  40493c:	movk	w10, #0xf, lsl #16
  404940:	mov	w20, wzr
  404944:	madd	x8, x0, x10, x8
  404948:	subs	x8, x8, x9
  40494c:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  404950:	str	x8, [x19]
  404954:	b	404c38 <ferror@plt+0x2d98>
  404958:	add	x0, x20, #0x1
  40495c:	mov	x1, sp
  404960:	bl	404cd8 <ferror@plt+0x2e38>
  404964:	tbz	w0, #31, 40490c <ferror@plt+0x2a6c>
  404968:	mov	w20, w0
  40496c:	b	404c38 <ferror@plt+0x2d98>
  404970:	mov	x0, x20
  404974:	bl	401a30 <strlen@plt>
  404978:	cmp	x0, #0x3
  40497c:	b.ls	404998 <ferror@plt+0x2af8>  // b.plast
  404980:	add	x8, x20, x0
  404984:	ldur	w8, [x8, #-4]
  404988:	mov	w9, #0x6120                	// #24864
  40498c:	movk	w9, #0x6f67, lsl #16
  404990:	cmp	w8, w9
  404994:	b.eq	404c54 <ferror@plt+0x2db4>  // b.none
  404998:	adrp	x23, 416000 <ferror@plt+0x14160>
  40499c:	mov	x22, xzr
  4049a0:	add	x23, x23, #0xb38
  4049a4:	b	4049b4 <ferror@plt+0x2b14>
  4049a8:	add	x22, x22, #0x10
  4049ac:	cmp	x22, #0xe0
  4049b0:	b.eq	404a00 <ferror@plt+0x2b60>  // b.none
  4049b4:	ldr	x21, [x23, x22]
  4049b8:	mov	x0, x21
  4049bc:	bl	401a30 <strlen@plt>
  4049c0:	cbz	x0, 4049a8 <ferror@plt+0x2b08>
  4049c4:	mov	x2, x0
  4049c8:	mov	x0, x20
  4049cc:	mov	x1, x21
  4049d0:	bl	401d30 <strncasecmp@plt>
  4049d4:	cbnz	w0, 4049a8 <ferror@plt+0x2b08>
  4049d8:	mov	x0, x21
  4049dc:	bl	401a30 <strlen@plt>
  4049e0:	ldrb	w8, [x20, x0]
  4049e4:	cmp	w8, #0x20
  4049e8:	b.ne	4049a8 <ferror@plt+0x2b08>  // b.any
  4049ec:	add	x8, x23, x22
  4049f0:	ldr	w21, [x8, #8]
  4049f4:	add	x8, x0, x20
  4049f8:	add	x20, x8, #0x1
  4049fc:	b	404a04 <ferror@plt+0x2b64>
  404a00:	mov	w21, #0xffffffff            	// #-1
  404a04:	ldp	q0, q1, [x29, #-64]
  404a08:	ldur	q2, [x29, #-32]
  404a0c:	ldur	x8, [x29, #-16]
  404a10:	adrp	x1, 405000 <ferror@plt+0x3160>
  404a14:	add	x1, x1, #0xc0c
  404a18:	sub	x2, x29, #0x40
  404a1c:	mov	x0, x20
  404a20:	stp	q0, q1, [sp, #16]
  404a24:	str	q2, [sp, #48]
  404a28:	str	x8, [sp, #64]
  404a2c:	bl	401b20 <strptime@plt>
  404a30:	cbz	x0, 404a3c <ferror@plt+0x2b9c>
  404a34:	ldrb	w8, [x0]
  404a38:	cbz	w8, 404910 <ferror@plt+0x2a70>
  404a3c:	ldp	q0, q1, [sp, #16]
  404a40:	ldr	q2, [sp, #48]
  404a44:	ldr	x8, [sp, #64]
  404a48:	adrp	x1, 405000 <ferror@plt+0x3160>
  404a4c:	add	x1, x1, #0xc1e
  404a50:	sub	x2, x29, #0x40
  404a54:	mov	x0, x20
  404a58:	stp	q0, q1, [x29, #-64]
  404a5c:	stur	q2, [x29, #-32]
  404a60:	stur	x8, [x29, #-16]
  404a64:	bl	401b20 <strptime@plt>
  404a68:	cbz	x0, 404a74 <ferror@plt+0x2bd4>
  404a6c:	ldrb	w8, [x0]
  404a70:	cbz	w8, 404910 <ferror@plt+0x2a70>
  404a74:	ldp	q0, q1, [sp, #16]
  404a78:	ldr	q2, [sp, #48]
  404a7c:	ldr	x8, [sp, #64]
  404a80:	adrp	x1, 405000 <ferror@plt+0x3160>
  404a84:	add	x1, x1, #0xc30
  404a88:	sub	x2, x29, #0x40
  404a8c:	mov	x0, x20
  404a90:	stp	q0, q1, [x29, #-64]
  404a94:	stur	q2, [x29, #-32]
  404a98:	stur	x8, [x29, #-16]
  404a9c:	bl	401b20 <strptime@plt>
  404aa0:	cbz	x0, 404aac <ferror@plt+0x2c0c>
  404aa4:	ldrb	w8, [x0]
  404aa8:	cbz	w8, 404910 <ferror@plt+0x2a70>
  404aac:	ldp	q0, q1, [sp, #16]
  404ab0:	ldr	q2, [sp, #48]
  404ab4:	ldr	x8, [sp, #64]
  404ab8:	adrp	x1, 405000 <ferror@plt+0x3160>
  404abc:	add	x1, x1, #0xc42
  404ac0:	sub	x2, x29, #0x40
  404ac4:	mov	x0, x20
  404ac8:	stp	q0, q1, [x29, #-64]
  404acc:	stur	q2, [x29, #-32]
  404ad0:	stur	x8, [x29, #-16]
  404ad4:	bl	401b20 <strptime@plt>
  404ad8:	cbz	x0, 404ae4 <ferror@plt+0x2c44>
  404adc:	ldrb	w8, [x0]
  404ae0:	cbz	w8, 404c88 <ferror@plt+0x2de8>
  404ae4:	ldp	q0, q1, [sp, #16]
  404ae8:	ldr	q2, [sp, #48]
  404aec:	ldr	x8, [sp, #64]
  404af0:	adrp	x1, 405000 <ferror@plt+0x3160>
  404af4:	add	x1, x1, #0xc51
  404af8:	sub	x2, x29, #0x40
  404afc:	mov	x0, x20
  404b00:	stp	q0, q1, [x29, #-64]
  404b04:	stur	q2, [x29, #-32]
  404b08:	stur	x8, [x29, #-16]
  404b0c:	bl	401b20 <strptime@plt>
  404b10:	cbz	x0, 404b1c <ferror@plt+0x2c7c>
  404b14:	ldrb	w8, [x0]
  404b18:	cbz	w8, 404c88 <ferror@plt+0x2de8>
  404b1c:	ldp	q0, q1, [sp, #16]
  404b20:	ldr	q2, [sp, #48]
  404b24:	ldr	x8, [sp, #64]
  404b28:	adrp	x1, 405000 <ferror@plt+0x3160>
  404b2c:	add	x1, x1, #0xc60
  404b30:	sub	x2, x29, #0x40
  404b34:	mov	x0, x20
  404b38:	stp	q0, q1, [x29, #-64]
  404b3c:	stur	q2, [x29, #-32]
  404b40:	stur	x8, [x29, #-16]
  404b44:	bl	401b20 <strptime@plt>
  404b48:	cbz	x0, 404b54 <ferror@plt+0x2cb4>
  404b4c:	ldrb	w8, [x0]
  404b50:	cbz	w8, 404c84 <ferror@plt+0x2de4>
  404b54:	ldp	q0, q1, [sp, #16]
  404b58:	ldr	q2, [sp, #48]
  404b5c:	ldr	x8, [sp, #64]
  404b60:	adrp	x1, 405000 <ferror@plt+0x3160>
  404b64:	add	x1, x1, #0xc69
  404b68:	sub	x2, x29, #0x40
  404b6c:	mov	x0, x20
  404b70:	stp	q0, q1, [x29, #-64]
  404b74:	stur	q2, [x29, #-32]
  404b78:	stur	x8, [x29, #-16]
  404b7c:	bl	401b20 <strptime@plt>
  404b80:	cbz	x0, 404b8c <ferror@plt+0x2cec>
  404b84:	ldrb	w8, [x0]
  404b88:	cbz	w8, 404c84 <ferror@plt+0x2de4>
  404b8c:	ldp	q0, q1, [sp, #16]
  404b90:	ldr	q2, [sp, #48]
  404b94:	ldr	x8, [sp, #64]
  404b98:	adrp	x1, 405000 <ferror@plt+0x3160>
  404b9c:	add	x1, x1, #0xc27
  404ba0:	sub	x2, x29, #0x40
  404ba4:	mov	x0, x20
  404ba8:	stp	q0, q1, [x29, #-64]
  404bac:	stur	q2, [x29, #-32]
  404bb0:	stur	x8, [x29, #-16]
  404bb4:	bl	401b20 <strptime@plt>
  404bb8:	cbz	x0, 404bc4 <ferror@plt+0x2d24>
  404bbc:	ldrb	w8, [x0]
  404bc0:	cbz	w8, 404910 <ferror@plt+0x2a70>
  404bc4:	ldp	q0, q1, [sp, #16]
  404bc8:	ldr	q2, [sp, #48]
  404bcc:	ldr	x8, [sp, #64]
  404bd0:	adrp	x1, 405000 <ferror@plt+0x3160>
  404bd4:	add	x1, x1, #0xc5a
  404bd8:	sub	x2, x29, #0x40
  404bdc:	mov	x0, x20
  404be0:	stp	q0, q1, [x29, #-64]
  404be4:	stur	q2, [x29, #-32]
  404be8:	stur	x8, [x29, #-16]
  404bec:	bl	401b20 <strptime@plt>
  404bf0:	cbz	x0, 404bfc <ferror@plt+0x2d5c>
  404bf4:	ldrb	w8, [x0]
  404bf8:	cbz	w8, 404c88 <ferror@plt+0x2de8>
  404bfc:	ldp	q0, q1, [sp, #16]
  404c00:	ldr	q2, [sp, #48]
  404c04:	ldr	x8, [sp, #64]
  404c08:	adrp	x1, 405000 <ferror@plt+0x3160>
  404c0c:	add	x1, x1, #0xc72
  404c10:	sub	x2, x29, #0x40
  404c14:	mov	x0, x20
  404c18:	stp	q0, q1, [x29, #-64]
  404c1c:	stur	q2, [x29, #-32]
  404c20:	stur	x8, [x29, #-16]
  404c24:	bl	401b20 <strptime@plt>
  404c28:	cbz	x0, 404c34 <ferror@plt+0x2d94>
  404c2c:	ldrb	w8, [x0]
  404c30:	cbz	w8, 404c88 <ferror@plt+0x2de8>
  404c34:	mov	w20, #0xffffffea            	// #-22
  404c38:	mov	w0, w20
  404c3c:	ldp	x20, x19, [sp, #192]
  404c40:	ldp	x22, x21, [sp, #176]
  404c44:	ldr	x23, [sp, #160]
  404c48:	ldp	x29, x30, [sp, #144]
  404c4c:	add	sp, sp, #0xd0
  404c50:	ret
  404c54:	sub	x1, x0, #0x4
  404c58:	mov	x0, x20
  404c5c:	bl	401d50 <strndup@plt>
  404c60:	cbz	x0, 404c90 <ferror@plt+0x2df0>
  404c64:	mov	x1, sp
  404c68:	mov	x21, x0
  404c6c:	bl	404cd8 <ferror@plt+0x2e38>
  404c70:	mov	w20, w0
  404c74:	mov	x0, x21
  404c78:	bl	401d10 <free@plt>
  404c7c:	tbz	w20, #31, 40490c <ferror@plt+0x2a6c>
  404c80:	b	404c38 <ferror@plt+0x2d98>
  404c84:	stur	xzr, [x29, #-60]
  404c88:	stur	wzr, [x29, #-64]
  404c8c:	b	404910 <ferror@plt+0x2a70>
  404c90:	mov	w20, #0xfffffff4            	// #-12
  404c94:	b	404c38 <ferror@plt+0x2d98>
  404c98:	adrp	x0, 405000 <ferror@plt+0x3160>
  404c9c:	adrp	x1, 405000 <ferror@plt+0x3160>
  404ca0:	adrp	x3, 405000 <ferror@plt+0x3160>
  404ca4:	add	x0, x0, #0xba7
  404ca8:	add	x1, x1, #0xba9
  404cac:	add	x3, x3, #0xbb9
  404cb0:	mov	w2, #0xc4                  	// #196
  404cb4:	bl	401e40 <__assert_fail@plt>
  404cb8:	adrp	x0, 405000 <ferror@plt+0x3160>
  404cbc:	adrp	x1, 405000 <ferror@plt+0x3160>
  404cc0:	adrp	x3, 405000 <ferror@plt+0x3160>
  404cc4:	add	x0, x0, #0xbe5
  404cc8:	add	x1, x1, #0xba9
  404ccc:	add	x3, x3, #0xbb9
  404cd0:	mov	w2, #0xc5                  	// #197
  404cd4:	bl	401e40 <__assert_fail@plt>
  404cd8:	sub	sp, sp, #0x80
  404cdc:	stp	x29, x30, [sp, #32]
  404ce0:	stp	x28, x27, [sp, #48]
  404ce4:	stp	x26, x25, [sp, #64]
  404ce8:	stp	x24, x23, [sp, #80]
  404cec:	stp	x22, x21, [sp, #96]
  404cf0:	stp	x20, x19, [sp, #112]
  404cf4:	add	x29, sp, #0x20
  404cf8:	cbz	x0, 404ec8 <ferror@plt+0x3028>
  404cfc:	mov	x19, x1
  404d00:	cbz	x1, 404ee8 <ferror@plt+0x3048>
  404d04:	adrp	x1, 405000 <ferror@plt+0x3160>
  404d08:	add	x1, x1, #0xd35
  404d0c:	mov	x20, x0
  404d10:	bl	401d60 <strspn@plt>
  404d14:	add	x24, x20, x0
  404d18:	ldrb	w8, [x24]
  404d1c:	cbz	w8, 404e94 <ferror@plt+0x2ff4>
  404d20:	str	x19, [sp, #8]
  404d24:	bl	401e50 <__errno_location@plt>
  404d28:	adrp	x26, 405000 <ferror@plt+0x3160>
  404d2c:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  404d30:	mov	x20, x0
  404d34:	mov	x19, xzr
  404d38:	add	x26, x26, #0xd35
  404d3c:	movk	x28, #0xcccd
  404d40:	sub	x1, x29, #0x8
  404d44:	mov	w2, #0xa                   	// #10
  404d48:	mov	x0, x24
  404d4c:	str	wzr, [x20]
  404d50:	bl	401a80 <strtoll@plt>
  404d54:	ldr	w8, [x20]
  404d58:	cmp	w8, #0x1
  404d5c:	b.ge	404eb8 <ferror@plt+0x3018>  // b.tcont
  404d60:	mov	x22, x0
  404d64:	tbnz	x0, #63, 404ec0 <ferror@plt+0x3020>
  404d68:	ldur	x23, [x29, #-8]
  404d6c:	str	x19, [sp, #16]
  404d70:	ldrb	w8, [x23]
  404d74:	cmp	w8, #0x2e
  404d78:	b.ne	404dbc <ferror@plt+0x2f1c>  // b.any
  404d7c:	add	x25, x23, #0x1
  404d80:	sub	x1, x29, #0x8
  404d84:	mov	w2, #0xa                   	// #10
  404d88:	mov	x0, x25
  404d8c:	str	wzr, [x20]
  404d90:	bl	401a80 <strtoll@plt>
  404d94:	ldr	w8, [x20]
  404d98:	cmp	w8, #0x1
  404d9c:	b.ge	404eb8 <ferror@plt+0x3018>  // b.tcont
  404da0:	mov	x24, x0
  404da4:	tbnz	x0, #63, 404ec0 <ferror@plt+0x3020>
  404da8:	ldur	x23, [x29, #-8]
  404dac:	cmp	x23, x25
  404db0:	b.eq	404e94 <ferror@plt+0x2ff4>  // b.none
  404db4:	sub	w21, w23, w25
  404db8:	b	404dcc <ferror@plt+0x2f2c>
  404dbc:	cmp	x23, x24
  404dc0:	b.eq	404e94 <ferror@plt+0x2ff4>  // b.none
  404dc4:	mov	x24, xzr
  404dc8:	mov	w21, wzr
  404dcc:	mov	x0, x23
  404dd0:	mov	x1, x26
  404dd4:	bl	401d60 <strspn@plt>
  404dd8:	adrp	x19, 416000 <ferror@plt+0x14160>
  404ddc:	mov	x27, xzr
  404de0:	add	x25, x23, x0
  404de4:	add	x19, x19, #0xc20
  404de8:	stur	x25, [x29, #-8]
  404dec:	b	404e00 <ferror@plt+0x2f60>
  404df0:	add	x27, x27, #0x1
  404df4:	cmp	x27, #0x1c
  404df8:	add	x19, x19, #0x10
  404dfc:	b.eq	404e94 <ferror@plt+0x2ff4>  // b.none
  404e00:	ldur	x26, [x19, #-8]
  404e04:	mov	x0, x26
  404e08:	bl	401a30 <strlen@plt>
  404e0c:	cbz	x23, 404df0 <ferror@plt+0x2f50>
  404e10:	mov	x2, x0
  404e14:	cbz	x0, 404df0 <ferror@plt+0x2f50>
  404e18:	mov	x0, x25
  404e1c:	mov	x1, x26
  404e20:	bl	401b90 <strncmp@plt>
  404e24:	cbnz	w0, 404df0 <ferror@plt+0x2f50>
  404e28:	ldr	x19, [x19]
  404e2c:	mul	x24, x19, x24
  404e30:	cbz	w21, 404e44 <ferror@plt+0x2fa4>
  404e34:	umulh	x8, x24, x28
  404e38:	subs	w21, w21, #0x1
  404e3c:	lsr	x24, x8, #3
  404e40:	b.ne	404e34 <ferror@plt+0x2f94>  // b.any
  404e44:	cmp	w27, #0x1c
  404e48:	b.cs	404e94 <ferror@plt+0x2ff4>  // b.hs, b.nlast
  404e4c:	mov	x0, x26
  404e50:	bl	401a30 <strlen@plt>
  404e54:	ldr	x8, [sp, #16]
  404e58:	adrp	x26, 405000 <ferror@plt+0x3160>
  404e5c:	add	x23, x25, x0
  404e60:	add	x26, x26, #0xd35
  404e64:	madd	x8, x19, x22, x8
  404e68:	mov	x0, x23
  404e6c:	mov	x1, x26
  404e70:	add	x19, x8, x24
  404e74:	bl	401d60 <strspn@plt>
  404e78:	add	x24, x23, x0
  404e7c:	ldrb	w8, [x24]
  404e80:	cbnz	w8, 404d40 <ferror@plt+0x2ea0>
  404e84:	ldr	x8, [sp, #8]
  404e88:	mov	w0, wzr
  404e8c:	str	x19, [x8]
  404e90:	b	404e98 <ferror@plt+0x2ff8>
  404e94:	mov	w0, #0xffffffea            	// #-22
  404e98:	ldp	x20, x19, [sp, #112]
  404e9c:	ldp	x22, x21, [sp, #96]
  404ea0:	ldp	x24, x23, [sp, #80]
  404ea4:	ldp	x26, x25, [sp, #64]
  404ea8:	ldp	x28, x27, [sp, #48]
  404eac:	ldp	x29, x30, [sp, #32]
  404eb0:	add	sp, sp, #0x80
  404eb4:	ret
  404eb8:	neg	w0, w8
  404ebc:	b	404e98 <ferror@plt+0x2ff8>
  404ec0:	mov	w0, #0xffffffde            	// #-34
  404ec4:	b	404e98 <ferror@plt+0x2ff8>
  404ec8:	adrp	x0, 405000 <ferror@plt+0x3160>
  404ecc:	adrp	x1, 405000 <ferror@plt+0x3160>
  404ed0:	adrp	x3, 405000 <ferror@plt+0x3160>
  404ed4:	add	x0, x0, #0xba7
  404ed8:	add	x1, x1, #0xba9
  404edc:	add	x3, x3, #0xd0f
  404ee0:	mov	w2, #0x4d                  	// #77
  404ee4:	bl	401e40 <__assert_fail@plt>
  404ee8:	adrp	x0, 405000 <ferror@plt+0x3160>
  404eec:	adrp	x1, 405000 <ferror@plt+0x3160>
  404ef0:	adrp	x3, 405000 <ferror@plt+0x3160>
  404ef4:	add	x0, x0, #0xbe5
  404ef8:	add	x1, x1, #0xba9
  404efc:	add	x3, x3, #0xd0f
  404f00:	mov	w2, #0x4e                  	// #78
  404f04:	bl	401e40 <__assert_fail@plt>
  404f08:	ldr	w8, [x0, #32]
  404f0c:	tbnz	w8, #31, 404f18 <ferror@plt+0x3078>
  404f10:	ldr	w0, [x0, #40]
  404f14:	ret
  404f18:	mov	w0, wzr
  404f1c:	ret
  404f20:	sub	sp, sp, #0x70
  404f24:	stp	x22, x21, [sp, #80]
  404f28:	stp	x20, x19, [sp, #96]
  404f2c:	mov	x20, x3
  404f30:	mov	x21, x2
  404f34:	mov	w22, w1
  404f38:	mov	x19, x0
  404f3c:	stp	x29, x30, [sp, #64]
  404f40:	add	x29, sp, #0x40
  404f44:	tbnz	w1, #6, 404f74 <ferror@plt+0x30d4>
  404f48:	add	x1, sp, #0x8
  404f4c:	mov	x0, x19
  404f50:	bl	401ad0 <localtime_r@plt>
  404f54:	cbz	x0, 404f84 <ferror@plt+0x30e4>
  404f58:	ldr	x1, [x19, #8]
  404f5c:	add	x0, sp, #0x8
  404f60:	mov	w2, w22
  404f64:	mov	x3, x21
  404f68:	mov	x4, x20
  404f6c:	bl	404fb4 <ferror@plt+0x3114>
  404f70:	b	404fa0 <ferror@plt+0x3100>
  404f74:	add	x1, sp, #0x8
  404f78:	mov	x0, x19
  404f7c:	bl	401be0 <gmtime_r@plt>
  404f80:	cbnz	x0, 404f58 <ferror@plt+0x30b8>
  404f84:	adrp	x1, 405000 <ferror@plt+0x3160>
  404f88:	add	x1, x1, #0xc7f
  404f8c:	mov	w2, #0x5                   	// #5
  404f90:	bl	401e00 <dcgettext@plt>
  404f94:	ldr	x1, [x19]
  404f98:	bl	401dd0 <warnx@plt>
  404f9c:	mov	w0, #0xffffffff            	// #-1
  404fa0:	ldp	x20, x19, [sp, #96]
  404fa4:	ldp	x22, x21, [sp, #80]
  404fa8:	ldp	x29, x30, [sp, #64]
  404fac:	add	sp, sp, #0x70
  404fb0:	ret
  404fb4:	stp	x29, x30, [sp, #-64]!
  404fb8:	str	x23, [sp, #16]
  404fbc:	stp	x22, x21, [sp, #32]
  404fc0:	stp	x20, x19, [sp, #48]
  404fc4:	mov	x19, x4
  404fc8:	mov	x20, x3
  404fcc:	mov	w22, w2
  404fd0:	mov	x23, x1
  404fd4:	mov	x21, x0
  404fd8:	mov	x29, sp
  404fdc:	tbnz	w2, #0, 405018 <ferror@plt+0x3178>
  404fe0:	tbz	w22, #1, 40505c <ferror@plt+0x31bc>
  404fe4:	ldp	w4, w3, [x21, #4]
  404fe8:	ldr	w5, [x21]
  404fec:	adrp	x2, 405000 <ferror@plt+0x3160>
  404ff0:	add	x2, x2, #0xd49
  404ff4:	mov	x0, x20
  404ff8:	mov	x1, x19
  404ffc:	bl	401b30 <snprintf@plt>
  405000:	tbnz	w0, #31, 40515c <ferror@plt+0x32bc>
  405004:	mov	w8, w0
  405008:	subs	x19, x19, x8
  40500c:	b.cc	40515c <ferror@plt+0x32bc>  // b.lo, b.ul, b.last
  405010:	add	x20, x20, x8
  405014:	b	40505c <ferror@plt+0x31bc>
  405018:	ldp	w9, w8, [x21, #16]
  40501c:	ldr	w5, [x21, #12]
  405020:	adrp	x2, 405000 <ferror@plt+0x3160>
  405024:	sxtw	x8, w8
  405028:	add	x3, x8, #0x76c
  40502c:	add	w4, w9, #0x1
  405030:	add	x2, x2, #0xd3a
  405034:	mov	x0, x20
  405038:	mov	x1, x19
  40503c:	bl	401b30 <snprintf@plt>
  405040:	tbnz	w0, #31, 40515c <ferror@plt+0x32bc>
  405044:	mov	w8, w0
  405048:	cmp	x8, x19
  40504c:	b.hi	40515c <ferror@plt+0x32bc>  // b.pmore
  405050:	sub	x19, x19, x8
  405054:	add	x20, x20, x8
  405058:	tbnz	w22, #1, 4050b0 <ferror@plt+0x3210>
  40505c:	tbnz	w22, #3, 405070 <ferror@plt+0x31d0>
  405060:	tbz	w22, #4, 40509c <ferror@plt+0x31fc>
  405064:	adrp	x2, 405000 <ferror@plt+0x3160>
  405068:	add	x2, x2, #0xd5f
  40506c:	b	405078 <ferror@plt+0x31d8>
  405070:	adrp	x2, 405000 <ferror@plt+0x3160>
  405074:	add	x2, x2, #0xd58
  405078:	mov	x0, x20
  40507c:	mov	x1, x19
  405080:	mov	x3, x23
  405084:	bl	401b30 <snprintf@plt>
  405088:	tbnz	w0, #31, 40515c <ferror@plt+0x32bc>
  40508c:	mov	w8, w0
  405090:	subs	x19, x19, x8
  405094:	b.cc	40515c <ferror@plt+0x32bc>  // b.lo, b.ul, b.last
  405098:	add	x20, x20, x8
  40509c:	tbz	w22, #2, 405154 <ferror@plt+0x32b4>
  4050a0:	ldr	w8, [x21, #32]
  4050a4:	tbnz	w8, #31, 4050d0 <ferror@plt+0x3230>
  4050a8:	ldr	w8, [x21, #40]
  4050ac:	b	4050d4 <ferror@plt+0x3234>
  4050b0:	cbz	x19, 40515c <ferror@plt+0x32bc>
  4050b4:	tst	w22, #0x20
  4050b8:	mov	w8, #0x54                  	// #84
  4050bc:	mov	w9, #0x20                  	// #32
  4050c0:	csel	w8, w9, w8, eq  // eq = none
  4050c4:	strb	w8, [x20], #1
  4050c8:	sub	x19, x19, #0x1
  4050cc:	b	404fe4 <ferror@plt+0x3144>
  4050d0:	mov	w8, wzr
  4050d4:	mov	w9, #0x8889                	// #34953
  4050d8:	movk	w9, #0x8888, lsl #16
  4050dc:	mov	w10, #0xb3c5                	// #46021
  4050e0:	movk	w10, #0x91a2, lsl #16
  4050e4:	smull	x11, w8, w9
  4050e8:	smull	x10, w8, w10
  4050ec:	lsr	x11, x11, #32
  4050f0:	lsr	x10, x10, #32
  4050f4:	add	w11, w11, w8
  4050f8:	add	w8, w10, w8
  4050fc:	asr	w10, w11, #5
  405100:	add	w10, w10, w11, lsr #31
  405104:	asr	w11, w8, #11
  405108:	add	w3, w11, w8, lsr #31
  40510c:	smull	x8, w10, w9
  405110:	lsr	x8, x8, #32
  405114:	add	w8, w8, w10
  405118:	asr	w9, w8, #5
  40511c:	add	w8, w9, w8, lsr #31
  405120:	mov	w9, #0x3c                  	// #60
  405124:	msub	w8, w8, w9, w10
  405128:	cmp	w8, #0x0
  40512c:	adrp	x2, 405000 <ferror@plt+0x3160>
  405130:	cneg	w4, w8, mi  // mi = first
  405134:	add	x2, x2, #0xd66
  405138:	mov	x0, x20
  40513c:	mov	x1, x19
  405140:	bl	401b30 <snprintf@plt>
  405144:	tbnz	w0, #31, 40515c <ferror@plt+0x32bc>
  405148:	sxtw	x8, w0
  40514c:	cmp	x19, x8
  405150:	b.cc	40515c <ferror@plt+0x32bc>  // b.lo, b.ul, b.last
  405154:	mov	w0, wzr
  405158:	b	405178 <ferror@plt+0x32d8>
  40515c:	adrp	x1, 405000 <ferror@plt+0x3160>
  405160:	add	x1, x1, #0xd71
  405164:	mov	w2, #0x5                   	// #5
  405168:	mov	x0, xzr
  40516c:	bl	401e00 <dcgettext@plt>
  405170:	bl	401dd0 <warnx@plt>
  405174:	mov	w0, #0xffffffff            	// #-1
  405178:	ldp	x20, x19, [sp, #48]
  40517c:	ldp	x22, x21, [sp, #32]
  405180:	ldr	x23, [sp, #16]
  405184:	ldp	x29, x30, [sp], #64
  405188:	ret
  40518c:	mov	x4, x3
  405190:	mov	x3, x2
  405194:	mov	w2, w1
  405198:	mov	x1, xzr
  40519c:	b	404fb4 <ferror@plt+0x3114>
  4051a0:	sub	sp, sp, #0x70
  4051a4:	stp	x22, x21, [sp, #80]
  4051a8:	stp	x20, x19, [sp, #96]
  4051ac:	mov	x20, x3
  4051b0:	mov	x21, x2
  4051b4:	mov	w22, w1
  4051b8:	mov	x19, x0
  4051bc:	stp	x29, x30, [sp, #64]
  4051c0:	add	x29, sp, #0x40
  4051c4:	tbnz	w1, #6, 4051f4 <ferror@plt+0x3354>
  4051c8:	add	x1, sp, #0x8
  4051cc:	mov	x0, x19
  4051d0:	bl	401ad0 <localtime_r@plt>
  4051d4:	cbz	x0, 405204 <ferror@plt+0x3364>
  4051d8:	add	x0, sp, #0x8
  4051dc:	mov	x1, xzr
  4051e0:	mov	w2, w22
  4051e4:	mov	x3, x21
  4051e8:	mov	x4, x20
  4051ec:	bl	404fb4 <ferror@plt+0x3114>
  4051f0:	b	405220 <ferror@plt+0x3380>
  4051f4:	add	x1, sp, #0x8
  4051f8:	mov	x0, x19
  4051fc:	bl	401be0 <gmtime_r@plt>
  405200:	cbnz	x0, 4051d8 <ferror@plt+0x3338>
  405204:	adrp	x1, 405000 <ferror@plt+0x3160>
  405208:	add	x1, x1, #0xc7f
  40520c:	mov	w2, #0x5                   	// #5
  405210:	bl	401e00 <dcgettext@plt>
  405214:	mov	x1, x19
  405218:	bl	401dd0 <warnx@plt>
  40521c:	mov	w0, #0xffffffff            	// #-1
  405220:	ldp	x20, x19, [sp, #96]
  405224:	ldp	x22, x21, [sp, #80]
  405228:	ldp	x29, x30, [sp, #64]
  40522c:	add	sp, sp, #0x70
  405230:	ret
  405234:	sub	sp, sp, #0xb0
  405238:	stp	x29, x30, [sp, #112]
  40523c:	stp	x22, x21, [sp, #144]
  405240:	stp	x20, x19, [sp, #160]
  405244:	ldr	x8, [x1]
  405248:	str	x23, [sp, #128]
  40524c:	mov	x19, x4
  405250:	mov	x20, x3
  405254:	mov	w21, w2
  405258:	mov	x22, x1
  40525c:	mov	x23, x0
  405260:	add	x29, sp, #0x70
  405264:	cbnz	x8, 405274 <ferror@plt+0x33d4>
  405268:	mov	x0, x22
  40526c:	mov	x1, xzr
  405270:	bl	401bd0 <gettimeofday@plt>
  405274:	add	x1, sp, #0x38
  405278:	mov	x0, x23
  40527c:	bl	401ad0 <localtime_r@plt>
  405280:	mov	x1, sp
  405284:	mov	x0, x22
  405288:	bl	401ad0 <localtime_r@plt>
  40528c:	ldr	w10, [sp, #28]
  405290:	ldr	w11, [sp, #84]
  405294:	ldr	w8, [sp, #76]
  405298:	ldr	w9, [sp, #20]
  40529c:	cmp	w11, w10
  4052a0:	b.ne	4052e4 <ferror@plt+0x3444>  // b.any
  4052a4:	cmp	w8, w9
  4052a8:	b.ne	4052e4 <ferror@plt+0x3444>  // b.any
  4052ac:	ldp	w4, w3, [sp, #60]
  4052b0:	adrp	x2, 405000 <ferror@plt+0x3160>
  4052b4:	add	x2, x2, #0xd4e
  4052b8:	mov	x0, x20
  4052bc:	mov	x1, x19
  4052c0:	bl	401b30 <snprintf@plt>
  4052c4:	mov	w8, w0
  4052c8:	mov	w0, #0xffffffff            	// #-1
  4052cc:	tbnz	w8, #31, 405324 <ferror@plt+0x3484>
  4052d0:	sxtw	x8, w8
  4052d4:	cmp	x8, x19
  4052d8:	b.hi	405324 <ferror@plt+0x3484>  // b.pmore
  4052dc:	mov	w0, wzr
  4052e0:	b	405324 <ferror@plt+0x3484>
  4052e4:	adrp	x10, 405000 <ferror@plt+0x3160>
  4052e8:	adrp	x11, 405000 <ferror@plt+0x3160>
  4052ec:	add	x10, x10, #0xc99
  4052f0:	add	x11, x11, #0xca7
  4052f4:	tst	w21, #0x2
  4052f8:	adrp	x12, 405000 <ferror@plt+0x3160>
  4052fc:	add	x12, x12, #0xca4
  405300:	csel	x10, x11, x10, eq  // eq = none
  405304:	cmp	w8, w9
  405308:	csel	x2, x10, x12, eq  // eq = none
  40530c:	add	x3, sp, #0x38
  405310:	mov	x0, x20
  405314:	mov	x1, x19
  405318:	bl	401ae0 <strftime@plt>
  40531c:	cmp	w0, #0x1
  405320:	csetm	w0, lt  // lt = tstop
  405324:	ldp	x20, x19, [sp, #160]
  405328:	ldp	x22, x21, [sp, #144]
  40532c:	ldr	x23, [sp, #128]
  405330:	ldp	x29, x30, [sp, #112]
  405334:	add	sp, sp, #0xb0
  405338:	ret
  40533c:	nop
  405340:	stp	x29, x30, [sp, #-64]!
  405344:	mov	x29, sp
  405348:	stp	x19, x20, [sp, #16]
  40534c:	adrp	x20, 416000 <ferror@plt+0x14160>
  405350:	add	x20, x20, #0xb30
  405354:	stp	x21, x22, [sp, #32]
  405358:	adrp	x21, 416000 <ferror@plt+0x14160>
  40535c:	add	x21, x21, #0xb28
  405360:	sub	x20, x20, x21
  405364:	mov	w22, w0
  405368:	stp	x23, x24, [sp, #48]
  40536c:	mov	x23, x1
  405370:	mov	x24, x2
  405374:	bl	4019c0 <memcpy@plt-0x40>
  405378:	cmp	xzr, x20, asr #3
  40537c:	b.eq	4053a8 <ferror@plt+0x3508>  // b.none
  405380:	asr	x20, x20, #3
  405384:	mov	x19, #0x0                   	// #0
  405388:	ldr	x3, [x21, x19, lsl #3]
  40538c:	mov	x2, x24
  405390:	add	x19, x19, #0x1
  405394:	mov	x1, x23
  405398:	mov	w0, w22
  40539c:	blr	x3
  4053a0:	cmp	x20, x19
  4053a4:	b.ne	405388 <ferror@plt+0x34e8>  // b.any
  4053a8:	ldp	x19, x20, [sp, #16]
  4053ac:	ldp	x21, x22, [sp, #32]
  4053b0:	ldp	x23, x24, [sp, #48]
  4053b4:	ldp	x29, x30, [sp], #64
  4053b8:	ret
  4053bc:	nop
  4053c0:	ret
  4053c4:	nop
  4053c8:	adrp	x2, 417000 <ferror@plt+0x15160>
  4053cc:	mov	x1, #0x0                   	// #0
  4053d0:	ldr	x2, [x2, #608]
  4053d4:	b	401af0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004053d8 <.fini>:
  4053d8:	stp	x29, x30, [sp, #-16]!
  4053dc:	mov	x29, sp
  4053e0:	ldp	x29, x30, [sp], #16
  4053e4:	ret
