<stg><name>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_281_3</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="496" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln283 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln283"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %packOfst = alloca i32 1

]]></Node>
<StgValue><ssdm name="packOfst"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:4 %sext_ln194_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln194

]]></Node>
<StgValue><ssdm name="sext_ln194_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:5 %sext_ln194_cast = sext i58 %sext_ln194_read

]]></Node>
<StgValue><ssdm name="sext_ln194_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_4, void @empty_12, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i11 0, i11 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i3 0, i3 %t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i9 0, i9 %packOfst

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="496" op_1_bw="496">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i496 0, i496 %phi_ln283

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten7_load = load i11 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %icmp_ln280 = icmp_eq  i11 %indvar_flatten7_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln280"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln280 = add i11 %indvar_flatten7_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln280"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln280 = br i1 %icmp_ln280, void %.split4, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split4:1 %packOfst_load = load i9 %packOfst

]]></Node>
<StgValue><ssdm name="packOfst_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split4:5 %icmp_ln281 = icmp_eq  i9 %packOfst_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln281"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split4:6 %select_ln280 = select i1 %icmp_ln281, i9 0, i9 %packOfst_load

]]></Node>
<StgValue><ssdm name="select_ln280"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="9">
<![CDATA[
.split4:11 %zext_ln281 = zext i9 %select_ln280

]]></Node>
<StgValue><ssdm name="zext_ln281"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="9">
<![CDATA[
.split4:12 %trunc_ln281 = trunc i9 %select_ln280

]]></Node>
<StgValue><ssdm name="trunc_ln281"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:15 %trottersLocal_V_0_addr = getelementptr i16 %trottersLocal_V_0, i64 0, i64 %zext_ln281

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="8">
<![CDATA[
.split4:16 %trottersLocal_V_0_load = load i8 %trottersLocal_V_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:17 %trottersLocal_V_1_addr = getelementptr i16 %trottersLocal_V_1, i64 0, i64 %zext_ln281

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="8">
<![CDATA[
.split4:18 %trottersLocal_V_1_load = load i8 %trottersLocal_V_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:19 %trottersLocal_V_2_addr = getelementptr i16 %trottersLocal_V_2, i64 0, i64 %zext_ln281

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="8">
<![CDATA[
.split4:20 %trottersLocal_V_2_load = load i8 %trottersLocal_V_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:21 %trottersLocal_V_3_addr = getelementptr i16 %trottersLocal_V_3, i64 0, i64 %zext_ln281

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="8">
<![CDATA[
.split4:22 %trottersLocal_V_3_load = load i8 %trottersLocal_V_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4:24 %icmp_ln283 = icmp_eq  i5 %trunc_ln281, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln283"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4:26 %br_ln283 = br i1 %icmp_ln283, void %.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge:0 %add_ln281 = add i9 %select_ln280, i9 1

]]></Node>
<StgValue><ssdm name="add_ln281"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:4 %store_ln280 = store i11 %add_ln280, i11 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:6 %store_ln281 = store i9 %add_ln281, i9 %packOfst

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.split4:2 %t_load = load i3 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
<literal name="icmp_ln281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4:8 %add_ln280_1 = add i3 %t_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln280_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split4:9 %select_ln280_2 = select i1 %icmp_ln281, i3 %add_ln280_1, i3 %t_load

]]></Node>
<StgValue><ssdm name="select_ln280_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="3">
<![CDATA[
.split4:10 %trunc_ln280 = trunc i3 %select_ln280_2

]]></Node>
<StgValue><ssdm name="trunc_ln280"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="8">
<![CDATA[
.split4:16 %trottersLocal_V_0_load = load i8 %trottersLocal_V_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="8">
<![CDATA[
.split4:18 %trottersLocal_V_1_load = load i8 %trottersLocal_V_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="8">
<![CDATA[
.split4:20 %trottersLocal_V_2_load = load i8 %trottersLocal_V_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="8">
<![CDATA[
.split4:22 %trottersLocal_V_3_load = load i8 %trottersLocal_V_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
.split4:23 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %trottersLocal_V_0_load, i16 %trottersLocal_V_1_load, i16 %trottersLocal_V_2_load, i16 %trottersLocal_V_3_load, i2 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:5 %store_ln280 = store i3 %select_ln280_2, i3 %t

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:1 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln194_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
<literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="496" op_0_bw="496" op_1_bw="0">
<![CDATA[
.split4:0 %phi_ln283_load = load i496 %phi_ln283

]]></Node>
<StgValue><ssdm name="phi_ln283_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WRITE_TROTTERS_VITIS_LOOP_281_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split4:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="496" op_0_bw="1" op_1_bw="496" op_2_bw="496">
<![CDATA[
.split4:7 %select_ln280_1 = select i1 %icmp_ln281, i496 0, i496 %phi_ln283_load

]]></Node>
<StgValue><ssdm name="select_ln280_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:13 %specpipeline_ln281 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln281"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:14 %specloopname_ln281 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln281"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="496">
<![CDATA[
.split4:25 %or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i496, i16 %tmp, i496 %select_ln280_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
<literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="480" op_0_bw="480" op_1_bw="496" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split._crit_edge:1 %tmp_6 = partselect i480 @_ssdm_op_PartSelect.i480.i496.i32.i32, i496 %select_ln280_1, i32 16, i32 495

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
<literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="496" op_0_bw="496" op_1_bw="16" op_2_bw="480">
<![CDATA[
.split._crit_edge:2 %tmp_7 = bitconcatenate i496 @_ssdm_op_BitConcatenate.i496.i16.i480, i16 %tmp, i480 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="496" op_0_bw="1" op_1_bw="496" op_2_bw="496">
<![CDATA[
.split._crit_edge:3 %select_ln283 = select i1 %icmp_ln283, i496 0, i496 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln283"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="496" op_1_bw="496" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:7 %store_ln283 = store i496 %select_ln283, i496 %phi_ln283

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="64" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
:0 %write_ln283 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %or_ln, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln283"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln283 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
