// Seed: 3194440088
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri1  id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    input  wor   id_6,
    output tri   id_7
);
  wire  id_9;
  logic id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wand id_2,
    input uwire id_3,
    input tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    input uwire id_7,
    output tri1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input uwire id_11,
    input wand id_12,
    input wor id_13,
    input tri0 id_14,
    input wand id_15,
    input wire id_16,
    output uwire id_17,
    input tri0 id_18,
    input wand id_19,
    input tri id_20,
    input tri0 id_21,
    output wire id_22,
    output supply0 id_23
);
  assign id_8 = id_10;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_13,
      id_6,
      id_16,
      id_16,
      id_18,
      id_23
  );
  assign modCall_1.id_3 = 0;
endmodule
