/*
 * STM32F103C6_RCC_Driver.c
 *
 *  Created on: 22 Jun 2023
 *      Author: Ahmed
 */

#include "STM32F103C6_RCC_Driver.h"

/*
Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
Set and cleared by software to control the division factor of the APB low-speed clock
(PCLK1).
Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.
0xx: HCLK not divided
100: HCLK divided by 2
101: HCLK divided by 4
110: HCLK divided by 8
111: HCLK divided by 16
*/
const uint8_t APBPrescTable [8U] = {0,0,0,0,1,2,3,4};


uint32_t MCAL_RCC_getSYSCLKFreq(void){

}


uint32_t MCAL_RCC_getHCLKFreq(void){

}

uint32_t MCAL_RCC_getPCLK1Freq(void){
	//Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
	return (MCAL_RCC_getHCLKFreq() >> APBPrescTable[(RCC->CFGR >> 8) & 0b111]);
}

uint32_t MCAL_RCC_getPCLK2Freq(void){
	//Bits 13:11 PPRE2: APB high-speed prescaler (APB2)
	return (MCAL_RCC_getHCLKFreq() >> APBPrescTable[(RCC->CFGR >> 11) & 0b111]);
}
