
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N7/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N7/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N7/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3776975
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.391 ; gain = 239.832 ; free physical = 126618 ; free virtual = 229818
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.663; parent = 2372.476; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.445; parent = 3040.363; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N7/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N7/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3127.328 ; gain = 329.770 ; free physical = 126544 ; free virtual = 229744
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.663; parent = 2372.476; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4100.414; parent = 3127.332; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3145.141 ; gain = 347.582 ; free physical = 126544 ; free virtual = 229745
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.663; parent = 2372.476; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4118.227; parent = 3145.145; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3145.141 ; gain = 347.582 ; free physical = 126545 ; free virtual = 229745
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.663; parent = 2372.476; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4118.227; parent = 3145.145; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3145.141 ; gain = 0.000 ; free physical = 126545 ; free virtual = 229745
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N7/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3312.859 ; gain = 0.000 ; free physical = 126577 ; free virtual = 229777
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3312.859 ; gain = 0.000 ; free physical = 126577 ; free virtual = 229777
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3312.859 ; gain = 515.301 ; free physical = 126654 ; free virtual = 229855
Synthesis current peak Physical Memory [PSS] (MB): peak = 2648.026; parent = 2393.839; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.930; parent = 3280.848; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3312.859 ; gain = 515.301 ; free physical = 126654 ; free virtual = 229855
Synthesis current peak Physical Memory [PSS] (MB): peak = 2648.026; parent = 2393.839; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.930; parent = 3280.848; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3312.859 ; gain = 515.301 ; free physical = 126655 ; free virtual = 229856
Synthesis current peak Physical Memory [PSS] (MB): peak = 2648.026; parent = 2393.839; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.930; parent = 3280.848; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3312.859 ; gain = 515.301 ; free physical = 126627 ; free virtual = 229829
Synthesis current peak Physical Memory [PSS] (MB): peak = 2648.026; parent = 2393.839; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.930; parent = 3280.848; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 199   
+---Registers : 
	               22 Bit    Registers := 202   
	               14 Bit    Registers := 200   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 3321.992 ; gain = 524.434 ; free physical = 126781 ; free virtual = 230003
Synthesis current peak Physical Memory [PSS] (MB): peak = 2896.210; parent = 2642.054; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4295.078; parent = 3321.996; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:40 . Memory (MB): peak = 3754.344 ; gain = 956.785 ; free physical = 126270 ; free virtual = 229492
Synthesis current peak Physical Memory [PSS] (MB): peak = 3291.905; parent = 3037.749; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4727.430; parent = 3754.348; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 3789.914 ; gain = 992.355 ; free physical = 126231 ; free virtual = 229454
Synthesis current peak Physical Memory [PSS] (MB): peak = 3322.706; parent = 3068.550; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4763.000; parent = 3789.918; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:50 . Memory (MB): peak = 4219.484 ; gain = 1421.926 ; free physical = 126149 ; free virtual = 229372
Synthesis current peak Physical Memory [PSS] (MB): peak = 3343.687; parent = 3089.530; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.570; parent = 4219.488; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:01:53 . Memory (MB): peak = 4219.484 ; gain = 1421.926 ; free physical = 126130 ; free virtual = 229353
Synthesis current peak Physical Memory [PSS] (MB): peak = 3344.163; parent = 3090.007; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.570; parent = 4219.488; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:01:54 . Memory (MB): peak = 4219.484 ; gain = 1421.926 ; free physical = 126141 ; free virtual = 229363
Synthesis current peak Physical Memory [PSS] (MB): peak = 3344.175; parent = 3090.019; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.570; parent = 4219.488; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:01:55 . Memory (MB): peak = 4219.484 ; gain = 1421.926 ; free physical = 126146 ; free virtual = 229368
Synthesis current peak Physical Memory [PSS] (MB): peak = 3345.030; parent = 3090.874; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.570; parent = 4219.488; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:55 . Memory (MB): peak = 4219.484 ; gain = 1421.926 ; free physical = 126146 ; free virtual = 229368
Synthesis current peak Physical Memory [PSS] (MB): peak = 3345.093; parent = 3090.937; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.570; parent = 4219.488; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:55 . Memory (MB): peak = 4219.484 ; gain = 1421.926 ; free physical = 126146 ; free virtual = 229368
Synthesis current peak Physical Memory [PSS] (MB): peak = 3345.577; parent = 3091.421; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.570; parent = 4219.488; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:55 . Memory (MB): peak = 4219.484 ; gain = 1421.926 ; free physical = 126146 ; free virtual = 229368
Synthesis current peak Physical Memory [PSS] (MB): peak = 3345.577; parent = 3091.421; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.570; parent = 4219.488; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage7_reg[3][16] | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2447|
|3     |LUT2   | 10395|
|4     |LUT3   |   800|
|5     |LUT4   |  4000|
|6     |LUT5   |  4400|
|7     |LUT6   |  7600|
|8     |SRL16E |    18|
|9     |FDRE   |  6006|
|10    |IBUF   |  5203|
|11    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:55 . Memory (MB): peak = 4219.484 ; gain = 1421.926 ; free physical = 126146 ; free virtual = 229368
Synthesis current peak Physical Memory [PSS] (MB): peak = 3345.577; parent = 3091.421; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.570; parent = 4219.488; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:01:51 . Memory (MB): peak = 4219.484 ; gain = 1254.207 ; free physical = 126181 ; free virtual = 229404
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:01:55 . Memory (MB): peak = 4219.492 ; gain = 1421.926 ; free physical = 126181 ; free virtual = 229404
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4219.492 ; gain = 0.000 ; free physical = 126261 ; free virtual = 229483
INFO: [Netlist 29-17] Analyzing 7651 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N7/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4243.496 ; gain = 0.000 ; free physical = 126211 ; free virtual = 229434
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5204 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5203 instances

Synth Design complete, checksum: 4ff10a5e
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:10 . Memory (MB): peak = 4243.496 ; gain = 2538.727 ; free physical = 126391 ; free virtual = 229613
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N7/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N7/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4882.727 ; gain = 639.230 ; free physical = 125591 ; free virtual = 228814
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 21:35:55 2025...
