Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[14:55:12.196497] Configured Lic search path (23.02-s003): 5280@pgmicro01.ufrgs.br

Version: 23.12-s086_1, built Wed Jul 24 15:05:35 PDT 2024
Options: -files run_logical_synthesis.tcl 
Date:    Tue Dec 17 14:55:12 2024
Host:    cadmicro-inf-el8-623207 (x86_64 w/Linux 4.18.0-553.22.1.el8_10.x86_64) (6cores*12cpus*1physical cpu*12th Gen Intel(R) Core(TM) i5-12400 18432KB) (32673632KB)
PID:     992065
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis
[14:55:12.052946] Periodic Lic check successful
[14:55:12.577250] Feature usage summary:
[14:55:12.577250] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

#@ Processing -files option
@genus:root: 1> source run_logical_synthesis.tcl
#@ Begin verbose source ./run_logical_synthesis.tcl
@file(run_logical_synthesis.tcl) 4: set DESIGN NanoCPU
@file(run_logical_synthesis.tcl) 5: set REPORT_PATH ./report/2G
@file(run_logical_synthesis.tcl) 13: set TECH_PATH  /tools/pdk/cadence/gpdk045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4
@file(run_logical_synthesis.tcl) 16: read_libs "${TECH_PATH}/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib"

  Message Summary for Library fast_vdd1v0_basicCells_lvt.lib:
  ***********************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  ***********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast_vdd1v0_basicCells_lvt.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v0/ANTENNALVT'.
        : Specify a valid area value for the libcell.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v0/DFFNSRX4LVT'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v0/DFFSX2LVT'.
@file(run_logical_synthesis.tcl) 18: read_physical -lef "{${TECH_PATH}/gsclib045_tech/lef/gsclib045_tech.lef ${TECH_PATH}/gsclib045_lvt/lef/gsclib045_lvt_macro.lef}"
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1LVT cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8LVT cannot be found in library.
@file(run_logical_synthesis.tcl) 20: read_qrc "${TECH_PATH}/gsclib045_tech/qrc/qx/gpdk045.tch"

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(run_logical_synthesis.tcl) 23: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 24: puts "Configuration of the Genus"
Configuration of the Genus
@file(run_logical_synthesis.tcl) 25: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 27:     set_db syn_global_effort high
  Setting attribute of root '/': 'syn_global_effort' = high
@file(run_logical_synthesis.tcl) 30:     set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(run_logical_synthesis.tcl) 33:     set_db interconnect_mode ple
  Setting attribute of root '/': 'interconnect_mode' = ple
@file(run_logical_synthesis.tcl) 36:     set_db information_level 7
  Setting attribute of root '/': 'information_level' = 7
@file(run_logical_synthesis.tcl) 39:     set_db hdl_error_on_latch true
  Setting attribute of root '/': 'hdl_error_on_latch' = true
@file(run_logical_synthesis.tcl) 41:     set_db lp_insert_clock_gating true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(run_logical_synthesis.tcl) 43: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 44: puts "  Load Design   and Elaboration"
  Load Design   and Elaboration
@file(run_logical_synthesis.tcl) 45: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 47:    read_hdl -sv ../rtl/nanoCPU.sv
            Reading Verilog file '../rtl/nanoCPU.sv'
@file(run_logical_synthesis.tcl) 48:    elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1LVT'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4LVT'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'NanoCPU' from file '../rtl/nanoCPU.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iREAD' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
        : Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iWRITE' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iJMP' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iBRANCH' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iXOR' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iSUB' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iADD' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iLESS' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iINC' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iDEC' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iEND' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iMUL' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 44.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sFETCH' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sEXE' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sREAD' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sWRITE' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sALU' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sJMP' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sBRANCH' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sEND' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 50.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-372'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'reg_bank' in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 53.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'NanoCPU.r0' in module 'NanoCPU' of library 'default' to module 'Reg16bit' of library 'default' (line 8 in file '../rtl/nanoCPU.sv') in file '../rtl/nanoCPU.sv' on line 70.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Reg16bit' from file '../rtl/nanoCPU.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'NanoCPU.r1' in module 'NanoCPU' of library 'default' to module 'Reg16bit' of library 'default' (line 8 in file '../rtl/nanoCPU.sv') in file '../rtl/nanoCPU.sv' on line 71.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'NanoCPU.r2' in module 'NanoCPU' of library 'default' to module 'Reg16bit' of library 'default' (line 8 in file '../rtl/nanoCPU.sv') in file '../rtl/nanoCPU.sv' on line 72.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'NanoCPU.r3' in module 'NanoCPU' of library 'default' to module 'Reg16bit' of library 'default' (line 8 in file '../rtl/nanoCPU.sv') in file '../rtl/nanoCPU.sv' on line 73.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'NanoCPU.R_IR' in module 'NanoCPU' of library 'default' to module 'Reg16bit' of library 'default' (line 8 in file '../rtl/nanoCPU.sv') in file '../rtl/nanoCPU.sv' on line 103.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'NanoCPU.R_PC' in module 'NanoCPU' of library 'default' to module 'Reg16bit' of library 'default' (line 8 in file '../rtl/nanoCPU.sv') in file '../rtl/nanoCPU.sv' on line 104.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../rtl/nanoCPU.sv' on line 106.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../rtl/nanoCPU.sv' on line 65.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 141.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 130.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 67.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 129.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 131.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 113.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'NanoCPU'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       1 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: NanoCPU, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: NanoCPU, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: NanoCPU, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: NanoCPU, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run_logical_synthesis.tcl) 50:    read_sdc ./constraints.sdc
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:NanoCPU/ck'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
            Reading file '/home/gme/guilherme.manske/simuladores/nano_CPU/synt/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(run_logical_synthesis.tcl) 53:    puts $::dc::sdc_failed_commands

@file(run_logical_synthesis.tcl) 55:    init_design 
Started checking and loading power intent for design NanoCPU...
===============================================================
No power intent for design 'NanoCPU'.
Completed checking and loading power intent for design NanoCPU (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
====================================================================================================================
#
# Reading SDC ./constraints.sdc for view: (constraint_mode:default_emulate_constraint_mode)
#
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'ck'
        : A new clock has been defined with the same name as an existing clock.
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/ck'.
        : Existing exception had a name conflict with the newly created exception. The exception created at a later time is maintained.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:NanoCPU/ck'.
            Reading file '/home/gme/guilherme.manske/simuladores/nano_CPU/synt/constraints.sdc'
            Reading file '/home/gme/guilherme.manske/simuladores/nano_CPU/synt/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
      Compressed 3 timing exceptions down to 2.
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(run_logical_synthesis.tcl) 58: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 59: puts "Synthesis - mapping and optimization"
Synthesis - mapping and optimization
@file(run_logical_synthesis.tcl) 60: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 62:     syn_generic
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
      Running additional step before syn_gen...


Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in NanoCPU
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
EarlyCg insertion, version 4
[Clock Gating] Propagating constants ...
Multi-threaded constant propagation [4|0] ...
  total runtime for constant propagation: 00:00 walltime (min:sec)
[Clock Gating] Propagating constants done. (0 s.)
[Clock Gating] Reordering datapath muxes ...
[Clock Gating] Reordering datapath muxes done. (0 s.)
[Clock Gating] Decloning datapath insts ...
[Clock Gating] Decloning datapath insts done. (0 s.)
[Clock Gating] Removing redundant muxes pre insertion ...
  total runtime for constant propagation: 00:00 walltime (min:sec)
[Clock Gating] Removing redundant muxes pre insertion done. (0 s.)
  Setting attribute of root '/': 'basic_opto_skip_datapath' = true
[Clock Gating] Clock gating design ...
  Inserting clock-gating logic in netlist from 'design:NanoCPU'
Inserting clock-gating logic .....
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | Available                                                                                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| latch_posedge_precontrol | _default_      | No       | TLATNTSCAX12LVT TLATNTSCAX16LVT TLATNTSCAX2LVT TLATNTSCAX20LVT TLATNTSCAX3LVT TLATNTSCAX4LVT TLATNTSCAX6LVT TLATNTSCAX8LVT  | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        16 to 63                  1       16
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | Available                                                                                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| latch_posedge_precontrol | _default_      | No       | TLATNTSCAX12LVT TLATNTSCAX16LVT TLATNTSCAX2LVT TLATNTSCAX20LVT TLATNTSCAX3LVT TLATNTSCAX4LVT TLATNTSCAX6LVT TLATNTSCAX8LVT  | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        96		 97%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             3		  3%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        99		100%
Total CG Modules                        6
Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 12 clock gate paths.
[Clock Gating] Clock gating design done. (0 s.)
  Resetting attribute of root '/': 'basic_opto_skip_datapath' = false
[Clock Gating] Dissolving small equality operators ...
[Clock Gating] Dissolving small equality operators done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   power_ecg_insertion
PBS_Generic-earlyCG - Elapsed_Time 0, CPU_Time -2.000000000279556e-6
stamp 'PBS_Generic-earlyCG' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) | 100.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
##Generic Timing Info: typical gate delay   24.4 ps   std_slew:    3.7 ps   std_load:  0.8 fF  for library domain _default_
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: NanoCPU, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist NanoCPU)...
Running DP early redundancy removal
Completed DP early redundancy removal on NanoCPU (runtime = 0.0s)
...done running DP early constant propagation (0 seconds CPU time, netlist NanoCPU).
qor: dump_pre_qor for NanoCPU (ptr: 0x7fdaef5581a0,pid: 992065)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'NanoCPU' to generic gates using 'high' effort.
Running Synthesis Turbo Flow Version 3.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: NanoCPU, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: NanoCPU, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside NanoCPU = 0
#Special hiers formed inside Reg16bit = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside NanoCPU = 0
#Special hiers formed inside Reg16bit = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization UME_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.028s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 8, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.022s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.03 | 
| hlo_recase_casebox          |       0 |       0 |        0.00 | 
| hlo_infer_macro             |       0 |       8 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.02 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 8
mux_65_27 mux_67_22 mux_80_29 mux_129_88 mux_130_35 mux_131_26 mux_state_138_19 mux_state_141_30 
SOP DEBUG : Module= NanoCPU, Cluster= ctl_67_22, ctl= 8, Non-ctl= 8
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_67_22.
Number of non-ctl's : 1
mux_inst_113_15 
SOP DEBUG : Module= NanoCPU, Cluster= ctl_IR_113_15, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_IR_113_15.
              Info: total 7 bmuxes found, 7 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'NanoCPU':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'NanoCPU'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
    MaxCSA: weighted_instance_count is 32 
    MaxCSA: weighted_instance_count is 418 
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing addsub_signed_175...
        Done timing addsub_signed_175.
      Timing addsub_signed_204...
        Done timing addsub_signed_204.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in NanoCPU':
	  (ADD_TC_OP_2, ADD_TC_OP21)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c7, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_671_685...
        Done timing increment_unsigned_671_685.
      Timing decrement_unsigned...
        Done timing decrement_unsigned.
      Timing addsub_unsigned_699...
        Done timing addsub_unsigned_699.
      Timing addsub_unsigned_721...
        Done timing addsub_unsigned_721.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in NanoCPU':
	  (inc_add_93_34, add_96_35, sub_91_34, dec_sub_94_34)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c1, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_671_803...
        Done timing increment_unsigned_671_803.
      Timing lt_unsigned_rtlopto_model_804...
        Done timing lt_unsigned_rtlopto_model_804.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c2 in NanoCPU':
	  (inc_add_93_34, add_96_35, sub_91_34, dec_sub_94_34)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c2, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_671_926...
        Done timing increment_unsigned_671_926.
      Timing lt_unsigned_rtlopto_model_927...
        Done timing lt_unsigned_rtlopto_model_927.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c3 in NanoCPU':
	  (inc_add_93_34, add_96_35)
	  (sub_91_34, dec_sub_94_34)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c3, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_671_1186...
        Done timing increment_unsigned_671_1186.
      Timing lt_unsigned_rtlopto_model_1187...
        Done timing lt_unsigned_rtlopto_model_1187.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c4 in NanoCPU':
	  (inc_add_93_34, add_96_35)
	  (sub_91_34, dec_sub_94_34)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c4, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_671_1445...
        Done timing increment_unsigned_671_1445.
      Timing lt_unsigned_rtlopto_model_1446...
        Done timing lt_unsigned_rtlopto_model_1446.
Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c5, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing decrement_unsigned_1685_1702...
        Done timing decrement_unsigned_1685_1702.
      Timing increment_unsigned_671_1703...
        Done timing increment_unsigned_671_1703.
      Timing lt_unsigned_rtlopto_model_1704...
        Done timing lt_unsigned_rtlopto_model_1704.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in NanoCPU':
	  (sub_94_34, sub_91_34, add_96_35, add_93_34)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c6, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_671_1822...
        Done timing increment_unsigned_671_1822.
      Timing lt_unsigned_rtlopto_model_1823...
        Done timing lt_unsigned_rtlopto_model_1823.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in NanoCPU: area: 18112873905 ,dp = 8 mux = 6  ctl_case = 3  decode = 2  other = 2  sg = slow         worst_clk_period: -1.0000 
    wns: 3140  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  49533  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in NanoCPU: area: 14982781275 ,dp = 4 mux = 7  ctl_case = 0  decode = 2  other = 89  sg = fast         worst_clk_period: -1.0000 
    wns: 3107  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  50348  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in NanoCPU: area: 14982781275 ,dp = 4 mux = 7  ctl_case = 0  decode = 2  other = 89  sg = very_slow    worst_clk_period: -1.0000 
    wns: 3107  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  50348  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in NanoCPU: area: 16916387985 ,dp = 5 mux = 7  ctl_case = 0  decode = 2  other = 86  sg = very_fast    worst_clk_period: -1.0000 
    wns: 3122  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  48337  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in NanoCPU: area: 16916387985 ,dp = 5 mux = 7  ctl_case = 0  decode = 2  other = 86  sg = very_fast    worst_clk_period: -1.0000 
    wns: 3122  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  48337  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in NanoCPU: area: 21638234205 ,dp = 13 mux = 7  ctl_case = 0  decode = 2  other = 84  sg = very_fast    worst_clk_period: -1.0000 
    wns: 3143  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  48934  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c6 in NanoCPU: area: 14982781275 ,dp = 4 mux = 7  ctl_case = 0  decode = 2  other = 89  sg = very_fast    worst_clk_period: -1.0000 
    wns: 3107  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  50348  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c7 in NanoCPU: area: 20730186855 ,dp = 9 mux = 7  ctl_case = 0  decode = 2  other = 85  sg = very_fast    worst_clk_period: -1.0000 
    wns: 3125  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  49046  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c4 in NanoCPU: area: 16916387985 ,dp = 5 mux = 7  ctl_case = 0  decode = 2  other = 86  sg = very_fast    worst_clk_period: -1.0000 
    wns: 3122  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  48337  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 14982781275.  Fastest config wns;  3107
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c4)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      18112873905        14982781275        14982781275        16916387985        16916387985        21638234205        14982781275        20730186855  
##>            WNS          -314.00            -310.70            -310.70            -312.20            -312.20            -314.30            -310.70            -312.50  
##>            TNS            49533              50348              50348              48337              48337              48934              50348              49046  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  2                  2                  2                  2                  0                  2                  1  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  2                  0                  1  
##>     Runtime(s)                0                  0                  0                  1                  1                  2                  0                  5  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c4
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            18112873905 (       )     -314.00 (        )      49533 (        )                    0 (       )              
##> datapath_rewrite_one_def       START            18112873905 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            18112873905 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)              
##>                                  END            18112873905 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            18112873905 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)              
##>                                  END            18112873905 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)           0  
##>                                  END            18112873905 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            18112873905 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)              
##>                                  END            18134239725 (  +0.12)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)           0  
##>                                  END            18134239725 (  +0.12)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START            18134239725 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)              
##>                                  END            18134239725 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START            18134239725 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)              
##>                                  END            18134239725 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START            18134239725 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)              
##>                                  END            18134239725 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START            18134239725 (  +0.00)     -314.00 (   +0.00)      49533 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  -4.89)     -311.90 (   +2.10)      48924 (    -609)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)              
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>                                  END            17247558195 (  +0.00)     -311.90 (   +0.00)      48924 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START            17204826555 (  -0.25)     -312.20 (   -0.30)      48534 (    -390)                    0 (  +0.00)              
##>                                  END            16916387985 (  -1.68)     -312.20 (   +0.00)      48337 (    -197)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START            16916387985 (  +0.00)     -312.20 (   +0.00)      48337 (       0)                    0 (  +0.00)              
##>                                  END            16916387985 (  +0.00)     -312.20 (   +0.00)      48337 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START            16916387985 (  +0.00)     -312.20 (   +0.00)      48337 (       0)                    0 (  +0.00)              
##>                                  END            16916387985 (  +0.00)     -312.20 (   +0.00)      48337 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START            16916387985 (  +0.00)     -312.20 (   +0.00)      48337 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START            16916387985 (  +0.00)     -312.20 (   +0.00)      48337 (       0)                    0 (  +0.00)              
##>                                  END            16916387985 (  +0.00)     -312.20 (   +0.00)      48337 (       0)                    0 (  +0.00)           0  
##>                                  END            16916387985 (  +0.00)     -312.20 (   +0.00)      48337 (       0)                    0 (  +0.00)           0  
##>create_score                    START            16916387985 (  +0.00)     -312.20 (   +0.00)      48337 (       0)                    0 (  +0.00)              
##>                                  END            16916387985 (  +0.00)     -312.20 (   +0.00)      48337 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c4
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_0_0_c4'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Preparing netlist for verification ...
              Done preparing netlist for verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'NanoCPU'.
      Removing temporary intermediate hierarchies under NanoCPU
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: NanoCPU, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.022s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: NanoCPU, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: NanoCPU, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: NanoCPU, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.027s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.02 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.03 | 
----------------------------------------------------------------
              Optimizing muxes in design 'NanoCPU'.
              Post blast muxes in design 'NanoCPU'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: NanoCPU, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.072s)
Starting timing based select reordering [v1.0] (stage: post_muxopt, startdef: NanoCPU, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.020s)

Stage: post_muxopt
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_speculation    |       0 |       0 |        0.07 | 
| hlo_timing_reorder |       0 |       0 |        0.02 | 
--------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id    |  Sev  |Count|                  Message Text                   |
---------------------------------------------------------------------------
|CDFG-250 |Info   |    1|Processing multi-dimensional arrays.             |
|CDFG-372 |Info   |   42|Bitwidth mismatch in assignment.                 |
|         |       |     |Review and make sure the mismatch is intentional.|
|         |       |     | Genus can possibly issue bitwidth mismatch      |
|         |       |     | warning for explicit assignments present in RTL |
|         |       |     | as-well-as for implicit assignments inferred by |
|         |       |     | the tool. For example, in case of enum          |
|         |       |     | declaration without value, the tool will        |
|         |       |     | implicitly assign value to the enum variables.  |
|         |       |     | It also issues the warning for any bitwidth     |
|         |       |     | mismatch that appears in this implicit          |
|         |       |     | assignment.                                     |
|CDFG-567 |Info   |    6|Instantiating Subdesign.                         |
|CDFG-738 |Info   |    1|Common subexpression eliminated.                 |
|CDFG-739 |Info   |    1|Common subexpression kept.                       |
|CDFG-769 |Info   |    6|Identified sum-of-products logic to be optimized |
|         |       |     | during syn_generic.                             |
|CWD-19   |Info   |  161|An implementation was inferred.                  |
|DPOPT-1  |Info   |    1|Optimizing datapath logic.                       |
|DPOPT-2  |Info   |    1|Done optimizing datapath logic.                  |
|DPOPT-3  |Info   |    1|Implementing datapath configurations.            |
|DPOPT-4  |Info   |    1|Done implementing datapath configurations.       |
|DPOPT-6  |Info   |    1|Pre-processed datapath logic.                    |
|ELAB-1   |Info   |    1|Elaborating Design.                              |
|ELAB-2   |Info   |    1|Elaborating Subdesign.                           |
|ELAB-3   |Info   |    1|Done Elaborating Design.                         |
|GLO-46   |Info   |    1|Combinational hierarchical instances are merged. |
|LBR-9    |Warning|    2|Library cell has no output pins defined.         |
|         |       |     |Add the missing output pin(s)                    |
|         |       |     | , then reload the library. Else the library cell|
|         |       |     | will be marked as timing model i.e. unusable.   |
|         |       |     | Timing_model means that the cell does not have  |
|         |       |     | any defined function. If there is no output pin,|
|         |       |     | Genus will mark library cell as unusable i.e.   |
|         |       |     | the attribute 'usable' will be marked to 'false'|
|         |       |     | on the libcell. Therefore, the cell is not used |
|         |       |     | for mapping and it will not be picked up from   |
|         |       |     | the library for synthesis. If you query the     |
|         |       |     | attribute 'unusable_reason' on the libcell;     |
|         |       |     | result will be: 'Library cell has no output     |
|         |       |     | pins.'Note: The message LBR-9 is only for the   |
|         |       |     | logical pins and not for the power_ground pins. |
|         |       |     | Genus will depend upon the output function      |
|         |       |     | defined in the pin group (output pin)           |
|         |       |     | of the cell, to use it for mapping. The pg_pin  |
|         |       |     | will not have any function defined.             |
|LBR-41   |Info   |    1|An output library pin lacks a function attribute.|
|         |       |     |If the remainder of this library cell's semantic |
|         |       |     | checks are successful, it will be considered as |
|         |       |     | a timing-model                                  |
|         |       |     | (because one of its outputs does not have a vali|
|         |       |     | d function.                                     |
|LBR-43   |Warning|    3|Libcell has no area attribute.  Defaulting to 0  |
|         |       |     | area.                                           |
|         |       |     |Specify a valid area value for the libcell.      |
|LBR-155  |Info   |  264|Mismatch in unateness between 'timing_sense'     |
|         |       |     | attribute and the function.                     |
|         |       |     |The 'timing_sense' attribute will be respected.  |
|LBR-161  |Info   |    1|Setting the maximum print count of this message  |
|         |       |     | to 10 if information_level is less than 9.      |
|LBR-162  |Info   |  124|Both 'pos_unate' and 'neg_unate' timing_sense    |
|         |       |     | arcs have been processed.                       |
|         |       |     |Setting the 'timing_sense' to non_unate.         |
|LBR-412  |Info   |    1|Created nominal operating condition.             |
|         |       |     |The nominal operating condition is represented,  |
|         |       |     | either by the nominal PVT values specified in   |
|         |       |     | the library source                              |
|         |       |     | (via nom_process,nom_voltage and nom_temperature|
|         |       |     | respectively)                                   |
|         |       |     | , or by the default PVT values (1.0,1.0,1.0).   |
|LBR-518  |Info   |    1|Missing a function attribute in the output pin   |
|         |       |     | definition.                                     |
|PHYS-129 |Info   |  119|Via with no resistance will have a value of '0.0'|
|         |       |     | assigned for resistance value.                  |
|         |       |     |If this is the expected behavior, this message   |
|         |       |     | can be ignored.                                 |
|PHYS-279 |Warning|    7|Physical cell not defined in library.            |
|         |       |     |Ensure that the proper library files are         |
|         |       |     | available and have been imported.               |
|PHYS-752 |Info   |    1|Partition Based Synthesis execution skipped.     |
|POPT-12  |Info   |    1|Could not find any user created clock-gating     |
|         |       |     | module.                                         |
|         |       |     |Looking for Integrated clock-gating cell in      |
|         |       |     | library.                                        |
|POPT-96  |Info   |    1|One or more cost groups were automatically       |
|         |       |     | created for clock gate enable paths.            |
|         |       |     |This feature can be disabled by setting the      |
|         |       |     | attribute lp_clock_gating_auto_cost_grouping    |
|         |       |     | false.                                          |
|RTLOPT-30|Info   |    6|Accepted resource sharing opportunity.           |
|SDC-201  |Warning|    2|Unsupported SDC command option.                  |
|         |       |     |The current version does not support this SDC    |
|         |       |     | command option.  However, future versions may be|
|         |       |     | enhanced to support this option.                |
|SYNTH-1  |Info   |    1|Synthesizing.                                    |
|TIM-101  |Warning|    1|Replacing existing clock definition.             |
|         |       |     |A new clock has been defined with the same name  |
|         |       |     | as an existing clock.                           |
|TIM-304  |Info   |    1|Replacing an existing timing exception with      |
|         |       |     | another.                                        |
|         |       |     |Existing exception had a name conflict with the  |
|         |       |     | newly created exception. The exception created  |
|         |       |     | at a later time is maintained.                  |
|TIM-1000 |Info   |    1|Multimode clock gating check is disabled.        |
---------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'NanoCPU'...
        Preparing the circuit
          Pruning unused logic
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[8]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[15]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[8]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[15]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 8 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'R_PC/Q_reg[8]', 'R_PC/Q_reg[9]', 'R_PC/Q_reg[10]', 'R_PC/Q_reg[11]', 
'R_PC/Q_reg[12]', 'R_PC/Q_reg[13]', 'R_PC/Q_reg[14]', 'R_PC/Q_reg[15]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Inserting clock-gating logic .....
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | Available                                                                                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| latch_posedge_precontrol | _default_      | No       | TLATNTSCAX12LVT TLATNTSCAX16LVT TLATNTSCAX2LVT TLATNTSCAX20LVT TLATNTSCAX3LVT TLATNTSCAX4LVT TLATNTSCAX6LVT TLATNTSCAX8LVT  | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        88		 97%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         3		  3%
Total flip-flops                        91		100%
Total CG Modules                        6
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 12 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'R_IR/Q_reg[2]', 'R_IR/Q_reg[3]'.
        Done preparing the circuit
          Structuring (delay-based) NanoCPU...
          Done structuring (delay-based) NanoCPU
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
          Structuring (delay-based) logic partition in NanoCPU...
            Starting partial collapsing  cb_part
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in NanoCPU
        Mapping logic partition in NanoCPU...
          Structuring (delay-based) logic partition in NanoCPU...
            Starting partial collapsing  cb_part_175
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in NanoCPU
        Mapping logic partition in NanoCPU...
          Structuring (delay-based) logic partition in NanoCPU...
            Starting partial collapsing  cb_part_177
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in NanoCPU
        Mapping logic partition in NanoCPU...
          Structuring (delay-based) mult_unsigned...
            Starting partial collapsing (xors only) mult_unsigned
            Finished partial collapsing.
            Starting xor partial collapsing mult_unsigned
            Finished xor partial collapsing.
            Starting partial collapsing  mult_unsigned
            Finished partial collapsing.
          Done structuring (delay-based) mult_unsigned
        Mapping component mult_unsigned...
          Structuring (delay-based) sub_unsigned...
          Done structuring (delay-based) sub_unsigned
        Mapping component sub_unsigned...
          Structuring (delay-based) add_unsigned_83...
          Done structuring (delay-based) add_unsigned_83
        Mapping component add_unsigned_83...
          Structuring (delay-based) logic partition in Reg16bit_113...
          Done structuring (delay-based) logic partition in Reg16bit_113
        Mapping logic partition in Reg16bit_113...
          Structuring (delay-based) cb_part_178...
            Starting partial collapsing (xors only) cb_part_178
            Finished partial collapsing.
            Starting partial collapsing  cb_part_178
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_178
        Mapping component cb_part_178...
          Structuring (delay-based) logic partition in Reg16bit...
          Done structuring (delay-based) logic partition in Reg16bit
        Mapping logic partition in Reg16bit...
          Structuring (delay-based) logic partition in Reg16bit_112...
          Done structuring (delay-based) logic partition in Reg16bit_112
        Mapping logic partition in Reg16bit_112...
          Structuring (delay-based) logic partition in NanoCPU...
          Done structuring (delay-based) logic partition in NanoCPU
        Mapping logic partition in NanoCPU...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|  Id   |Sev |Count|                     Message Text                     |
---------------------------------------------------------------------------
|GB-6   |Info|    2|A datapath component has been ungrouped.              |
|GLO-12 |Info|    8|Replacing a flip-flop with a logic constant 0.        |
|       |    |     |To prevent this optimization, set the                 |
|       |    |     | 'optimize_constant_0_flops' root attribute to 'false'|
|       |    |     | or 'optimize_constant_0_seq' instance attribute to   |
|       |    |     | 'false'. You can also see the complete list of       |
|       |    |     | deleted sequential with command 'report sequential   |
|       |    |     | -deleted' (on Reason 'constant0').                   |
|GLO-32 |Info|    2|Deleting sequential instances not driving any primary |
|       |    |     | outputs.                                             |
|       |    |     |Optimizations such as constant propagation or         |
|       |    |     | redundancy removal could change the connections so an|
|       |    |     | instance does not drive any primary outputs anymore. |
|       |    |     | To see the list of deleted sequential, set the       |
|       |    |     | 'information_level' attribute to 2 or above. If the  |
|       |    |     | message is truncated set the message attribute       |
|       |    |     | 'truncate' to false to see the complete list.        |
|GLO-45 |Info|    8|Replacing the synchronous part of an always feeding   |
|       |    |     | back flip-flop with a logic constant.                |
|       |    |     |To prevent this optimization, set                     |
|       |    |     | 'optimize_constant_feedback_seqs' root attribute to  |
|       |    |     | 'false'. The instance attribute                      |
|       |    |     | 'optimize_constant_feedback_seq' controls this       |
|       |    |     | optimization.                                        |
|POPT-96|Info|    1|One or more cost groups were automatically created for|
|       |    |     | clock gate enable paths.                             |
|       |    |     |This feature can be disabled by setting the attribute |
|       |    |     | lp_clock_gating_auto_cost_grouping false.            |
---------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'cg_enable_group_ck' target slack:    11 ps
Target path end-point (Pin: r3/RC_CG_HIER_INST0/RC_CGIC_INST/E (TLATNTSCAX2LVT/E))

       Pin                        Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock ck)            <<<    launch                               0 R 
cb_seqi
  state_reg[2]/clk                                                    
  state_reg[2]/q      (u)    unmapped_d_flop         5  4.0           
cb_seqi/g172_in_1 
cb_parti1690/cb_seqi_g172_in_1 
  g4266/in_1                                                          
  g4266/z             (u)    unmapped_or2            2  1.6           
  g4184/in_0                                                          
  g4184/z             (u)    unmapped_complex2      37 29.6           
  g4141/in_0                                                          
  g4141/z             (u)    unmapped_complex2       1  0.8           
  g4054/in_1                                                          
  g4054/z             (u)    unmapped_nand2          2  1.6           
  g3985/in_1                                                          
  g3985/z             (u)    unmapped_nand2          2  1.6           
  g4272/in_1                                                          
  g4272/z             (u)    unmapped_complex2       1  1.9           
cb_parti1690/r3_we 
r3/we 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                           
    RC_CGIC_INST/CK          setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ck)                   capture                            500 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'cg_enable_group_ck' (path_group 'cg_enable_group_ck')
Start-point  : cb_seqi/state_reg[2]/clk
End-point    : r3/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 199ps.
 
Cost Group 'ck' target slack:  -190 ps
Target path end-point (Port: NanoCPU/dataW[15])

              Pin                          Type          Fanout Load Arrival   
                                                                (fF)   (ps)    
-------------------------------------------------------------------------------
(clock ck)                       <<<  launch                               0 R 
r3
  mux_ctl_0xi
    Q_reg[3]/clk                                                               
    Q_reg[3]/q                   (u)  unmapped_d_flop         2  1.6           
  mux_ctl_0xi/Q[3] 
r3/Q[3] 
cb_parti/r3_Q[3] 
  g3269/in_1                                                                   
  g3269/z                        (u)  unmapped_nand2          1  0.8           
  g3235/in_1                                                                   
  g3235/z                        (u)  unmapped_nand2          1  0.8           
  g3103/in_0                                                                   
  g3103/z                        (u)  unmapped_nand2          1  0.8           
  g3052/in_1                                                                   
  g3052/z                        (u)  unmapped_nand2         39 31.2           
cb_parti/mul_95_34_B[3] 
mul_95_34/B[3] 
  g3293/in_1                                                                   
  g3293/z                        (u)  unmapped_complex2       1  0.8           
  g3294/in_1                                                                   
  g3294/z                        (u)  unmapped_nand2         13 10.4           
  g3286/in_0                                                                   
  g3286/z                        (u)  unmapped_complex2      11  8.8           
  g3167/in_1                                                                   
  g3167/z                        (u)  unmapped_complex2       1  0.8           
  g3052/in_1                                                                   
  g3052/z                        (u)  unmapped_nand2          4  3.2           
  g1993/in_1                                                                   
  g1993/z                        (u)  unmapped_or2            1  0.8           
  g2881/in_0                                                                   
  g2881/z                        (u)  unmapped_nand2          1  0.8           
  g2828/in_0                                                                   
  g2828/z                        (u)  unmapped_nand2          4  3.2           
  g2777/in_1                                                                   
  g2777/z                        (u)  unmapped_complex2       1  0.8           
  g2778/in_1                                                                   
  g2778/z                        (u)  unmapped_nand2          2  1.6           
  g2701/in_0                                                                   
  g2701/z                        (u)  unmapped_complex2       1  0.8           
  g2702/in_1                                                                   
  g2702/z                        (u)  unmapped_nand2          4  3.2           
  g2682/in_1                                                                   
  g2682/z                        (u)  unmapped_complex2       1  0.8           
  g2683/in_1                                                                   
  g2683/z                        (u)  unmapped_nand2          2  1.6           
  g2668/in_0                                                                   
  g2668/z                        (u)  unmapped_complex2       1  0.8           
  g2669/in_1                                                                   
  g2669/z                        (u)  unmapped_nand2          2  1.6           
  g2647/in_1                                                                   
  g2647/z                        (u)  unmapped_or2            4  3.2           
  g2624/in_1                                                                   
  g2624/z                        (u)  unmapped_complex2       1  0.8           
  g2605/in_0                                                                   
  g2605/z                        (u)  unmapped_nand2          1  0.8           
  g2587/in_1                                                                   
  g2587/z                        (u)  unmapped_complex2       1  0.8           
  g2575/in_0                                                                   
  g2575/z                        (u)  unmapped_complex2       5  4.0           
  g2568/in_1                                                                   
  g2568/z                        (u)  unmapped_complex2       1  0.8           
  g2558/in_1                                                                   
  g2558/z                        (u)  unmapped_complex2       2  1.6           
  g2553/in_0                                                                   
  g2553/z                        (u)  unmapped_complex2       1  0.8           
  g2554/in_1                                                                   
  g2554/z                        (u)  unmapped_nand2          1  0.8           
mul_95_34/Z[15] 
cb_parti1690/mul_95_34_Z[15] 
  g4230/in_0                                                                   
  g4230/z                        (u)  unmapped_nand2          1  0.8           
  g3938/in_0                                                                   
  g3938/z                        (u)  unmapped_complex2       2  2.5           
cb_parti1690/dataW[15] 
dataW[15]                        <<<  interconnect                             
                                      out port                                 
(constraints.sdc_1_line_26_62_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ck)                            capture                            500 R 
                                      uncertainty                              
-------------------------------------------------------------------------------
Cost Group   : 'ck' (path_group 'ck')
Start-point  : r3/mux_ctl_0xi/Q_reg[3]/clk
End-point    : dataW[15]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -190ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    89        100.0
Excluded from State Retention      89        100.0
    - Will not convert             89        100.0
      - Preserved                   0          0.0
      - Power intent excluded      89        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

        Computing net loads.
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in generic.
        : This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.
        Connect DFT for clock-gating logic
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design NanoCPU, as 'lp_clock_gating_test_signal' is not set.
        : Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.
PBS_Generic_Opt-Post - Elapsed_Time 20, CPU_Time 19.877091999999998
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:19(00:00:20) | 100.0(100.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:19(00:00:20) | 100.0(100.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (0.00 cpu seconds) (0.00 elapsed cpu seconds)
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'NanoCPU' to generic gates.
        Computing net loads.
EarlyCg clean up, version 4
[Clock Gating] Simplifying datapath in light of clock gating ...
[Clock Gating] Simplifying datapath in light of clock gating done. (0 s.)
[Clock Gating] Declone clock gates (post_gen) ...
  Decloning clock-gating logic from design:NanoCPU
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 6
Total number of Synthesis inserted clock-gating instances after : 6
Total number of clock-gating instances before: 6
Total number of clock-gating instances after : 6
[Clock Gating] Declone clock gates (post_gen) done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   power_ecg_cleanup
PBS_Generic-earlyCG_cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-earlyCG_cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:19(00:00:20) | 100.0(100.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(run_logical_synthesis.tcl) 63:     syn_map
#------------------------------------------------------------------------------------
# Root attributes for category: opt
#------------------------------------------------------------------------------------
# Feature                           | Attribute                | Value            
#------------------------------------------------------------------------------------
# Power optimization effort         | design_power_effort      | none (default)   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false (default)  
#------------------------------------------------------------------------------------

##Generic Timing Info: typical gate delay   24.4 ps   std_slew:    3.7 ps   std_load:  0.8 fF  for library domain _default_
Mapping ChipWare ICG instances in NanoCPU
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'NanoCPU' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:19(00:00:20) | 100.0(100.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:19(00:00:20) | 100.0(100.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

              Enable datapath components refolding ...
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'NanoCPU'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) NanoCPU...
          Done structuring (delay-based) NanoCPU
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
          Structuring (delay-based) cb_part...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
          Structuring (delay-based) logic partition in NanoCPU...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in NanoCPU
        Mapping logic partition in NanoCPU...
          Structuring (delay-based) logic partition in NanoCPU...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in NanoCPU
        Mapping logic partition in NanoCPU...
          Structuring (delay-based) mult_unsigned...
          Done structuring (delay-based) mult_unsigned
        Mapping component mult_unsigned...
          Structuring (delay-based) sub_unsigned...
          Done structuring (delay-based) sub_unsigned
        Mapping component sub_unsigned...
          Structuring (delay-based) add_unsigned_83...
          Done structuring (delay-based) add_unsigned_83
        Mapping component add_unsigned_83...
          Structuring (delay-based) cb_part_191...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_191
        Mapping component cb_part_191...
          Structuring (delay-based) logic partition in Reg16bit_112...
          Done structuring (delay-based) logic partition in Reg16bit_112
        Mapping logic partition in Reg16bit_112...
          Structuring (delay-based) logic partition in Reg16bit...
          Done structuring (delay-based) logic partition in Reg16bit
        Mapping logic partition in Reg16bit...
          Structuring (delay-based) logic partition in Reg16bit_114...
          Done structuring (delay-based) logic partition in Reg16bit_114
        Mapping logic partition in Reg16bit_114...
          Structuring (delay-based) logic partition in Reg16bit_115...
          Done structuring (delay-based) logic partition in Reg16bit_115
        Mapping logic partition in Reg16bit_115...
          Structuring (delay-based) logic partition in NanoCPU...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in NanoCPU
        Mapping logic partition in NanoCPU...
          Structuring (delay-based) logic partition in Reg16bit_116...
          Done structuring (delay-based) logic partition in Reg16bit_116
        Mapping logic partition in Reg16bit_116...
 
Global mapping target info
==========================
Cost Group 'cg_enable_group_ck' target slack:    11 ps
Target path end-point (Pin: r3/RC_CG_HIER_INST0/RC_CGIC_INST/E (TLATNTSCAX2LVT/E))

       Pin                        Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock ck)            <<<    launch                               0 R 
cb_seqi
  state_reg[2]/clk                                                    
  state_reg[2]/q      (u)    unmapped_d_flop         5  4.0           
cb_seqi/g2558_in_0 
cb_parti4311/cb_seqi_g2558_in_0 
  g5608/in_1                                                          
  g5608/z             (u)    unmapped_or2            2  1.6           
  g5569/in_0                                                          
  g5569/z             (u)    unmapped_complex2      37 29.6           
  g5525/in_0                                                          
  g5525/z             (u)    unmapped_nand2          1  0.8           
  g5450/in_1                                                          
  g5450/z             (u)    unmapped_nand2          2  1.6           
  g5407/in_1                                                          
  g5407/z             (u)    unmapped_nand2          2  1.6           
  g5613/in_1                                                          
  g5613/z             (u)    unmapped_complex2       1  1.9           
cb_parti4311/r3_we 
r3/we 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                           
    RC_CGIC_INST/CK          setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ck)                   capture                            500 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'cg_enable_group_ck' (path_group 'cg_enable_group_ck')
Start-point  : cb_seqi/state_reg[2]/clk
End-point    : r3/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 199ps.
 
Cost Group 'ck' target slack:  -200 ps
Target path end-point (Port: NanoCPU/dataW[15])

              Pin                          Type          Fanout Load Arrival   
                                                                (fF)   (ps)    
-------------------------------------------------------------------------------
(clock ck)                       <<<  launch                               0 R 
R_IR
  Q_reg[1]/clk                                                                 
  Q_reg[1]/q                     (u)  unmapped_d_flop        37 29.6           
R_IR/Q[1] 
cb_parti/R_IR_Q[1] 
  g5212/in_0                                                                   
  g5212/z                        (u)  unmapped_nand2          1  0.8           
  g5201/in_1                                                                   
  g5201/z                        (u)  unmapped_nand2          1  0.8           
  g5045/in_0                                                                   
  g5045/z                        (u)  unmapped_nand2          1  0.8           
  g5003/in_1                                                                   
  g5003/z                        (u)  unmapped_nand2         42 33.6           
cb_parti/mul_95_34_B[1] 
mul_95_34/B[1] 
  g3322/in_1                                                                   
  g3322/z                        (u)  unmapped_complex2       1  0.8           
  g3323/in_1                                                                   
  g3323/z                        (u)  unmapped_nand2         15 12.0           
  g3223/in_0                                                                   
  g3223/z                        (u)  unmapped_complex2      13 10.4           
  g3182/in_0                                                                   
  g3182/z                        (u)  unmapped_complex2       1  0.8           
  g3044/in_1                                                                   
  g3044/z                        (u)  unmapped_nand2          3  2.4           
  g3039/in_1                                                                   
  g3039/z                        (u)  unmapped_nand2          1  0.8           
  g3040/in_1                                                                   
  g3040/z                        (u)  unmapped_nand2          2  1.6           
  g2873/in_0                                                                   
  g2873/z                        (u)  unmapped_complex2       1  0.8           
  g2874/in_1                                                                   
  g2874/z                        (u)  unmapped_nand2          4  3.2           
  g2823/in_0                                                                   
  g2823/z                        (u)  unmapped_complex2       1  0.8           
  g2768/in_0                                                                   
  g2768/z                        (u)  unmapped_nand2          1  0.8           
  g2720/in_0                                                                   
  g2720/z                        (u)  unmapped_nand2          5  4.0           
  g4099/in_1                                                                   
  g4099/z                        (u)  unmapped_nand2          1  0.8           
  g4094/in_1                                                                   
  g4094/z                        (u)  unmapped_complex2       1  0.8           
  g4092/in_1                                                                   
  g4092/z                        (u)  unmapped_complex2       1  0.8           
  g4090/in_1                                                                   
  g4090/z                        (u)  unmapped_nand2          1  0.8           
  g4089/in_1                                                                   
  g4089/z                        (u)  unmapped_or2            1  0.8           
  g2605/in_0                                                                   
  g2605/z                        (u)  unmapped_nand2          1  0.8           
  g2587/in_1                                                                   
  g2587/z                        (u)  unmapped_complex2       1  0.8           
  g2575/in_1                                                                   
  g2575/z                        (u)  unmapped_complex2       5  4.0           
  g2568/in_0                                                                   
  g2568/z                        (u)  unmapped_complex2       1  0.8           
  g2558/in_0                                                                   
  g2558/z                        (u)  unmapped_complex2       2  1.6           
  g2553/in_0                                                                   
  g2553/z                        (u)  unmapped_complex2       1  0.8           
  g2554/in_1                                                                   
  g2554/z                        (u)  unmapped_nand2          1  0.8           
mul_95_34/Z[15] 
cb_parti4311/mul_95_34_Z[15] 
  g5581/in_0                                                                   
  g5581/z                        (u)  unmapped_complex2       1  0.8           
  g5309/in_1                                                                   
  g5309/z                        (u)  unmapped_complex2       2  2.5           
cb_parti4311/dataW[15] 
dataW[15]                        <<<  interconnect                             
                                      out port                                 
(constraints.sdc_1_line_26_62_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ck)                            capture                            500 R 
                                      uncertainty                              
-------------------------------------------------------------------------------
Cost Group   : 'ck' (path_group 'ck')
Start-point  : R_IR/Q_reg[1]/clk
End-point    : dataW[15]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -200ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
          Restructuring (delay-based) logic partition in Reg16bit_114...
          Done restructuring (delay-based) logic partition in Reg16bit_114
        Optimizing logic partition in Reg16bit_114...
          Restructuring (delay-based) logic partition in NanoCPU...
          Done restructuring (delay-based) logic partition in NanoCPU
        Optimizing logic partition in NanoCPU...
          Restructuring (delay-based) logic partition in Reg16bit_115...
          Done restructuring (delay-based) logic partition in Reg16bit_115
        Optimizing logic partition in Reg16bit_115...
          Restructuring (delay-based) logic partition in Reg16bit_116...
          Done restructuring (delay-based) logic partition in Reg16bit_116
        Optimizing logic partition in Reg16bit_116...
          Restructuring (delay-based) logic partition in Reg16bit...
          Done restructuring (delay-based) logic partition in Reg16bit
        Optimizing logic partition in Reg16bit...
          Restructuring (delay-based) logic partition in Reg16bit_112...
          Done restructuring (delay-based) logic partition in Reg16bit_112
        Optimizing logic partition in Reg16bit_112...
          Restructuring (delay-based) cb_part_191...
          Done restructuring (delay-based) cb_part_191
        Optimizing component cb_part_191...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
        Pre-mapped Exploration for mult_unsigned 'very_fast' (slack=-54, area=2288)...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
        Early Area Reclamation for mult_unsigned 'very_fast' (slack=-54, area=2288)...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
        Early Area Reclamation for sub_unsigned 'very_fast' (slack=0, area=251)...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) add_unsigned_83...
          Done restructuring (delay-based) add_unsigned_83
        Optimizing component add_unsigned_83...
        Early Area Reclamation for add_unsigned_83 'very_fast' (slack=0, area=223)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) logic partition in NanoCPU...
          Done restructuring (delay-based) logic partition in NanoCPU
        Optimizing logic partition in NanoCPU...
          Restructuring (delay-based) logic partition in NanoCPU...
          Done restructuring (delay-based) logic partition in NanoCPU
        Optimizing logic partition in NanoCPU...
          Restructuring (delay-based) cb_part...
          Done restructuring (delay-based) cb_part
        Optimizing component cb_part...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
       Pin                       Type        Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock ck)                   launch                                       0 R 
cb_seqi
  state_reg[2]/CK                                           0    +0       0 R 
  state_reg[2]/Q             DFFRHQX1LVT          5  7.1   37   +58      58 F 
cb_seqi/g2558_in_0 
cb_parti4311/cb_seqi_g2558_in_0 
  g7501/B                                                        +0      58   
  g7501/Y                    NOR2X1LVT            2  3.4   45   +34      91 R 
  g7448/B                                                        +0      91   
  g7448/Y                    AND2X4LVT           20 44.1   73   +68     159 R 
  g7441/A                                                        +0     159   
  g7441/Y                    CLKINVX4LVT         10 14.9   33   +25     184 F 
  g7424/S0                                                       +0     184   
  g7424/Y                    MX2X1LVT             2  3.4   20   +35     219 F 
  g7409/A                                                        +0     219   
  g7409/Y                    INVX1LVT             1  2.1   16   +14     233 R 
  g7382/B                                                        +0     233   
  g7382/Y                    NAND2X1LVT           2  3.4   40   +26     259 F 
  g7363/B                                                        +0     259   
  g7363/Y                    NOR2X1LVT            1  1.9   30   +26     285 R 
cb_parti4311/r1_we 
r1/we 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                      +0     285   
    RC_CGIC_INST/CK          setup                          0   +15     300 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ck)                   capture                                    500 R 
                             uncertainty                       -100     400 R 
------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_ck' (path_group 'cg_enable_group_ck')
Timing slack :     100ps 
Start-point  : cb_seqi/state_reg[2]/CK
End-point    : r1/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

              Pin                        Type       Fanout Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock ck)                            launch                                     0 R 
R_IR
  Q_reg[1]/CK                                                      0    +0       0 R 
  Q_reg[1]/Q                          DFFRHQX4LVT        5 10.4   21   +56      56 R 
R_IR/Q[1] 
cb_parti/R_IR_Q[1] 
  g6601/A                                                               +0      56   
  g6601/Y                             CLKBUFX12LVT      11 23.8   18   +26      82 R 
  g6527/B                                                               +0      82   
  g6527/Y                             AND2X6LVT          7 19.5   26   +35     118 R 
  g6467/B1                                                              +0     118   
  g6467/Y                             AOI22X4LVT         1  5.4   31   +19     136 F 
  g6419/B                                                               +0     136   
  g6419/Y                             NAND2X8LVT         7 17.4   20   +15     152 R 
cb_parti/mul_95_34_B[8] 
mul_95_34/B[8] 
  g7162/AN                                                              +0     152   
  g7162/Y                             NAND2BX4LVT        1  6.0   17   +24     176 R 
  g7153/A                                                               +0     176   
  g7153/Y                             NAND2X8LVT         6 14.4   26   +21     197 F 
  g6981/A                                                               +0     197   
  g6981/Y                             NOR2X8LVT          6 18.4   34   +25     222 R 
  g6942/B                                                               +0     222   
  g6942/Y                             NAND2X4LVT         1  3.5   18   +16     238 F 
  g6929/B0                                                              +0     238   
  g6929/Y                             OAI2BB1X4LVT       2  7.0   19   +14     252 R 
  g6804/B                                                               +0     252   
  g6804/Y                             XOR3X1LVT          1  3.2   24   +47     299 F 
  g6726/A                                                               +0     299   
  g6726/CO                            ADDFHX2LVT         3  6.0   25   +46     345 F 
  g6704/A1N                                                             +0     345   
  g6704/Y                             AOI2BB2X4LVT       2  4.7   29   +35     381 F 
  g6688/A1N                                                             +0     381   
  g6688/Y                             AOI2BB2X4LVT       2  5.2   30   +37     417 F 
  g6671/A                                                               +0     417   
  g6671/Y                             INVX2LVT           1  3.7   17   +14     432 R 
  g6666/B                                                               +0     432   
  g6666/Y                             NAND2X4LVT         2  6.2   22   +17     449 F 
  g6639/B0                                                              +0     449   
  g6639/Y                             OAI21X4LVT         2  5.6   25   +12     461 R 
  g6632/A1                                                              +0     461   
  g6632/Y                             AOI21X4LVT         1  2.5   18   +17     478 F 
  g6625/A                                                               +0     478   
  g6625/Y                             NAND2X2LVT         1  2.3   13   +12     490 R 
  g6618/B                                                               +0     490   
  g6618/Y                             CLKXOR2X1LVT       1  3.5   21   +37     527 F 
mul_95_34/Z[15] 
cb_parti4311/mul_95_34_Z[15] 
  g7494/B                                                               +0     527   
  g7494/Y                             NAND2X4LVT         1  3.7   14   +10     537 R 
  g7327/B                                                               +0     537   
  g7327/Y                             NAND2X4LVT         2  3.9   24   +14     551 F 
cb_parti4311/dataW[15] 
dataW[15]                        <<<  interconnect                24    +0     551 F 
                                      out port                          +0     551 F 
(constraints.sdc_1_line_26_62_1)      ext delay                       +125     676 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ck)                            capture                                  500 R 
                                      uncertainty                     -100     400 R 
-------------------------------------------------------------------------------------
Cost Group   : 'ck' (path_group 'ck')
Timing slack :    -276ps (TIMING VIOLATION)
Start-point  : R_IR/Q_reg[1]/CK
End-point    : dataW[15]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 7037     -275 
            Worst cost_group: ck, WNS: -275.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]

            Cost Group            Target    Slack    Diff.  Constr.
-------------------------------------------------------------------
                    ck              -200     -276     -11%      500 
    cg_enable_group_ck                11      100               500 

 
Global incremental target info
==============================
Cost Group 'cg_enable_group_ck' target slack:     8 ps
Target path end-point (Pin: r0/RC_CG_HIER_INST0/RC_CGIC_INST/E (TLATNTSCAX2LVT/E))

       Pin                       Type        Fanout Load Arrival   
                                                    (fF)   (ps)    
-------------------------------------------------------------------
(clock ck)            <<<    launch                            0 R 
cb_seqi
  state_reg[2]/CK                                                  
  state_reg[2]/Q             DFFRHQX1LVT          5  7.1           
cb_seqi/g2558_in_0 
cb_parti4311/cb_seqi_g2558_in_0 
  g7501/B                                                          
  g7501/Y                    NOR2X1LVT            2  3.4           
  g7448/B                                                          
  g7448/Y                    AND2X4LVT           20 44.1           
  g7441/A                                                          
  g7441/Y                    CLKINVX4LVT         10 14.9           
  g7424/S0                                                         
  g7424/Y                    MX2X1LVT             2  3.4           
  g7409/A                                                          
  g7409/Y                    INVX1LVT             1  2.1           
  g7382/B                                                          
  g7382/Y                    NAND2X1LVT           2  3.4           
  g7361/B                                                          
  g7361/Y                    NOR2X1LVT            1  1.9           
cb_parti4311/r0_we 
r0/we 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                        
    RC_CGIC_INST/CK          setup                                 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ck)                   capture                         500 R 
                             uncertainty                           
-------------------------------------------------------------------
Cost Group   : 'cg_enable_group_ck' (path_group 'cg_enable_group_ck')
Start-point  : cb_seqi/state_reg[2]/CK
End-point    : r0/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 76ps.
 
Cost Group 'ck' target slack:  -276 ps
Target path end-point (Port: NanoCPU/dataW[15])

              Pin                        Type       Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock ck)                       <<<  launch                          0 R 
R_IR
  Q_reg[1]/CK                                                             
  Q_reg[1]/Q                          DFFRHQX4LVT        5 10.4           
R_IR/Q[1] 
cb_parti/R_IR_Q[1] 
  g6601/A                                                                 
  g6601/Y                             CLKBUFX12LVT      11 23.8           
  g6527/B                                                                 
  g6527/Y                             AND2X6LVT          7 19.5           
  g6467/B1                                                                
  g6467/Y                             AOI22X4LVT         1  5.4           
  g6419/B                                                                 
  g6419/Y                             NAND2X8LVT         7 17.4           
cb_parti/mul_95_34_B[8] 
mul_95_34/B[8] 
  g7162/AN                                                                
  g7162/Y                             NAND2BX4LVT        1  6.0           
  g7153/A                                                                 
  g7153/Y                             NAND2X8LVT         6 14.4           
  g6981/A                                                                 
  g6981/Y                             NOR2X8LVT          6 18.4           
  g6942/B                                                                 
  g6942/Y                             NAND2X4LVT         1  3.5           
  g6929/B0                                                                
  g6929/Y                             OAI2BB1X4LVT       2  7.0           
  g6804/B                                                                 
  g6804/Y                             XOR3X1LVT          1  3.2           
  g6726/A                                                                 
  g6726/CO                            ADDFHX2LVT         3  6.0           
  g6704/A1N                                                               
  g6704/Y                             AOI2BB2X4LVT       2  4.7           
  g6688/A1N                                                               
  g6688/Y                             AOI2BB2X4LVT       2  5.2           
  g6671/A                                                                 
  g6671/Y                             INVX2LVT           1  3.7           
  g6666/B                                                                 
  g6666/Y                             NAND2X4LVT         2  6.2           
  g6639/B0                                                                
  g6639/Y                             OAI21X4LVT         2  5.6           
  g6632/A1                                                                
  g6632/Y                             AOI21X4LVT         1  2.5           
  g6625/A                                                                 
  g6625/Y                             NAND2X2LVT         1  2.3           
  g6618/B                                                                 
  g6618/Y                             CLKXOR2X1LVT       1  3.5           
mul_95_34/Z[15] 
cb_parti4311/mul_95_34_Z[15] 
  g7494/B                                                                 
  g7494/Y                             NAND2X4LVT         1  3.7           
  g7327/B                                                                 
  g7327/Y                             NAND2X4LVT         2  3.9           
cb_parti4311/dataW[15] 
dataW[15]                        <<<  interconnect                        
                                      out port                            
(constraints.sdc_1_line_26_62_1)      ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ck)                            capture                       500 R 
                                      uncertainty                         
--------------------------------------------------------------------------
Cost Group   : 'ck' (path_group 'ck')
Start-point  : R_IR/Q_reg[1]/CK
End-point    : dataW[15]

The global mapper estimates a slack for this path of -276ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
       Pin                       Type        Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock ck)                   launch                                       0 R 
cb_seqi
  state_reg[2]/CK                                           0    +0       0 R 
  state_reg[2]/Q             DFFRHQX1LVT          5  7.1   37   +58      58 F 
cb_seqi/g2558_in_0 
cb_parti4311/cb_seqi_g2558_in_0 
  g7501/B                                                        +0      58   
  g7501/Y                    NOR2X1LVT            2  3.7   48   +35      93 R 
  g7448/B                                                        +0      93   
  g7448/Y                    AND2X1LVT           13 24.6  141   +98     191 R 
  g7441/A                                                        +0     191   
  g7441/Y                    INVX2LVT            10 14.9   65   +50     241 F 
  g7424/S0                                                       +0     241   
  g7424/Y                    MX2X1LVT             2  3.2   20   +38     279 F 
  g7542/AN                                                       +0     279   
  g7542/Y                    NAND2BX1LVT          2  3.4   42   +33     312 F 
  g7363/B                                                        +0     312   
  g7363/Y                    NOR2X1LVT            1  1.9   30   +26     338 R 
cb_parti4311/r1_we 
r1/we 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                      +0     338   
    RC_CGIC_INST/CK          setup                          0   +15     353 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ck)                   capture                                    500 R 
                             uncertainty                       -100     400 R 
------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_ck' (path_group 'cg_enable_group_ck')
Timing slack :      47ps 
Start-point  : cb_seqi/state_reg[2]/CK
End-point    : r1/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

              Pin                        Type       Fanout Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock ck)                            launch                                     0 R 
R_IR
  Q_reg[5]/CK                                                      0    +0       0 R 
  Q_reg[5]/Q                          DFFRHQX4LVT        7 17.0   31   +62      62 R 
R_IR/Q[5] 
cb_parti/R_IR_Q[3] 
  g6549/A                                                               +0      62   
  g6549/Y                             INVX3LVT           2  6.2   17   +14      76 F 
  g6515/B                                                               +0      76   
  g6515/Y                             NAND2X6LVT         3  9.0   15   +12      88 R 
  g6503/A                                                               +0      88   
  g6503/Y                             CLKINVX8LVT       13 23.0   20   +15     103 F 
  g6447/B1                                                              +0     103   
  g6447/Y                             AOI22X4LVT         1  3.8   23   +17     120 R 
  g6401/A                                                               +0     120   
  g6401/Y                             NAND2X4LVT         7 11.5   36   +27     147 F 
cb_parti/inc_add_93_34_Y_add_96_35_A[7] 
g4329/A                                                                 +0     147   
g4329/Y                               BUFX2LVT           3  4.5   15   +27     174 F 
g4328/A                                                                 +0     174   
g4328/Y                               BUFX3LVT           3  4.3   11   +21     194 F 
g4327/A                                                                 +0     194   
g4327/Y                               BUFX3LVT           2  3.4    9   +19     214 F 
inc_add_93_34_Y_add_96_35/A[7] 
  g615/A                                                                +0     214   
  g615/Y                              NOR2X1LVT          3  4.3   51   +34     247 R 
  g573/B                                                                +0     247   
  g573/Y                              NOR2X1LVT          2  4.7   34   +28     275 F 
  g557/A0N                                                              +0     275   
  g557/Y                              OAI2BB1X1LVT       1  3.4   36   +36     311 F 
  g546/B0                                                               +0     311   
  g546/Y                              AOI21X4LVT         3  6.7   30   +23     334 R 
  g543/B                                                                +0     334   
  g543/Y                              NOR2X4LVT          2  4.9   14   +12     346 F 
  g537/A1                                                               +0     346   
  g537/Y                              AOI21X4LVT         2  4.2   24   +17     362 R 
  g532/A1                                                               +0     362   
  g532/Y                              OAI21X2LVT         2  3.9   32   +22     384 F 
  g530/A                                                                +0     384   
  g530/Y                              INVX2LVT           1  3.8   17   +15     399 R 
  g528/A1                                                               +0     399   
  g528/Y                              OAI21X4LVT         2  3.9   25   +16     415 F 
  g527/A                                                                +0     415   
  g527/Y                              INVX2LVT           1  3.8   16   +14     429 R 
  g525/A1                                                               +0     429   
  g525/Y                              OAI21X4LVT         1  2.2   21   +14     442 F 
  g524/B                                                                +0     442   
  g524/Y                              XNOR2X1LVT         1  2.1   14   +30     472 F 
inc_add_93_34_Y_add_96_35/Z[15] 
cb_parti4311/inc_add_93_34_Y_add_96_35_Z[15] 
  g7353/B1                                                              +0     472   
  g7353/Y                             AOI221X1LVT        1  3.8   84   +51     523 R 
  g7327/A                                                               +0     523   
  g7327/Y                             NAND2X4LVT         2  3.4   24   +24     547 F 
cb_parti4311/dataW[15] 
dataW[15]                        <<<  interconnect                24    +0     547 F 
                                      out port                          +0     547 F 
(constraints.sdc_1_line_26_62_1)      ext delay                       +125     672 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ck)                            capture                                  500 R 
                                      uncertainty                     -100     400 R 
-------------------------------------------------------------------------------------
Cost Group   : 'ck' (path_group 'ck')
Timing slack :    -272ps (TIMING VIOLATION)
Start-point  : R_IR/Q_reg[5]/CK
End-point    : dataW[15]

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id   |  Sev  |Count|                   Message Text                   |
---------------------------------------------------------------------------
|PA-7    |Info   |   26|Resetting power analysis results.                 |
|        |       |     |All computed switching activities are removed.    |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.      |
|POPT-701|Warning|    1|Automatic CG test connection in generic has been  |
|        |       |     | forced on.                                       |
|        |       |     |This feature has been deprecated. It will fully   |
|        |       |     | uniquify the design which may impact runtime.    |
|        |       |     | This feature will be removed in the next release.|
|POPT-703|Info   |    1|Attribute 'lp_clock_gating_test_signal' is not    |
|        |       |     | set.                                             |
|        |       |     |Indicate which test signal to use by setting the  |
|        |       |     | attribute 'lp_clock_gating_test_signal'.         |
|SYNTH-2 |Info   |    1|Done synthesizing.                                |
|SYNTH-4 |Info   |    1|Mapping.                                          |
---------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                5780     -272 
            Worst cost_group: ck, WNS: -272.2
            Path: R_IR/Q_reg[5]/CK --> dataW[15]

            Cost Group            Target    Slack    Diff.  Constr.
-------------------------------------------------------------------
                    ck              -276     -272      +0%      500 
    cg_enable_group_ck                 8       47               500 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    89        100.0
Excluded from State Retention      89        100.0
    - Will not convert             89        100.0
      - Preserved                   0          0.0
      - Power intent excluded      89        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 14, CPU_Time 15.113860000000003
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:19(00:00:20) |  56.8( 58.8) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:43(00:00:42) |  00:00:15(00:00:14) |  43.2( 41.2) |   14:55:55 (Dec17) |   1.32 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/NanoCPU/fv_map.fv.json' for netlist 'fv/NanoCPU/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/NanoCPU/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/NanoCPU/rtl_to_fv_map.do'.
        : RTL names flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.996223999999998
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:19(00:00:20) |  55.2( 57.1) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:43(00:00:42) |  00:00:15(00:00:14) |  42.0( 40.0) |   14:55:55 (Dec17) |   1.32 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:00:43) |  00:00:00(00:00:01) |   2.8(  2.9) |   14:55:56 (Dec17) |   1.32 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in map.
        Connect DFT for clock-gating logic
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design NanoCPU, as 'lp_clock_gating_test_signal' is not set.
        Computing net loads.
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.004148999999998182
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:19(00:00:20) |  55.2( 57.1) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:43(00:00:42) |  00:00:15(00:00:14) |  42.0( 40.0) |   14:55:55 (Dec17) |   1.32 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:00:43) |  00:00:00(00:00:01) |   2.8(  2.9) |   14:55:56 (Dec17) |   1.32 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:55:56 (Dec17) |   1.32 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:NanoCPU ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 12 clock gate paths.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design NanoCPU, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from design:NanoCPU
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 6
Total number of Synthesis inserted clock-gating instances after : 6
Total number of clock-gating instances before: 6
Total number of clock-gating instances after : 6
Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:19(00:00:20) |  55.2( 55.6) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:43(00:00:42) |  00:00:15(00:00:14) |  42.0( 38.9) |   14:55:55 (Dec17) |   1.32 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:00:43) |  00:00:00(00:00:01) |   2.8(  2.8) |   14:55:56 (Dec17) |   1.32 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:55:56 (Dec17) |   1.32 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:00:44) |  00:00:00(00:00:01) |   0.0(  2.8) |   14:55:57 (Dec17) |   1.32 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  5779     -272    -10178         0        0
            Worst cost_group: ck, WNS: -272.2
            Path: R_IR/Q_reg[5]/CK --> dataW[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 5779     -272    -10178         0        0
            Worst cost_group: ck, WNS: -272.2
            Path: R_IR/Q_reg[5]/CK --> dataW[15]
 incr_delay                 5832     -267    -10944         0        0
            Worst cost_group: ck, WNS: -267.9
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 5844     -267    -10934         0        0
            Worst cost_group: ck, WNS: -267.2
            Path: R_IR/Q_reg[1]/CK --> dataW[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       164  (       35 /       39 )  0.10
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        75  (        0 /        0 )  0.00
    plc_st_fence        75  (        0 /        0 )  0.00
        plc_star        75  (        0 /        0 )  0.00
      plc_laf_st        75  (        0 /        0 )  0.00
 plc_laf_st_fence        75  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        89  (        5 /        6 )  0.05
   plc_laf_lo_st        71  (        0 /        0 )  0.00
       plc_lo_st        71  (        0 /        0 )  0.00
        mb_split        71  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   5844     -267    -10934         0        0
            Worst cost_group: ck, WNS: -267.2
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_tns                   5782     -266    -10157         0        0
            Worst cost_group: ck, WNS: -266.0
            Path: R_IR/Q_reg[4]/CK --> dataW[15]
 incr_tns                   5782     -266    -10157         0        0
            Worst cost_group: ck, WNS: -266.0
            Path: R_IR/Q_reg[4]/CK --> dataW[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       378  (       43 /       61 )  0.18
   plc_laf_lo_st       335  (        0 /        0 )  0.00
       plc_lo_st       335  (        0 /        0 )  0.00
            fopt       335  (        0 /        0 )  0.01
       crit_dnsz       616  (       68 /      121 )  0.42
             dup       267  (        0 /        0 )  0.04
        setup_dn       267  (        0 /        7 )  0.02
        mb_split       267  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.996366000000009
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:19(00:00:20) |  53.8( 55.6) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:43(00:00:42) |  00:00:15(00:00:14) |  40.9( 38.9) |   14:55:55 (Dec17) |   1.32 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:00:43) |  00:00:00(00:00:01) |   2.7(  2.8) |   14:55:56 (Dec17) |   1.32 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:55:56 (Dec17) |   1.32 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:00:44) |  00:00:00(00:00:01) |   0.0(  2.8) |   14:55:57 (Dec17) |   1.32 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:44) |  00:00:00(00:00:00) |   2.7(  0.0) |   14:55:57 (Dec17) |   1.32 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:55:21 (Dec17) |  597.9 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:19(00:00:20) |  53.8( 55.6) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:41 (Dec17) |   1.32 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:43(00:00:42) |  00:00:15(00:00:14) |  40.9( 38.9) |   14:55:55 (Dec17) |   1.32 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:00:43) |  00:00:00(00:00:01) |   2.7(  2.8) |   14:55:56 (Dec17) |   1.32 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:00:43) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:55:56 (Dec17) |   1.32 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:00:44) |  00:00:00(00:00:01) |   0.0(  2.8) |   14:55:57 (Dec17) |   1.32 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:44) |  00:00:00(00:00:00) |   2.7(  0.0) |   14:55:57 (Dec17) |   1.32 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:55:57 (Dec17) |   1.32 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2213      6524      1321
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Pre Cleanup                        0         -         -      2213      6524      1321
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -      1426      4118      1321
##>M:Const Prop                         0      -272     10178      1426      4118      1321
##>M:Cleanup                            0      -266     10157      1437      4113      1321
##>M:MBCI                               0         -         -      1437      4113      1321
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Misc                              15
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       16
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'NanoCPU'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(run_logical_synthesis.tcl) 64:     syn_opt
Warning : The selected flow setting will be removed in a future release. [SYNTH-33]
        : The use of 'syn_opt' for logical only optimization will be obsolete in a future release.
	Transition to 'syn_opt -logical' or 'syn_opt -spatial'.

        : Contact Cadence support to understand current flows.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'NanoCPU' using 'high' effort.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 12 clock gate paths.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design NanoCPU, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from design:NanoCPU
Forcing hierarchical CG on for clock_gating declone -hier
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 6
Total number of Synthesis inserted clock-gating instances after : 6
Total number of clock-gating instances before: 6
Total number of clock-gating instances after : 6
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  5782     -266    -10157         0        0
            Worst cost_group: ck, WNS: -266.0
            Path: R_IR/Q_reg[4]/CK --> dataW[15]
-------------------------------------------------------------------------------
 const_prop                 5782     -266    -10156         0        0
            Worst cost_group: ck, WNS: -266.0
            Path: R_IR/Q_reg[4]/CK --> dataW[15]
 simp_cc_inputs             5768     -266    -10115         0        0
            Worst cost_group: ck, WNS: -266.0
            Path: R_IR/Q_reg[4]/CK --> dataW[15]
-------------------------------------------------------------------------------
 hi_fo_buf                  5768     -266    -10115         0        0
            Worst cost_group: ck, WNS: -266.0
            Path: R_IR/Q_reg[4]/CK --> dataW[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 5768     -266    -10115         0        0
            Worst cost_group: ck, WNS: -266.0
            Path: R_IR/Q_reg[4]/CK --> dataW[15]
 incr_delay                 5801     -264    -10197         0        0
            Worst cost_group: ck, WNS: -264.3
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 5904     -262    -10836         0        0
            Worst cost_group: ck, WNS: -262.2
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 5914     -261    -11296         0        0
            Worst cost_group: ck, WNS: -261.0
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 5926     -260    -11273         0        0
            Worst cost_group: ck, WNS: -260.5
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 6012     -258    -11740         0        0
            Worst cost_group: ck, WNS: -258.4
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 6057     -257    -11358         0        0
            Worst cost_group: ck, WNS: -257.3
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 6104     -256    -11364         0        0
            Worst cost_group: ck, WNS: -256.4
            Path: R_IR/Q_reg[4]/CK --> dataW[15]
 incr_delay                 6186     -254    -11480         0        0
            Worst cost_group: ck, WNS: -254.7
            Path: R_IR/Q_reg[5]/CK --> dataW[15]
 incr_delay                 6214     -254    -11444         0        0
            Worst cost_group: ck, WNS: -254.0
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 6256     -253    -11486         0        0
            Worst cost_group: ck, WNS: -253.3
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 6291     -252    -11450         0        0
            Worst cost_group: ck, WNS: -252.9
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 6344     -252    -11351         0        0
            Worst cost_group: ck, WNS: -252.0
            Path: R_IR/Q_reg[5]/CK --> dataW[15]
 incr_delay                 6359     -251    -11344         0        0
            Worst cost_group: ck, WNS: -251.6
            Path: R_IR/Q_reg[1]/CK --> dataW[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       597  (      109 /      149 )  0.79
       crit_upsz       546  (       42 /       44 )  0.21
       crit_slew       445  (       18 /       57 )  0.30
        setup_dn       341  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       341  (        0 /        0 )  0.00
    plc_st_fence       341  (        0 /        0 )  0.00
        plc_star       341  (        0 /        0 )  0.00
      plc_laf_st       341  (        0 /        0 )  0.00
 plc_laf_st_fence       341  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       341  (        0 /        0 )  0.00
       plc_lo_st       341  (        0 /        0 )  0.00
            fopt       341  (        0 /        0 )  0.01
       crit_swap       341  (        0 /        0 )  0.10
       mux2_swap       341  (        0 /        0 )  0.00
       crit_dnsz       768  (        1 /        1 )  0.38
       load_swap       344  (        0 /        0 )  0.14
            fopt       478  (       26 /       27 )  0.39
        setup_dn       364  (        0 /        0 )  0.00
       load_isol       398  (       13 /       13 )  0.69
       load_isol       315  (        0 /        0 )  0.10
        move_for       523  (       23 /       23 )  0.27
        move_for       364  (        4 /        4 )  0.09
          rem_bi       359  (        1 /        2 )  0.01
         offload       344  (        0 /        0 )  0.00
          rem_bi       389  (        1 /       18 )  0.12
         offload       377  (        0 /        0 )  0.08
           phase       377  (        0 /        0 )  0.00
        in_phase       377  (        0 /        0 )  0.00
       merge_bit       440  (        6 /        8 )  0.05
     merge_idrvr       355  (        0 /        0 )  0.00
     merge_iload       355  (        0 /        0 )  0.00
    merge_idload       355  (        1 /        3 )  0.02
      merge_drvr       325  (        0 /        0 )  0.00
      merge_load       325  (        0 /        0 )  0.00
          decomp       396  (        6 /        6 )  0.41
        p_decomp       359  (        0 /        0 )  0.15
        levelize       359  (        0 /        0 )  0.00
        mb_split       359  (        0 /        0 )  0.00
             dup       538  (       29 /       29 )  0.50
      mux_retime       347  (        0 /        3 )  0.01
         buf2inv       347  (        0 /        0 )  0.00
             exp       106  (        7 /       37 )  0.09
       gate_deco       117  (        2 /        2 )  0.58
       gcomp_tim       316  (        4 /        4 )  0.52
  inv_pair_2_buf       502  (        0 /        0 )  0.00

 incr_delay                 6514     -245    -10832         0        0
            Worst cost_group: ck, WNS: -245.1
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 6674     -239    -10663         0        0
            Worst cost_group: ck, WNS: -239.2
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 6695     -239    -10633         0        0
            Worst cost_group: ck, WNS: -239.0
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 6836     -234    -10522         0        0
            Worst cost_group: ck, WNS: -234.5
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 6899     -232    -10507         0        0
            Worst cost_group: ck, WNS: -232.7
            Path: R_IR/Q_reg[4]/CK --> dataW[15]
 incr_delay                 7002     -231    -10464         0        0
            Worst cost_group: ck, WNS: -231.5
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7252     -224    -10105         0        0
            Worst cost_group: ck, WNS: -224.3
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7264     -224    -10099         0        0
            Worst cost_group: ck, WNS: -224.1
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7316     -222     -9997         0        0
            Worst cost_group: ck, WNS: -222.1
            Path: R_IR/Q_reg[5]/CK --> dataW[14]
 incr_delay                 7318     -222     -9997         0        0
            Worst cost_group: ck, WNS: -222.1
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 7340     -221     -9987         0        0
            Worst cost_group: ck, WNS: -221.6
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7347     -221     -9964         0        0
            Worst cost_group: ck, WNS: -221.5
            Path: R_IR/Q_reg[4]/CK --> dataW[14]
 incr_delay                 7435     -219     -9898         0        0
            Worst cost_group: ck, WNS: -219.7
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 7481     -219     -9869         0        0
            Worst cost_group: ck, WNS: -219.2
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7511     -218     -9828         0        0
            Worst cost_group: ck, WNS: -218.1
            Path: R_IR/Q_reg[0]/CK --> dataW[15]
 incr_delay                 7512     -218     -9834         0        0
            Worst cost_group: ck, WNS: -218.1
            Path: R_IR/Q_reg[0]/CK --> dataW[13]
 incr_delay                 7575     -216     -9742         0        0
            Worst cost_group: ck, WNS: -216.7
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 7640     -216     -9883         0        0
            Worst cost_group: ck, WNS: -216.4
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 7637     -216     -9882         0        0
            Worst cost_group: ck, WNS: -216.3
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 7653     -216     -9892         0        0
            Worst cost_group: ck, WNS: -216.2
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 7661     -215     -9848         0        0
            Worst cost_group: ck, WNS: -215.9
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7719     -215     -9848         0        0
            Worst cost_group: ck, WNS: -215.9
            Path: R_IR/Q_reg[0]/CK --> dataW[14]
 incr_delay                 7729     -215     -9847         0        0
            Worst cost_group: ck, WNS: -215.8
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 7738     -215     -9824         0        0
            Worst cost_group: ck, WNS: -215.3
            Path: R_IR/Q_reg[1]/CK --> dataW[14]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        95  (       10 /       91 )  10.82
        crr_glob       154  (       10 /       10 )  0.24
         crr_200       205  (       81 /      199 )  3.64
        crr_glob       398  (       75 /       81 )  0.35
         crr_300        54  (        4 /       50 )  1.29
        crr_glob       109  (        3 /        4 )  0.06
         crr_400        46  (        4 /       42 )  1.22
        crr_glob       111  (        4 /        4 )  0.06
         crr_111       162  (       26 /      158 )  8.25
        crr_glob       197  (       21 /       26 )  0.31
         crr_210        89  (       15 /       84 )  4.00
        crr_glob       177  (       11 /       15 )  0.17
         crr_110       170  (       30 /      164 )  5.58
        crr_glob       246  (       23 /       30 )  0.26
         crr_101       388  (      142 /      372 )  8.06
        crr_glob       800  (      131 /      142 )  0.63
         crr_201        79  (       12 /       75 )  2.41
        crr_glob       137  (       11 /       12 )  0.11
         crr_211        47  (        0 /       43 )  3.40
        crr_glob        86  (        0 /        0 )  0.08
        crit_msz       175  (       44 /       54 )  0.24
       crit_upsz       252  (       33 /       35 )  0.12
       crit_slew        90  (        1 /        3 )  0.03
        setup_dn       179  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        89  (        0 /        0 )  0.00
    plc_st_fence        89  (        0 /        0 )  0.00
        plc_star        89  (        0 /        0 )  0.00
      plc_laf_st        89  (        0 /        0 )  0.00
 plc_laf_st_fence        89  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        89  (        0 /        0 )  0.00
            fopt       206  (        8 /       10 )  0.12
       crit_swap        89  (        0 /        0 )  0.03
       mux2_swap        89  (        0 /        0 )  0.01
       crit_dnsz       216  (        0 /        0 )  0.10
       load_swap        89  (        0 /        0 )  0.03
            fopt       206  (        8 /       10 )  0.12
        setup_dn       179  (        0 /        0 )  0.00
       load_isol       218  (        2 /        2 )  0.22
       load_isol       218  (        2 /        2 )  0.22
        move_for       277  (        1 /        1 )  0.07
        move_for       277  (        1 /        1 )  0.07
          rem_bi       264  (        0 /        6 )  0.04
         offload       264  (        0 /        0 )  0.01
          rem_bi       264  (        0 /        6 )  0.04
         offload       264  (        0 /        0 )  0.01
       merge_bit       170  (        1 /        1 )  0.02
     merge_idrvr       142  (        0 /        0 )  0.00
     merge_iload       142  (        0 /        0 )  0.00
    merge_idload       142  (        0 /        1 )  0.01
      merge_drvr       142  (        0 /        1 )  0.01
      merge_load       142  (        0 /        1 )  0.01
           phase       142  (        0 /        0 )  0.00
          decomp       140  (        1 /        1 )  0.13
        p_decomp       128  (        0 /        0 )  0.05
        levelize       128  (        0 /        2 )  0.01
        mb_split       128  (        0 /        0 )  0.00
        in_phase       128  (        0 /        0 )  0.00
             dup       162  (        4 /        4 )  0.15
      mux_retime       137  (        0 /        1 )  0.00
         buf2inv       137  (        0 /        0 )  0.00
             exp        56  (        2 /       15 )  0.04
       gate_deco        62  (        0 /        0 )  0.30
       gcomp_tim       214  (        5 /        5 )  0.32
  inv_pair_2_buf       192  (        1 /        1 )  0.00
 init_drc                   7738     -215     -9824         0        0
            Worst cost_group: ck, WNS: -215.3
            Path: R_IR/Q_reg[1]/CK --> dataW[14]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   7738     -215     -9824         0        0
            Worst cost_group: ck, WNS: -215.3
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_tns                   7894     -215     -7593         0        0
            Worst cost_group: ck, WNS: -215.0
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_tns                   7894     -215     -7593         0        0
            Worst cost_group: ck, WNS: -215.0
            Path: R_IR/Q_reg[1]/CK --> dataW[14]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       629  (        1 /        2 )  0.06
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       628  (      126 /      290 )  0.85
       crit_upsz       502  (       28 /       83 )  0.23
   plc_laf_lo_st       474  (        0 /        0 )  0.00
       plc_lo_st       474  (        0 /        0 )  0.00
       crit_swap       474  (        5 /       33 )  0.20
       mux2_swap       469  (        0 /        8 )  0.06
       crit_dnsz       902  (       54 /      128 )  0.57
       load_swap       415  (        3 /       21 )  0.16
            fopt       412  (        8 /       16 )  0.22
        setup_dn       404  (        6 /       16 )  0.05
       load_isol       398  (        0 /        4 )  0.61
       load_isol       398  (        0 /        0 )  0.06
        move_for       398  (        1 /        5 )  0.08
        move_for       397  (        2 /        5 )  0.05
          rem_bi       395  (        2 /        3 )  0.02
         offload       393  (        0 /        1 )  0.01
          rem_bi       393  (        6 /        8 )  0.06
         offload       387  (        0 /        3 )  0.07
       merge_bit       409  (        6 /       10 )  0.03
     merge_idrvr       382  (        0 /        0 )  0.00
     merge_iload       382  (        0 /        0 )  0.00
    merge_idload       382  (        0 /        0 )  0.01
      merge_drvr       382  (        0 /        0 )  0.01
      merge_load       382  (        0 /        2 )  0.02
           phase       382  (        0 /        0 )  0.00
          decomp       382  (       11 /       13 )  0.39
        p_decomp       371  (        0 /        0 )  0.19
        levelize       371  (        0 /        0 )  0.01
        mb_split       371  (        0 /        0 )  0.00
             dup       371  (        5 /        7 )  0.21
      mux_retime       366  (        0 /        0 )  0.00
       crr_local       366  (       46 /      105 )  5.74
         buf2inv       320  (        0 /        0 )  0.00

 init_area                  7894     -215     -7593         0        0
            Worst cost_group: ck, WNS: -215.0
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 undup                      7878     -215     -7593         0        0
            Worst cost_group: ck, WNS: -215.0
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 rem_buf                    7725     -215     -7540         0        0
            Worst cost_group: ck, WNS: -215.0
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 rem_inv                    7696     -215     -7536         0        0
            Worst cost_group: ck, WNS: -215.0
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 merge_bi                   7619     -214     -7516         0        0
            Worst cost_group: ck, WNS: -214.8
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 merge_bi                   7597     -214     -7528         0        0
            Worst cost_group: ck, WNS: -214.7
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 seq_res_area               7586     -214     -7522         0        0
            Worst cost_group: ck, WNS: -214.7
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 io_phase                   7473     -214     -7497         0        0
            Worst cost_group: ck, WNS: -214.5
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 gate_comp                  7382     -214     -7417         0        0
            Worst cost_group: ck, WNS: -214.5
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 glob_area                  7362     -214     -7406         0        0
            Worst cost_group: ck, WNS: -214.5
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 area_down                  7259     -214     -7373         0        0
            Worst cost_group: ck, WNS: -214.3
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 rem_buf                    7236     -214     -7373         0        0
            Worst cost_group: ck, WNS: -214.3
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 rem_inv                    7231     -214     -7373         0        0
            Worst cost_group: ck, WNS: -214.3
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 merge_bi                   7226     -214     -7371         0        0
            Worst cost_group: ck, WNS: -214.3
            Path: R_IR/Q_reg[1]/CK --> dataW[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        30  (        3 /       10 )  0.08
         rem_buf       165  (       62 /       96 )  0.21
         rem_inv        93  (       17 /       37 )  0.13
        merge_bi       123  (       58 /       89 )  0.19
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area        26  (        4 /       11 )  0.36
        io_phase       133  (       50 /       88 )  0.21
       gate_comp       346  (       33 /       76 )  0.59
       gcomp_mog         1  (        0 /        0 )  0.05
       glob_area        45  (       28 /       45 )  0.33
       area_down       277  (       66 /      151 )  0.71
      size_n_buf         5  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        94  (        9 /       28 )  0.11
         rem_inv        46  (        3 /        6 )  0.05
        merge_bi        50  (        4 /       22 )  0.09
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 7226     -214     -7371         0        0
            Worst cost_group: ck, WNS: -214.3
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7240     -214     -7378         0        0
            Worst cost_group: ck, WNS: -214.3
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 7239     -214     -7379         0        0
            Worst cost_group: ck, WNS: -214.3
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 7251     -214     -7386         0        0
            Worst cost_group: ck, WNS: -214.2
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7274     -214     -7397         0        0
            Worst cost_group: ck, WNS: -214.0
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7305     -212     -7495         0        0
            Worst cost_group: ck, WNS: -212.9
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7304     -212     -7495         0        0
            Worst cost_group: ck, WNS: -212.9
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 7311     -212     -7494         0        0
            Worst cost_group: ck, WNS: -212.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7302     -212     -7587         0        0
            Worst cost_group: ck, WNS: -212.8
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 7315     -212     -7577         0        0
            Worst cost_group: ck, WNS: -212.7
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7317     -212     -7584         0        0
            Worst cost_group: ck, WNS: -212.7
            Path: R_IR/Q_reg[5]/CK --> dataW[14]
 incr_delay                 7351     -212     -7665         0        0
            Worst cost_group: ck, WNS: -212.1
            Path: R_IR/Q_reg[1]/CK --> dataW[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        28  (        1 /       26 )  2.96
        crr_glob        45  (        1 /        1 )  0.06
         crr_200        31  (        4 /       29 )  0.48
        crr_glob        49  (        3 /        4 )  0.04
         crr_300        19  (        0 /       17 )  0.41
        crr_glob        41  (        0 /        0 )  0.01
         crr_400        35  (        5 /       32 )  1.12
        crr_glob        85  (        5 /        5 )  0.05
         crr_111        76  (        6 /       74 )  3.74
        crr_glob        83  (        6 /        6 )  0.12
         crr_210        26  (        0 /       24 )  1.18
        crr_glob        42  (        0 /        0 )  0.03
         crr_110        56  (        7 /       54 )  1.49
        crr_glob        61  (        3 /        7 )  0.08
         crr_101        46  (        4 /       43 )  0.93
        crr_glob        54  (        2 /        4 )  0.05
         crr_201        24  (        1 /       22 )  0.68
        crr_glob        44  (        0 /        1 )  0.03
         crr_211        24  (        0 /       22 )  1.58
        crr_glob        44  (        0 /        0 )  0.04
        crit_msz        88  (       15 /       16 )  0.10
       crit_upsz        71  (        8 /        8 )  0.06
       crit_slew        75  (        7 /       11 )  0.05
        setup_dn        82  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        41  (        0 /        0 )  0.00
    plc_st_fence        41  (        0 /        0 )  0.00
        plc_star        41  (        0 /        0 )  0.00
      plc_laf_st        41  (        0 /        0 )  0.00
 plc_laf_st_fence        41  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        41  (        0 /        0 )  0.00
            fopt        82  (        0 /        0 )  0.04
       crit_swap        41  (        0 /        0 )  0.01
       mux2_swap        41  (        0 /        0 )  0.00
       crit_dnsz       111  (        0 /        0 )  0.06
       load_swap        41  (        0 /        0 )  0.02
            fopt        82  (        0 /        0 )  0.04
        setup_dn        82  (        0 /        0 )  0.00
       load_isol       210  (       10 /       10 )  0.28
       load_isol       210  (       10 /       10 )  0.28
        move_for       186  (        3 /        3 )  0.07
        move_for       186  (        3 /        3 )  0.07
          rem_bi       129  (        1 /        2 )  0.01
         offload       108  (        0 /        0 )  0.00
          rem_bi       129  (        1 /        2 )  0.01
         offload       108  (        0 /        0 )  0.00
       merge_bit        44  (        0 /        0 )  0.00
     merge_idrvr        42  (        0 /        0 )  0.00
     merge_iload        42  (        0 /        0 )  0.00
    merge_idload        42  (        0 /        0 )  0.00
      merge_drvr        42  (        0 /        0 )  0.00
      merge_load        42  (        0 /        0 )  0.00
           phase        42  (        0 /        0 )  0.00
          decomp        42  (        0 /        0 )  0.02
        p_decomp        42  (        0 /        0 )  0.01
        levelize        42  (        0 /        0 )  0.00
        mb_split        42  (        0 /        0 )  0.00
        in_phase        42  (        0 /        0 )  0.00
             dup       101  (        3 /        3 )  0.10
      mux_retime        70  (        0 /        0 )  0.00
         buf2inv        70  (        0 /        0 )  0.00
             exp        18  (        1 /        7 )  0.02
       gate_deco        41  (        1 /        1 )  0.23
       gcomp_tim        75  (        3 /        3 )  0.12
  inv_pair_2_buf       147  (        0 /        0 )  0.00
 init_drc                   7351     -212     -7665         0        0
            Worst cost_group: ck, WNS: -212.1
            Path: R_IR/Q_reg[1]/CK --> dataW[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   7351     -212     -7665         0        0
            Worst cost_group: ck, WNS: -212.1
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_tns                   7414     -211     -7213         0        0
            Worst cost_group: ck, WNS: -211.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_tns                   7414     -211     -7213         0        0
            Worst cost_group: ck, WNS: -211.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       348  (        0 /        0 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       348  (       47 /      118 )  0.47
       crit_upsz       301  (       17 /       64 )  0.26
   plc_laf_lo_st       284  (        0 /        0 )  0.00
       plc_lo_st       284  (        0 /        0 )  0.00
       crit_swap       284  (        4 /       19 )  0.14
       mux2_swap       280  (        0 /        4 )  0.02
       crit_dnsz       637  (       15 /       60 )  0.38
       load_swap       265  (        2 /       22 )  0.15
            fopt       263  (        0 /        9 )  0.16
        setup_dn       263  (        2 /        5 )  0.03
       load_isol       261  (        1 /       10 )  0.50
       load_isol       260  (        0 /        2 )  0.11
        move_for       260  (        3 /        6 )  0.07
        move_for       257  (        0 /        2 )  0.03
          rem_bi       257  (        0 /        0 )  0.01
         offload       257  (        0 /        2 )  0.01
          rem_bi       257  (        5 /        7 )  0.05
         offload       252  (        0 /        3 )  0.06
       merge_bit       263  (        0 /        0 )  0.01
     merge_idrvr       252  (        0 /        0 )  0.00
     merge_iload       252  (        0 /        0 )  0.00
    merge_idload       252  (        0 /        0 )  0.00
      merge_drvr       252  (        0 /        2 )  0.01
      merge_load       252  (        0 /        0 )  0.01
           phase       252  (        0 /        0 )  0.00
          decomp       252  (        1 /        3 )  0.28
        p_decomp       251  (        0 /        0 )  0.12
        levelize       251  (        0 /        0 )  0.01
        mb_split       251  (        0 /        0 )  0.00
             dup       251  (        1 /        4 )  0.20
      mux_retime       250  (        0 /        0 )  0.00
       crr_local       250  (       15 /       64 )  4.21
         buf2inv       235  (        0 /        0 )  0.00

 init_area                  7414     -211     -7213         0        0
            Worst cost_group: ck, WNS: -211.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 undup                      7409     -211     -7213         0        0
            Worst cost_group: ck, WNS: -211.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 rem_buf                    7370     -211     -7207         0        0
            Worst cost_group: ck, WNS: -211.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 merge_bi                   7355     -211     -7204         0        0
            Worst cost_group: ck, WNS: -211.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 io_phase                   7339     -211     -7201         0        0
            Worst cost_group: ck, WNS: -211.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 gate_comp                  7333     -211     -7201         0        0
            Worst cost_group: ck, WNS: -211.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 glob_area                  7324     -211     -7200         0        0
            Worst cost_group: ck, WNS: -211.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 area_down                  7260     -211     -7193         0        0
            Worst cost_group: ck, WNS: -211.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        34  (        2 /       12 )  0.09
         rem_buf        90  (       15 /       28 )  0.10
         rem_inv        40  (        0 /        5 )  0.05
        merge_bi        48  (       10 /       20 )  0.08
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        57  (        8 /       19 )  0.08
       gate_comp       315  (        6 /       31 )  0.50
       gcomp_mog         1  (        0 /        0 )  0.04
       glob_area        42  (       20 /       42 )  0.33
       area_down       276  (       59 /      120 )  0.66
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 7260     -211     -7193         0        0
            Worst cost_group: ck, WNS: -211.8
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7315     -210     -7289         0        0
            Worst cost_group: ck, WNS: -210.3
            Path: R_IR/Q_reg[5]/CK --> dataW[14]
 incr_delay                 7319     -210     -7287         0        0
            Worst cost_group: ck, WNS: -210.1
            Path: R_IR/Q_reg[1]/CK --> dataW[14]
 incr_delay                 7324     -209     -7348         0        0
            Worst cost_group: ck, WNS: -209.9
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7353     -209     -7349         0        0
            Worst cost_group: ck, WNS: -209.7
            Path: R_IR/Q_reg[1]/CK --> dataW[15]
 incr_delay                 7362     -209     -7411         0        0
            Worst cost_group: ck, WNS: -209.6
            Path: R_IR/Q_reg[1]/CK --> dataW[14]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       271  (       20 /       30 )  0.27
       crit_upsz       330  (       32 /       33 )  0.28
       crit_slew       205  (        1 /        5 )  0.06
        setup_dn       199  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       199  (        0 /        0 )  0.00
    plc_st_fence       199  (        0 /        0 )  0.00
        plc_star       199  (        0 /        0 )  0.00
      plc_laf_st       199  (        0 /        0 )  0.00
 plc_laf_st_fence       199  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       199  (        0 /        0 )  0.00
       plc_lo_st       199  (        0 /        0 )  0.00
            fopt       199  (        0 /        0 )  0.01
       crit_swap       199  (        0 /        0 )  0.07
       mux2_swap       198  (        1 /        1 )  0.01
       crit_dnsz       430  (        0 /        0 )  0.22
       load_swap       186  (        0 /        0 )  0.08
            fopt       241  (        5 /        8 )  0.17
        setup_dn       198  (        0 /        0 )  0.00
       load_isol       263  (        7 /        7 )  0.46
       load_isol       187  (        0 /        0 )  0.06
        move_for       187  (        0 /        0 )  0.06
        move_for       187  (        0 /        0 )  0.04
          rem_bi       187  (        0 /        0 )  0.00
         offload       187  (        0 /        0 )  0.00
          rem_bi       187  (        0 /       12 )  0.07
         offload       187  (        0 /        0 )  0.04
           phase       187  (        0 /        0 )  0.00
        in_phase       187  (        0 /        0 )  0.00
       merge_bit       200  (        1 /        1 )  0.02
     merge_idrvr       176  (        0 /        0 )  0.00
     merge_iload       176  (        0 /        0 )  0.00
    merge_idload       176  (        0 /        0 )  0.00
      merge_drvr       176  (        0 /        0 )  0.00
      merge_load       176  (        0 /        0 )  0.00
          decomp       176  (        0 /        0 )  0.15
        p_decomp       176  (        0 /        0 )  0.09
        levelize       176  (        0 /        0 )  0.00
        mb_split       176  (        0 /        0 )  0.00
             dup       237  (        3 /        3 )  0.21
      mux_retime       217  (        0 /        0 )  0.00
         buf2inv       217  (        0 /        0 )  0.00
             exp        44  (        1 /       17 )  0.05
       gate_deco        86  (        0 /        0 )  0.42
       gcomp_tim       158  (        1 /        1 )  0.24
  inv_pair_2_buf       202  (        0 /        0 )  0.00

 init_drc                   7362     -209     -7411         0        0
            Worst cost_group: ck, WNS: -209.6
            Path: R_IR/Q_reg[1]/CK --> dataW[14]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id   |  Sev  |Count|                   Message Text                   |
---------------------------------------------------------------------------
|CFM-1   |Info   |    1|Wrote dofile.                                     |
|CFM-5   |Info   |    1|Wrote formal verification information.            |
|PA-7    |Info   |    4|Resetting power analysis results.                 |
|        |       |     |All computed switching activities are removed.    |
|POPT-96 |Info   |    2|One or more cost groups were automatically created|
|        |       |     | for clock gate enable paths.                     |
|        |       |     |This feature can be disabled by setting the       |
|        |       |     | attribute lp_clock_gating_auto_cost_grouping     |
|        |       |     | false.                                           |
|POPT-701|Warning|    1|Automatic CG test connection in generic has been  |
|        |       |     | forced on.                                       |
|        |       |     |This feature has been deprecated. It will fully   |
|        |       |     | uniquify the design which may impact runtime.    |
|        |       |     | This feature will be removed in the next release.|
|POPT-703|Info   |    3|Attribute 'lp_clock_gating_test_signal' is not    |
|        |       |     | set.                                             |
|        |       |     |Indicate which test signal to use by setting the  |
|        |       |     | attribute 'lp_clock_gating_test_signal'.         |
|SYNTH-5 |Info   |    1|Done mapping.                                     |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                         |
|SYNTH-33|Warning|    1|The selected flow setting will be removed in a    |
|        |       |     | future release.                                  |
|        |       |     |Contact Cadence support to understand current     |
|        |       |     | flows.                                           |
---------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'NanoCPU'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(run_logical_synthesis.tcl) 66: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 67: puts "Write Reports"
Write Reports
@file(run_logical_synthesis.tcl) 68: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 70:     report_gates > ${REPORT_PATH}/${DESIGN}_gate_report.rpt
@file(run_logical_synthesis.tcl) 71:     report_area >> ${REPORT_PATH}/${DESIGN}_area_report.rpt
        Computing net loads.
@file(run_logical_synthesis.tcl) 72:     report_power -unit mW >> ${REPORT_PATH}/${DESIGN}_power_report.rpt
Warning: Library 'fast_vdd1v0' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'fast_vdd1v0' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : NanoCPU
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: ./report/2G/NanoCPU_power_report.rpt
@file(run_logical_synthesis.tcl) 73:     report_timing >> ${REPORT_PATH}/${DESIGN}_timing_report.rpt
@file(run_logical_synthesis.tcl) 76: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 77: puts "Write netlist"
Write netlist
@file(run_logical_synthesis.tcl) 78: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 80:     write_hdl > ./${DESIGN}_logic_mapped.v
@file(run_logical_synthesis.tcl) 81:     write_sdf > ./${DESIGN}_logic_mapped.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ./run_logical_synthesis.tcl
@genus:root: 2> gui_show

Lic Summary:
[15:17:26.375233] Cdslmd servers: pgmicro01
[15:17:26.899529] Feature usage summary:
[15:17:26.899530] Genus_Synthesis

Normal exit.