Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Dec 28 08:35:31 2018
| Host         : justin-pev running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file basic_integration_v1_0_control_sets_placed.rpt
| Design       : basic_integration_v1_0
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      6 |            1 |
|      8 |           12 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |              64 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             226 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                               Enable Signal                              |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/axi_arready0                         | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/axi_awready0                         | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG |                                                                          |                                                           |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG |                                                                          | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                3 |              6 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                 | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                  | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                 | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                 | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                 | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                  | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                 | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                 | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/p_1_in[31]                           | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/p_1_in[23]                           | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/p_1_in[15]                           | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/p_1_in[7]                            | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/intrgration_inst/temp_pow[0]_i_1_n_0 | basic_integration_v1_0_S00_AXI_inst/slv_reg_rden__70      |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/slv_reg_rden__65_n_0                 |                                                           |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/slv_reg_rden__70                     |                                                           |                9 |             32 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/slv_reg_rden__70                     | basic_integration_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0 |               12 |             32 |
|  s00_axi_aclk_IBUF_BUFG | basic_integration_v1_0_S00_AXI_inst/intrgration_inst/CO[0]               | basic_integration_v1_0_S00_AXI_inst/slv_reg_rden__0_n_0   |               19 |             62 |
+-------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


