#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000283b9458b50 .scope module, "adaptive_tb" "adaptive_tb" 2 1;
 .timescale 0 0;
v00000283b94547f0_0 .var "clk", 0 0;
v00000283b9454890_0 .net "gate", 0 0, v00000283b94542f0_0;  1 drivers
v00000283b9454930_0 .var "reset", 0 0;
v00000283b94a5450_0 .var "sensor_A", 0 0;
v00000283b94a54f0_0 .var "sensor_B", 0 0;
v00000283b94a56d0_0 .net "signal", 0 0, v00000283b9454610_0;  1 drivers
S_00000283b9458ce0 .scope module, "uut" "adaptive_railway" 2 11, 3 1 0, S_00000283b9458b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sensor_A";
    .port_info 3 /INPUT 1 "sensor_B";
    .port_info 4 /OUTPUT 1 "gate";
    .port_info 5 /OUTPUT 1 "signal";
P_00000283b9458e70 .param/l "APPROACH" 0 3 14, C4<001>;
P_00000283b9458ea8 .param/l "CLEAR" 0 3 17, C4<100>;
P_00000283b9458ee0 .param/l "IDLE" 0 3 13, C4<000>;
P_00000283b9458f18 .param/l "PASSING" 0 3 15, C4<010>;
P_00000283b9458f50 .param/l "SAFETY_WAIT" 0 3 16, C4<011>;
v00000283b94228e0_0 .net "clk", 0 0, v00000283b94547f0_0;  1 drivers
v00000283b94542f0_0 .var "gate", 0 0;
v00000283b9454390_0 .var "next_state", 2 0;
v00000283b9454430_0 .net "reset", 0 0, v00000283b9454930_0;  1 drivers
v00000283b94544d0_0 .net "sensor_A", 0 0, v00000283b94a5450_0;  1 drivers
v00000283b9454570_0 .net "sensor_B", 0 0, v00000283b94a54f0_0;  1 drivers
v00000283b9454610_0 .var "signal", 0 0;
v00000283b94546b0_0 .var "state", 2 0;
v00000283b9454750_0 .var "timer", 3 0;
E_00000283b9517920 .event anyedge, v00000283b94546b0_0;
E_00000283b9517d60 .event anyedge, v00000283b94546b0_0, v00000283b94544d0_0, v00000283b9454570_0, v00000283b9454750_0;
E_00000283b9517da0 .event posedge, v00000283b94228e0_0;
E_00000283b9517f60 .event posedge, v00000283b9454430_0, v00000283b94228e0_0;
    .scope S_00000283b9458ce0;
T_0 ;
    %wait E_00000283b9517f60;
    %load/vec4 v00000283b9454430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000283b94546b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000283b9454390_0;
    %assign/vec4 v00000283b94546b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000283b9458ce0;
T_1 ;
    %wait E_00000283b9517da0;
    %load/vec4 v00000283b94546b0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000283b9454750_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000283b9454750_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000283b9454750_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000283b9458ce0;
T_2 ;
    %wait E_00000283b9517d60;
    %load/vec4 v00000283b94546b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000283b9454390_0, 0, 3;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v00000283b94544d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %store/vec4 v00000283b9454390_0, 0, 3;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000283b9454390_0, 0, 3;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v00000283b9454570_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %store/vec4 v00000283b9454390_0, 0, 3;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v00000283b9454750_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_2.11, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %store/vec4 v00000283b9454390_0, 0, 3;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000283b9454390_0, 0, 3;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000283b9458ce0;
T_3 ;
    %wait E_00000283b9517920;
    %load/vec4 v00000283b94546b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283b94542f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283b9454610_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283b94542f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283b9454610_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283b94542f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283b9454610_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283b94542f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283b9454610_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283b94542f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283b9454610_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000283b9458b50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283b94547f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000283b9458b50;
T_5 ;
    %delay 5, 0;
    %load/vec4 v00000283b94547f0_0;
    %inv;
    %store/vec4 v00000283b94547f0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000283b9458b50;
T_6 ;
    %vpi_call 2 24 "$dumpfile", "adaptive.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000283b9458b50 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283b9454930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283b94a5450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283b94a54f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283b9454930_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283b94a5450_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283b94a5450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283b94a54f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283b94a54f0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "upgraded_tb.v";
    "upgraded_railway.v";
