Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 17 17:51:42 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : report_drc -file ram_block_drc_routed.rpt -pb ram_block_drc_routed.pb -rpx ram_block_drc_routed.rpx
| Design       : ram_block
| Device       : xc7s25csga225-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+-----------------------------------------------------+------------+
| Rule      | Severity | Description                                         | Violations |
+-----------+----------+-----------------------------------------------------+------------+
| BUFC-1    | Warning  | Input Buffer Connections                            | 1          |
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| RTSTAT-10 | Warning  | No routable loads                                   | 1          |
+-----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer fpga_process/qspi_flash_ss_iobuf/IBUF (in fpga_process/qspi_flash_ss_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
5 net(s) have no routable loads. The problem bus(es) and/or net(s) are fpga_process/design_1_i/iomodule_0/U0/IOModule_Core_I1/GPO_I1/GPO1[3],
fpga_process/design_1_i/iomodule_0/U0/IOModule_Core_I1/GPO_I1/GPO1[4],
fpga_process/design_1_i/iomodule_0/U0/IOModule_Core_I1/GPO_I1/GPO1[5],
fpga_process/design_1_i/iomodule_0/U0/IOModule_Core_I1/GPO_I1/GPO1[6]
fpga_process/design_1_i/iomodule_0/U0/IOModule_Core_I1/GPO_I1/GPO1[7].
Related violations: <none>


