{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7568, "design__instance__area": 112245, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 167, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 14, "power__internal__total": 0.010266833938658237, "power__switching__total": 0.00535091757774353, "power__leakage__total": 1.8316524119654787e-06, "power__total": 0.015619583427906036, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.37097337363146965, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.37097337363146965, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5937640547299998, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.47068683616294, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.593764, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 12, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 167, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 15, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.6478997521871117, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.6478997521871117, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.325069647067862, "timing__setup__ws__corner:nom_ss_125C_4v50": 42.631336112369674, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.32507, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 49.749836, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 167, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 14, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.2469745589056043, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2469745589056043, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2707897316357727, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.93565924323422, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.27079, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 12, "design__max_fanout_violation__count": 167, "design__max_cap_violation__count": 16, "clock__skew__worst_hold": 0.668893848131922, "clock__skew__worst_setup": 0.23837293924559677, "timing__hold__ws": 0.2666592577781395, "timing__setup__ws": 42.277819775048826, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.266659, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 49.24155, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 552.565 570.485", "design__core__bbox": "6.72 15.68 545.44 552.72", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 77, "design__die__area": 315230, "design__core__area": 289314, "design__instance__count__stdcell": 7568, "design__instance__area__stdcell": 112245, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.387969, "design__instance__utilization__stdcell": 0.387969, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 29597759, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 32806.5, "design__instance__displacement__mean": 4.3345, "design__instance__displacement__max": 64.4, "route__wirelength__estimated": 148186, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3568, "route__net__special": 2, "route__drc_errors__iter:1": 1489, "route__wirelength__iter:1": 179335, "route__drc_errors__iter:2": 120, "route__wirelength__iter:2": 177696, "route__drc_errors__iter:3": 93, "route__wirelength__iter:3": 177226, "route__drc_errors__iter:4": 6, "route__wirelength__iter:4": 177082, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 177083, "route__drc_errors": 0, "route__wirelength": 177083, "route__vias": 27006, "route__vias__singlecut": 27006, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 979.25, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 89, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 89, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 89, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 167, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.35966786122966754, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.35966786122966754, "timing__hold__ws__corner:min_tt_025C_5v00": 0.587503839983995, "timing__setup__ws__corner:min_tt_025C_5v00": 50.640936433179725, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.587504, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 89, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 12, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 167, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.630648662253382, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.630648662253382, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3144221638713656, "timing__setup__ws__corner:min_ss_125C_4v50": 42.92805876721498, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.314422, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 50.170959, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 89, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 167, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.23837293924559677, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.23837293924559677, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2666592577781395, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.04578626496428, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.266659, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 89, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 167, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 15, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.3843929727765535, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.3843929727765535, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5987832621439806, "timing__setup__ws__corner:max_tt_025C_5v00": 50.270523389124634, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.598783, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 89, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 12, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 167, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 16, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.668893848131922, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.668893848131922, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3336219173130293, "timing__setup__ws__corner:max_ss_125C_4v50": 42.277819775048826, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.333622, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 49.24155, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 89, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 167, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 15, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.2571364860485485, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2571364860485485, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.27405423150970687, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.80605269185237, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.274054, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 89, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 89, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99982, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000182489, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000198679, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 4.40237e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000198679, "ir__voltage__worst": 5, "ir__drop__avg": 4.33e-05, "ir__drop__worst": 0.000182, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}