# PRAVEEN_R_RISC-V_SOC_TAPEOUT_VSD
Documentation and implementation of the RISC-V SoC Tapeout Program by VSD, including design files, RTL, scripts, results, and supporting media related to Digital VLSI and SoC design flow.
ğŸ“Œ About This Repository
This repository captures my week-by-week progress for the VLSI System Design (VSD) program, including:

RTL Coding & Processor Design
Simulation & Verification using open-source tools
Layout & Physical Verification (DRC/LVS)
Tool installation & environment setup
Hands-on SoC integration workflows
ğŸ—‚ï¸ Week 0 â€” Setup & Toolchain Configuration
This week focuses on preparing the complete VSD environment to ensure smooth RTL-to-GDSII workflows.

Week 0 Highlights
ğŸ“Œ Task Overview
Task ID	Task Name	Description	Status
Task 1	Digital VLSI SoC Design & Planning	Documenting SoC design flow, RTL modeling, and SoC integration steps	âœ… Completed
Task 2	Tool Setup & Installation	Installation & verification of core EDA tools	âœ… Completed
ğŸ› ï¸ Installed Tools
Core Design & Simulation Tools
Tool	Category	Description	Status
ğŸ§  Yosys	RTL Synthesis	Converts RTL to gate-level netlists	âœ… Installed & Verified
ğŸ“Ÿ Iverilog	Simulation	Compiles & simulates Verilog designs	âœ… Installed & Verified
ğŸ“Š GTKWave	Waveform Viewer	Visualizes simulation waveforms	âœ… Installed & Verified
âš¡ NGSpice	Circuit Simulation	Analog & mixed-signal simulation	âœ… Installed & Verified
ğŸ¨ Magic VLSI	Layout Tool	Layout creation & DRC/LVS verification	âœ… Installed & Verified
ğŸ› ï¸ Tool Versions	Environment	Git, Docker, Python3, pip, Make	âœ… Verified
ğŸ“ˆ Week 0 Progress
Week	Focus Area	Status
Week 0	Tool Installation & Environment Setup	âœ… Completed
Week 1	RTL Design & Simulation	ğŸ”œ Upcoming
Week 2	Layout & DRC/LVS Verification	ğŸ”œ Upcoming
Week 3	Physical Integration & Tapeout Prep	ğŸ”œ Upcoming
ğŸŒŸ Program Objectives
Hands-On Learning: RTL â†’ Synthesis â†’ Layout â†’ Tapeout
Open-Source EDA Tools: Yosys, Iverilog, GTKWave, NGSpice, Magic VLSI
Industry Relevance: Understand real-world SoC design flow
Collaboration: Part of Indiaâ€™s largest RISC-V tapeout initiative
Skill Development: Full-stack VLSI engineering exposure
ğŸ™ Acknowledgements
Program Mentors: Kunal Ghosh & VSD Team
Institutional Support:
ğŸŒ RISC-V International â€” Open ISA leadership
ğŸ‡®ğŸ‡³ India Semiconductor Mission (ISM) â€” National semiconductor initiatives
ğŸ­ VLSI Society of India â€” Professional development & guidance
ğŸ”§ Efabless â€” Open-source silicon & tapeout
ğŸ”— Useful Links
VSD Website
RISC-V
Efabless

ğŸ‘¨â€ğŸ’» Participant
Senbagaseelan V
ğŸ“§ senbagaseelan18@gmail.com

Documenting my journey through RISC-V SoC Tapeout using open-source VSD tools, with weekly progress, task documentation, and hands-on SoC design experience.
