##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for CyHFClk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. CyHFClk:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_GLV_V_intClock       | N/A                   | Target: 5.33 MHz   | 
Clock: ADC_GLV_V_intClock(FFB)  | N/A                   | Target: 5.33 MHz   | 
Clock: Clock_2                  | Frequency: 56.64 MHz  | Target: 12.00 MHz  | 
Clock: CyHFClk                  | Frequency: 43.34 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFClk                  | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1                | N/A                   | Target: 48.00 MHz  | 
Clock: CySysClk                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyWCO                    | N/A                   | Target: 0.03 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2       Clock_2        83333.3          65678       N/A              N/A         N/A              N/A         N/A              N/A         
CyHFClk       CyHFClk        20833.3          -2240       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
D_LSB(0)_PAD:in  18861         CyHFClk:R         
D_LSB(1)_PAD:in  20839         CyHFClk:R         
D_LSB(2)_PAD:in  19536         CyHFClk:R         
D_LSB(3)_PAD:in  23976         CyHFClk:R         
D_LSB(4)_PAD:in  23173         CyHFClk:R         
D_LSB(5)_PAD:in  24367         CyHFClk:R         
D_LSB(6)_PAD:in  25170         CyHFClk:R         
D_LSB(7)_PAD:in  22861         CyHFClk:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
D_CS(0)_PAD       22759         CyHFClk:R         
D_LSB(0)_PAD:out  23062         CyHFClk:R         
D_LSB(1)_PAD:out  23829         CyHFClk:R         
D_LSB(2)_PAD:out  23598         CyHFClk:R         
D_LSB(3)_PAD:out  23773         CyHFClk:R         
D_LSB(4)_PAD:out  22795         CyHFClk:R         
D_LSB(5)_PAD:out  23724         CyHFClk:R         
D_LSB(6)_PAD:out  23315         CyHFClk:R         
D_LSB(7)_PAD:out  23633         CyHFClk:R         
D_RD(0)_PAD       22256         CyHFClk:R         
D_RS(0)_PAD       23075         CyHFClk:R         
D_WR(0)_PAD       23485         CyHFClk:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 56.64 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65678p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  65678  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2286   6136  65678  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 43.34 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -2240p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17983
-------------------------------------   ----- 
End-of-path arrival time (ps)           17983
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/clock   datapathcell3           0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2993   8273  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  17983  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  17983  -2240  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/clock   datapathcell4           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. CyHFClk:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -2240p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17983
-------------------------------------   ----- 
End-of-path arrival time (ps)           17983
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/clock   datapathcell3           0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2993   8273  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  17983  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  17983  -2240  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/clock   datapathcell4           0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65678p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  65678  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2286   6136  65678  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -2240p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17983
-------------------------------------   ----- 
End-of-path arrival time (ps)           17983
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/clock   datapathcell3           0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2993   8273  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  17983  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  17983  -2240  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/clock   datapathcell4           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 1040p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8273
-------------------------------------   ---- 
End-of-path arrival time (ps)           8273
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/clock   datapathcell3           0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2993   8273   1040  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/clock   datapathcell3           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 1188p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8126
-------------------------------------   ---- 
End-of-path arrival time (ps)           8126
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/clock   datapathcell3           0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   2846   8126   1188  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/clock   datapathcell4           0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3693p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                      model name          delay     AT  edge  Fanout
------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                              m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580    567  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell4   3040   5620   3693  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/clock   datapathcell4           0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 3847p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                      model name          delay     AT  edge  Fanout
------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                              m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580    567  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   2886   5466   3847  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/clock   datapathcell3           0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_1
Capture Clock  : \GraphicLCDIntf:GraphLcd8:Lsb\/clock
Path slack     : 4113p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11530
--------------------------------------------   ------ 
End-of-path required time (ps)                   9303

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5190
-------------------------------------   ---- 
End-of-path arrival time (ps)           5190
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q                macrocell7      1250   1250   4113  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_1  datapathcell1   3940   5190   4113  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_2
Capture Clock  : \GraphicLCDIntf:GraphLcd8:Lsb\/clock
Path slack     : 4440p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11530
--------------------------------------------   ------ 
End-of-path required time (ps)                   9303

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q                macrocell6      1250   1250   4440  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_2  datapathcell1   3613   4863   4440  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_0
Capture Clock  : \GraphicLCDIntf:GraphLcd8:Lsb\/clock
Path slack     : 5248p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11530
--------------------------------------------   ------ 
End-of-path required time (ps)                   9303

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q                macrocell8      1250   1250   5248  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_0  datapathcell1   2805   4055   5248  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 5358p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13905
-------------------------------------   ----- 
End-of-path arrival time (ps)           13905
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/clock   datapathcell3           0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  -2240  RISE       1
\ReadyToDrive_Timer:TimerUDB:status_tc\/main_1         macrocell4      3010   8290   5358  RISE       1
\ReadyToDrive_Timer:TimerUDB:status_tc\/q              macrocell4      3350  11640   5358  RISE       1
\ReadyToDrive_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2265  13905   5358  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:rstSts:stsreg\/clock     statusicell2            0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:LsbReg\/clk_en
Capture Clock  : \GraphicLCDIntf:LsbReg\/clock
Path slack     : 6912p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11821
-------------------------------------   ----- 
End-of-path arrival time (ps)           11821
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb  datapathcell1   3850   3850   6912  RISE       1
\GraphicLCDIntf:status_1\/main_4        macrocell2      2306   6156   6912  RISE       1
\GraphicLCDIntf:status_1\/q             macrocell2      3350   9506   6912  RISE       1
\GraphicLCDIntf:LsbReg\/clk_en          statuscell2     2316  11821   6912  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:LsbReg\/clock                         statuscell2             0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:StsReg\/status_1
Capture Clock  : \GraphicLCDIntf:StsReg\/clock
Path slack     : 7443p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11820
-------------------------------------   ----- 
End-of-path arrival time (ps)           11820
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb  datapathcell1   3850   3850   6912  RISE       1
\GraphicLCDIntf:status_1\/main_4        macrocell2      2306   6156   6912  RISE       1
\GraphicLCDIntf:status_1\/q             macrocell2      3350   9506   6912  RISE       1
\GraphicLCDIntf:StsReg\/status_1        statuscell1     2315  11820   7443  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:StsReg\/clock                         statuscell1             0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/f1_blk_stat_comb
Path End       : \GraphicLCDIntf:state_3\/main_0
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 9147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8176
-------------------------------------   ---- 
End-of-path arrival time (ps)           8176
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/f1_blk_stat_comb  datapathcell1   5280   5280   9147  RISE       1
\GraphicLCDIntf:state_3\/main_0                  macrocell5      2896   8176   9147  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/f1_blk_stat_comb
Path End       : \GraphicLCDIntf:state_1\/main_0
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 9147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8176
-------------------------------------   ---- 
End-of-path arrival time (ps)           8176
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/f1_blk_stat_comb  datapathcell1   5280   5280   9147  RISE       1
\GraphicLCDIntf:state_1\/main_0                  macrocell7      2896   8176   9147  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/f0_blk_stat_comb
Path End       : \GraphicLCDIntf:state_0\/main_0
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 9731p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7592
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/f0_blk_stat_comb  datapathcell1   5280   5280   9731  RISE       1
\GraphicLCDIntf:state_0\/main_0                  macrocell8      2312   7592   9731  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_1\/main_6
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 9978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb  datapathcell1   3820   3820   9978  RISE       1
\GraphicLCDIntf:state_1\/main_6         macrocell7      3526   7346   9978  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_2\/main_4
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 10117p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7206
-------------------------------------   ---- 
End-of-path arrival time (ps)           7206
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb  datapathcell1   3820   3820   9978  RISE       1
\GraphicLCDIntf:state_2\/main_4         macrocell6      3386   7206  10117  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:state_1\/main_5
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 10278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb  datapathcell1   3850   3850   6912  RISE       1
\GraphicLCDIntf:state_1\/main_5         macrocell7      3195   7045  10278  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_0\/main_6
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 10867p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           6457
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb  datapathcell1   3820   3820   9978  RISE       1
\GraphicLCDIntf:state_0\/main_6         macrocell8      2637   6457  10867  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:state_0\/main_5
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 11168p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb  datapathcell1   3850   3850   6912  RISE       1
\GraphicLCDIntf:state_0\/main_5         macrocell8      2306   6156  11168  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_3\/main_5
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 11920p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1  datapathcell1   1690   1690  11920  RISE       1
\GraphicLCDIntf:state_3\/main_5         macrocell5      3713   5403  11920  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_1\/main_7
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 11920p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1  datapathcell1   1690   1690  11920  RISE       1
\GraphicLCDIntf:state_1\/main_7         macrocell7      3713   5403  11920  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_2\/main_5
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 11930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1  datapathcell1   1690   1690  11920  RISE       1
\GraphicLCDIntf:state_2\/main_5         macrocell6      3703   5393  11930  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/p_out_0
Path End       : Net_25/main_5
Capture Clock  : Net_25/clock_0
Path slack     : 12108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                  datapathcell1           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/p_out_0  datapathcell1   1690   1690  12108  RISE       1
Net_25/main_5                           macrocell9      3525   5215  12108  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_25/clock_0                                        macrocell9              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_0\/main_3
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 12156p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell7    1250   1250   4113  RISE       1
\GraphicLCDIntf:state_0\/main_3  macrocell8    3918   5168  12156  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_3\/main_4
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 12391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell8    1250   1250   5248  RISE       1
\GraphicLCDIntf:state_3\/main_4  macrocell5    3682   4932  12391  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_1\/main_4
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 12391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell8    1250   1250   5248  RISE       1
\GraphicLCDIntf:state_1\/main_4  macrocell7    3682   4932  12391  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_26/main_3
Capture Clock  : Net_26/clock_0
Path slack     : 12391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell8    1250   1250   5248  RISE       1
Net_26/main_3               macrocell10   3682   4932  12391  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_26/clock_0                                        macrocell10             0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_2\/main_3
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 12395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell8    1250   1250   5248  RISE       1
\GraphicLCDIntf:state_2\/main_3  macrocell6    3678   4928  12395  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 12395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell8    1250   1250   5248  RISE       1
Net_25/main_3               macrocell9    3678   4928  12395  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_25/clock_0                                        macrocell9              0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_28/main_2
Capture Clock  : Net_28/clock_0
Path slack     : 12395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell8    1250   1250   5248  RISE       1
Net_28/main_2               macrocell11   3678   4928  12395  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_28/clock_0                                        macrocell11             0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_27/main_3
Capture Clock  : Net_27/clock_0
Path slack     : 12395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell8    1250   1250   5248  RISE       1
Net_27/main_3               macrocell12   3678   4928  12395  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_27/clock_0                                        macrocell12             0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_0\/main_2
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 12481p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell6    1250   1250   4440  RISE       1
\GraphicLCDIntf:state_0\/main_2  macrocell8    3592   4842  12481  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_0\/main_1
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 12616p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell5    1250   1250   8360  RISE       1
\GraphicLCDIntf:state_0\/main_1  macrocell8    3457   4707  12616  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_4
Capture Clock  : Net_25/clock_0
Path slack     : 12653p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_25/clock_0                                        macrocell9              0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_25/q       macrocell9    1250   1250  12653  RISE       1
Net_25/main_4  macrocell9    3420   4670  12653  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_25/clock_0                                        macrocell9              0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_3\/main_3
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 13074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell7    1250   1250   4113  RISE       1
\GraphicLCDIntf:state_3\/main_3  macrocell5    2999   4249  13074  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_1\/main_3
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 13074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell7    1250   1250   4113  RISE       1
\GraphicLCDIntf:state_1\/main_3  macrocell7    2999   4249  13074  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_26/main_2
Capture Clock  : Net_26/clock_0
Path slack     : 13074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell7    1250   1250   4113  RISE       1
Net_26/main_2               macrocell10   2999   4249  13074  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_26/clock_0                                        macrocell10             0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_39/main_2
Capture Clock  : Net_39/clock_0
Path slack     : 13074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell7    1250   1250   4113  RISE       1
Net_39/main_2               macrocell13   2999   4249  13074  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_39/clock_0                                        macrocell13             0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_2\/main_2
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 13106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell7    1250   1250   4113  RISE       1
\GraphicLCDIntf:state_2\/main_2  macrocell6    2967   4217  13106  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 13106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell7    1250   1250   4113  RISE       1
Net_25/main_2               macrocell9    2967   4217  13106  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_25/clock_0                                        macrocell9              0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_27/main_2
Capture Clock  : Net_27/clock_0
Path slack     : 13106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell7    1250   1250   4113  RISE       1
Net_27/main_2               macrocell12   2967   4217  13106  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_27/clock_0                                        macrocell12             0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_0\/main_4
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 13275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell8    1250   1250   5248  RISE       1
\GraphicLCDIntf:state_0\/main_4  macrocell8    2798   4048  13275  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                      macrocell8              0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_2\/main_0
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 13509p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3814
-------------------------------------   ---- 
End-of-path arrival time (ps)           3814
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell5    1250   1250   8360  RISE       1
\GraphicLCDIntf:state_2\/main_0  macrocell6    2564   3814  13509  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 13509p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3814
-------------------------------------   ---- 
End-of-path arrival time (ps)           3814
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell5    1250   1250   8360  RISE       1
Net_25/main_0               macrocell9    2564   3814  13509  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_25/clock_0                                        macrocell9              0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_28/main_0
Capture Clock  : Net_28/clock_0
Path slack     : 13509p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3814
-------------------------------------   ---- 
End-of-path arrival time (ps)           3814
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell5    1250   1250   8360  RISE       1
Net_28/main_0               macrocell11   2564   3814  13509  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_28/clock_0                                        macrocell11             0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_27/main_0
Capture Clock  : Net_27/clock_0
Path slack     : 13509p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3814
-------------------------------------   ---- 
End-of-path arrival time (ps)           3814
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell5    1250   1250   8360  RISE       1
Net_27/main_0               macrocell12   2564   3814  13509  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_27/clock_0                                        macrocell12             0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_3\/main_1
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 13516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell5    1250   1250   8360  RISE       1
\GraphicLCDIntf:state_3\/main_1  macrocell5    2557   3807  13516  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_1\/main_1
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 13516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell5    1250   1250   8360  RISE       1
\GraphicLCDIntf:state_1\/main_1  macrocell7    2557   3807  13516  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_26/main_0
Capture Clock  : Net_26/clock_0
Path slack     : 13516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell5    1250   1250   8360  RISE       1
Net_26/main_0               macrocell10   2557   3807  13516  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_26/clock_0                                        macrocell10             0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_39/main_0
Capture Clock  : Net_39/clock_0
Path slack     : 13516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell5    1250   1250   8360  RISE       1
Net_39/main_0               macrocell13   2557   3807  13516  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_39/clock_0                                        macrocell13             0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_2\/main_1
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 13545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell6    1250   1250   4440  RISE       1
\GraphicLCDIntf:state_2\/main_1  macrocell6    2528   3778  13545  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 13545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell6    1250   1250   4440  RISE       1
Net_25/main_1               macrocell9    2528   3778  13545  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_25/clock_0                                        macrocell9              0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_28/main_1
Capture Clock  : Net_28/clock_0
Path slack     : 13545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell6    1250   1250   4440  RISE       1
Net_28/main_1               macrocell11   2528   3778  13545  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_28/clock_0                                        macrocell11             0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_27/main_1
Capture Clock  : Net_27/clock_0
Path slack     : 13545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell6    1250   1250   4440  RISE       1
Net_27/main_1               macrocell12   2528   3778  13545  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_27/clock_0                                        macrocell12             0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_3\/main_2
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 13550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell6    1250   1250   4440  RISE       1
\GraphicLCDIntf:state_3\/main_2  macrocell5    2524   3774  13550  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                      macrocell5              0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_1\/main_2
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 13550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell6    1250   1250   4440  RISE       1
\GraphicLCDIntf:state_1\/main_2  macrocell7    2524   3774  13550  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                      macrocell7              0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_26/main_1
Capture Clock  : Net_26/clock_0
Path slack     : 13550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell6    1250   1250   4440  RISE       1
Net_26/main_1               macrocell10   2524   3774  13550  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_26/clock_0                                        macrocell10             0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_39/main_1
Capture Clock  : Net_39/clock_0
Path slack     : 13550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                      macrocell6              0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell6    1250   1250   4440  RISE       1
Net_39/main_1               macrocell13   2524   3774  13550  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_39/clock_0                                        macrocell13             0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65678p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  65678  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2286   6136  65678  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2              0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 67373p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14390
-------------------------------------   ----- 
End-of-path arrival time (ps)           14390
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   3850   3850  65678  RISE       1
\PWM_1:PWMUDB:status_2\/main_1          macrocell3      3174   7024  67373  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell3      3350  10374  67373  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    4016  14390  67373  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                       statusicell1               0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 67954p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                     macrocell14                0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell14     1250   1250  67954  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2610   3860  67954  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2              0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 71069p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8754
-------------------------------------   ---- 
End-of-path arrival time (ps)           8754
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  71069  RISE       1
\PWM_1:PWMUDB:status_0\/main_1        macrocell17     3074   8754  71069  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 71077p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8746
-------------------------------------   ---- 
End-of-path arrival time (ps)           8746
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  71069  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0    macrocell15     3066   8746  71077  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 74411p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                      controlcell1               0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  74411  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell14    2832   5412  74411  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                     macrocell14                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare2\/q
Path End       : \PWM_1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_1\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare2\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:prevCompare2\/q   macrocell16   1250   1250  76279  RISE       1
\PWM_1:PWMUDB:status_1\/main_0  macrocell18   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 76334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell15   1250   1250  76334  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell17   2239   3489  76334  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_1\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 77638p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:status_1\/q               macrocell18    1250   1250  77638  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2876   4126  77638  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                       statusicell1               0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell17    1250   1250  78258  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2256   3506  78258  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                       statusicell1               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

