Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 16 08:12:34 2023
| Host         : kai-VirtualBox running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/kai/lab4_2/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (63)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (63)
-------------------------------
 There are 63 input ports with no input delay specified. (HIGH)

la_data_in[65]
la_oenb[65]
wbs_adr_i[0]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.647        0.000                      0                   82        0.203        0.000                      0                   82        3.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.647        0.000                      0                   82        0.203        0.000                      0                   82        3.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wbs_dat_o[11]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[11]
                         net (fo=1, unplaced)         0.800     5.733    user_bram/exmem_rdata[11]
                                                                      r  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     5.883 r  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.683    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.317 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.317    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wbs_dat_o[13]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[13]
                         net (fo=1, unplaced)         0.800     5.733    user_bram/exmem_rdata[13]
                                                                      r  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     5.883 r  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.683    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.317 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.317    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wbs_dat_o[15]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[15]
                         net (fo=1, unplaced)         0.800     5.733    user_bram/exmem_rdata[15]
                                                                      r  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     5.883 r  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.683    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.317 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.317    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wbs_dat_o[17]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[17]
                         net (fo=1, unplaced)         0.800     5.733    user_bram/exmem_rdata[17]
                                                                      r  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     5.883 r  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.683    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.317 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.317    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wbs_dat_o[19]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[19]
                         net (fo=1, unplaced)         0.800     5.733    user_bram/exmem_rdata[19]
                                                                      r  user_bram/wbs_dat_o_OBUF[19]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     5.883 r  user_bram/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.683    wbs_dat_o_OBUF[19]
                                                                      r  wbs_dat_o_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.317 r  wbs_dat_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     9.317    wbs_dat_o[19]
                                                                      r  wbs_dat_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wbs_dat_o[1]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.733    user_bram/exmem_rdata[1]
                                                                      r  user_bram/wbs_dat_o_OBUF[1]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     5.883 r  user_bram/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.683    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.317 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.317    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wbs_dat_o[21]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[21]
                         net (fo=1, unplaced)         0.800     5.733    user_bram/exmem_rdata[21]
                                                                      r  user_bram/wbs_dat_o_OBUF[21]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     5.883 r  user_bram/wbs_dat_o_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.683    wbs_dat_o_OBUF[21]
                                                                      r  wbs_dat_o_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.317 r  wbs_dat_o_OBUF[21]_inst/O
                         net (fo=0)                   0.000     9.317    wbs_dat_o[21]
                                                                      r  wbs_dat_o[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wbs_dat_o[23]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[23]
                         net (fo=1, unplaced)         0.800     5.733    user_bram/exmem_rdata[23]
                                                                      r  user_bram/wbs_dat_o_OBUF[23]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     5.883 r  user_bram/wbs_dat_o_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.683    wbs_dat_o_OBUF[23]
                                                                      r  wbs_dat_o_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.317 r  wbs_dat_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     9.317    wbs_dat_o[23]
                                                                      r  wbs_dat_o[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wbs_dat_o[25]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[25]
                         net (fo=1, unplaced)         0.800     5.733    user_bram/exmem_rdata[25]
                                                                      r  user_bram/wbs_dat_o_OBUF[25]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     5.883 r  user_bram/wbs_dat_o_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.683    wbs_dat_o_OBUF[25]
                                                                      r  wbs_dat_o_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.317 r  wbs_dat_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000     9.317    wbs_dat_o[25]
                                                                      r  wbs_dat_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wbs_dat_o[27]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.584     2.479    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      2.454     4.933 r  user_bram/RAM_reg/DOBDO[27]
                         net (fo=1, unplaced)         0.800     5.733    user_bram/exmem_rdata[27]
                                                                      r  user_bram/wbs_dat_o_OBUF[27]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     5.883 r  user_bram/wbs_dat_o_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.683    wbs_dat_o_OBUF[27]
                                                                      r  wbs_dat_o_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.317 r  wbs_dat_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000     9.317    wbs_dat_o[27]
                                                                      r  wbs_dat_o[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                 2.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delayed_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.262ns (56.019%)  route 0.206ns (43.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 f  delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.206     1.066    delayed_count[0]
                                                                      f  delayed_count[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.164 r  delayed_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    delayed_count[0]_i_1_n_0
                         FDRE                                         r  delayed_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[0]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    delayed_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wbs_ack_o
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 1.369ns (80.245%)  route 0.337ns (19.755%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  ready_reg/Q
                         net (fo=3, unplaced)         0.337     1.198    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.403 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.403    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                 2.000     2.035    
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.262ns (38.737%)  route 0.414ns (61.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 f  ready_reg/Q
                         net (fo=3, unplaced)         0.414     1.275    wbs_ack_o_OBUF
                                                                      f  ready_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.373 r  ready_i_1/O
                         net (fo=1, unplaced)         0.000     1.373    ready3_out
                         FDRE                                         r  ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  ready_reg/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    ready_reg
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delayed_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.497ns (60.370%)  route 0.326ns (39.630%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.148     1.009    delayed_count[0]
                                                                      r  delayed_count_reg[4]_i_2/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.225     1.234 r  delayed_count_reg[4]_i_2/O[2]
                         net (fo=1, unplaced)         0.178     1.412    delayed_count_reg[4]_i_2_n_5
                                                                      r  delayed_count[3]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     1.520 r  delayed_count[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.520    delayed_count[3]_i_1_n_0
                         FDRE                                         r  delayed_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[3]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    delayed_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delayed_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.262ns (37.980%)  route 0.428ns (62.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 f  ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.066    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.164 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.386    ready1
                         FDRE                                         r  delayed_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[0]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_CE)       -0.016     0.826    delayed_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delayed_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.262ns (37.980%)  route 0.428ns (62.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 f  ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.066    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.164 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.386    ready1
                         FDRE                                         r  delayed_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[10]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_CE)       -0.016     0.826    delayed_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delayed_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.262ns (37.980%)  route 0.428ns (62.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 f  ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.066    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.164 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.386    ready1
                         FDRE                                         r  delayed_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[11]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_CE)       -0.016     0.826    delayed_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delayed_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.262ns (37.980%)  route 0.428ns (62.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 f  ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.066    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.164 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.386    ready1
                         FDRE                                         r  delayed_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[12]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_CE)       -0.016     0.826    delayed_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delayed_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.262ns (37.980%)  route 0.428ns (62.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 f  ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.066    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.164 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.386    ready1
                         FDRE                                         r  delayed_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[13]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_CE)       -0.016     0.826    delayed_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delayed_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.262ns (37.980%)  route 0.428ns (62.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.114     0.697    clk
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 f  ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.066    wbs_ack_o_OBUF
                                                                      f  delayed_count[15]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.164 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.386    ready1
                         FDRE                                         r  delayed_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    clk
                         FDRE                                         r  delayed_count_reg[14]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_CE)       -0.016     0.826    delayed_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.561    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056                user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424                user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000                delayed_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000                delayed_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000                delayed_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000                delayed_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000                delayed_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000                delayed_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000                delayed_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000                delayed_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500                delayed_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     2.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  wb_rst_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    wb_rst_i_IBUF
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.800     4.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.330    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     2.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  wb_rst_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    wb_rst_i_IBUF
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.800     4.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.330    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     2.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  wb_rst_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    wb_rst_i_IBUF
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.800     4.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.330    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     2.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  wb_rst_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    wb_rst_i_IBUF
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.800     4.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.330    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     2.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  wb_rst_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    wb_rst_i_IBUF
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.800     4.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.330    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     2.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  wb_rst_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    wb_rst_i_IBUF
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.800     4.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.330    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     2.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  wb_rst_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    wb_rst_i_IBUF
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.800     4.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.330    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     2.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  wb_rst_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    wb_rst_i_IBUF
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.800     4.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.330    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     2.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  wb_rst_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    wb_rst_i_IBUF
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.800     4.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.330    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     2.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  wb_rst_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    wb_rst_i_IBUF
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.800     4.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.330    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           -2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=54, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            user_bram/RAM_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.915ns  (logic 1.344ns (34.320%)  route 2.571ns (65.680%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[12]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     2.991    user_bram/wbs_adr_i[25]
                                                                      f  user_bram/RAM_reg_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.115 r  user_bram/RAM_reg_i_2/O
                         net (fo=1, unplaced)         0.800     3.915    user_bram/valid
                         RAMB36E1                                     r  user_bram/RAM_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            user_bram/RAM_reg/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.915ns  (logic 1.344ns (34.320%)  route 2.571ns (65.680%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[12]
                                                                      r  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      r  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 r  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     2.991    user_bram/wbs_adr_i[25]
                                                                      r  user_bram/RAM_reg_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.115 r  user_bram/RAM_reg_i_3/O
                         net (fo=1, unplaced)         0.800     3.915    user_bram/RAM_reg_i_3_n_0
                         RAMB36E1                                     r  user_bram/RAM_reg/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.344ns (36.890%)  route 2.299ns (63.110%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[12]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     2.991    user_bram_n_33
                                                                      f  delayed_count[15]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.115 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.527     3.642    ready1
                         FDRE                                         r  delayed_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.344ns (36.890%)  route 2.299ns (63.110%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[12]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     2.991    user_bram_n_33
                                                                      f  delayed_count[15]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.115 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.527     3.642    ready1
                         FDRE                                         r  delayed_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[10]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.344ns (36.890%)  route 2.299ns (63.110%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[12]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     2.991    user_bram_n_33
                                                                      f  delayed_count[15]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.115 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.527     3.642    ready1
                         FDRE                                         r  delayed_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[11]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.344ns (36.890%)  route 2.299ns (63.110%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[12]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     2.991    user_bram_n_33
                                                                      f  delayed_count[15]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.115 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.527     3.642    ready1
                         FDRE                                         r  delayed_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[12]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.344ns (36.890%)  route 2.299ns (63.110%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[12]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     2.991    user_bram_n_33
                                                                      f  delayed_count[15]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.115 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.527     3.642    ready1
                         FDRE                                         r  delayed_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[13]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.344ns (36.890%)  route 2.299ns (63.110%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[12]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     2.991    user_bram_n_33
                                                                      f  delayed_count[15]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.115 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.527     3.642    ready1
                         FDRE                                         r  delayed_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[14]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.344ns (36.890%)  route 2.299ns (63.110%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[12]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     2.991    user_bram_n_33
                                                                      f  delayed_count[15]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.115 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.527     3.642    ready1
                         FDRE                                         r  delayed_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[15]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            delayed_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.344ns (36.890%)  route 2.299ns (63.110%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[12]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     2.991    user_bram_n_33
                                                                      f  delayed_count[15]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.115 r  delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.527     3.642    ready1
                         FDRE                                         r  delayed_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.439     2.137    clk
                         FDRE                                         r  delayed_count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[5]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[5]
                                                                      r  wbs_adr_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[5]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[6]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[6]
                                                                      r  wbs_adr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[6]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[7]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[8]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[8]
                                                                      r  wbs_adr_i_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[8]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[9]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[0]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[1]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[1] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[1]
                                                                      r  wbs_adr_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[1]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[2]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[2] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[2]
                                                                      r  wbs_adr_i_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[2]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[3]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[4]
                            (input port)
  Destination:            user_bram/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[4] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[4]
                                                                      r  wbs_adr_i_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[4]
                         RAMB36E1                                     r  user_bram/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    user_bram/wb_clk_i_IBUF
                                                                      r  user_bram/RAM_reg_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  user_bram/RAM_reg_i_1/O
                         net (fo=19, unplaced)        0.259     1.059    user_bram/clk
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKARDCLK





