
### FILTERED SOURCE
filteredSrcObservations:
######################
# seq-arch with store data
######################
   - {id: "PCs", cond: "1", attrs: [{value: "\\core0.NXPC", width: 32}]}
   - {id: "LOAD", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0000011", attrs: [ {value: "\\core0.NX2DADDR", width: 32}]}  # disclose a LOAD whenever we have a memory load. DADDR[12:2] is the address of the memory. DATAO is the value to be loaded, BE indicates the valid positions of DATAO 
   - {id: "STORE", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0100011", attrs: [ {value: "\\core0.NX2DADDR", width: 32}]}  # disclose a STORE whenever we have a memory store. DADDR[12:2] is the address of the memory. DATAO is the value to be loaded, BE indicates the valid positions of DATAO  
   - {id: "\\core0.DATAI", cond: "\\core0.writeback && \\core0.LCC", attrs: [ {value: "\\core0.LDATA", width: 32}]} # not retire, but one cycle before retire. delay states to retire?
   - {id: "\\core0.DATAO", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0100011", attrs: [ {value: "\\core0.NX2DATAO", width: 32}]}
   - {id: "\\core0.IDATA", cond: "\\core0.decode", attrs: [ {value: "\\core0.IDATA", width: 32}]}


	Checking the relation between target and invariant...
	The invariant for checking is:
	- { id: BCC_EXECUTE, cond: \core0.BCC, attrs: [ { value: \core0.U1REG, width: 32 } ]}
	- { id: JALR_EXECUTE, cond: \core0.JALR, attrs: [ { value: \core0.U1REG, width: 32 } ]}
	- { id: LCC_ADDR, cond: \core0.LCC, attrs: [ { value: \core0.DADDR, width: 32 } ]}
	- { id: SCC_EXECUTE, cond: \core0.SCC, attrs: [ { value: \core0.U2REG, width: 32 } ]}
	- { id: \core0.REG1_0, cond: 1, attrs: [ { value: \core0.REG1_0, width: 32 } ]}
	- { id: \core0.REG1_1, cond: 1, attrs: [ { value: \core0.REG1_1, width: 32 } ]}
	- { id: \core0.REG1_2, cond: 1, attrs: [ { value: \core0.REG1_2, width: 32 } ]}
	- { id: \core0.REG1_3, cond: 1, attrs: [ { value: \core0.REG1_3, width: 32 } ]}
	- { id: \core0.REG1_4, cond: 1, attrs: [ { value: \core0.REG1_4, width: 32 } ]}
	- { id: \core0.REG1_5, cond: 1, attrs: [ { value: \core0.REG1_5, width: 32 } ]}
	- { id: \core0.REG1_6, cond: 1, attrs: [ { value: \core0.REG1_6, width: 32 } ]}
	- { id: \core0.REG1_7, cond: 1, attrs: [ { value: \core0.REG1_7, width: 32 } ]}
	- { id: \core0.REG1_8, cond: 1, attrs: [ { value: \core0.REG1_8, width: 32 } ]}
	- { id: \core0.REG1_9, cond: 1, attrs: [ { value: \core0.REG1_9, width: 32 } ]}
	- { id: \core0.REG1_10, cond: 1, attrs: [ { value: \core0.REG1_10, width: 32 } ]}
	- { id: \core0.REG1_11, cond: 1, attrs: [ { value: \core0.REG1_11, width: 32 } ]}
	- { id: \core0.REG1_12, cond: 1, attrs: [ { value: \core0.REG1_12, width: 32 } ]}
	- { id: \core0.REG1_13, cond: 1, attrs: [ { value: \core0.REG1_13, width: 32 } ]}
	- { id: \core0.REG1_14, cond: 1, attrs: [ { value: \core0.REG1_14, width: 32 } ]}
	- { id: \core0.REG1_15, cond: 1, attrs: [ { value: \core0.REG1_15, width: 32 } ]}
	- { id: \core0.REG2_0, cond: 1, attrs: [ { value: \core0.REG2_0, width: 32 } ]}
	- { id: \core0.REG2_1, cond: 1, attrs: [ { value: \core0.REG2_1, width: 32 } ]}
	- { id: \core0.REG2_2, cond: 1, attrs: [ { value: \core0.REG2_2, width: 32 } ]}
	- { id: \core0.REG2_3, cond: 1, attrs: [ { value: \core0.REG2_3, width: 32 } ]}
	- { id: \core0.REG2_4, cond: 1, attrs: [ { value: \core0.REG2_4, width: 32 } ]}
	- { id: \core0.REG2_5, cond: 1, attrs: [ { value: \core0.REG2_5, width: 32 } ]}
	- { id: \core0.REG2_6, cond: 1, attrs: [ { value: \core0.REG2_6, width: 32 } ]}
	- { id: \core0.REG2_7, cond: 1, attrs: [ { value: \core0.REG2_7, width: 32 } ]}
	- { id: \core0.REG2_8, cond: 1, attrs: [ { value: \core0.REG2_8, width: 32 } ]}
	- { id: \core0.REG2_9, cond: 1, attrs: [ { value: \core0.REG2_9, width: 32 } ]}
	- { id: \core0.REG2_10, cond: 1, attrs: [ { value: \core0.REG2_10, width: 32 } ]}
	- { id: \core0.REG2_11, cond: 1, attrs: [ { value: \core0.REG2_11, width: 32 } ]}
	- { id: \core0.REG2_12, cond: 1, attrs: [ { value: \core0.REG2_12, width: 32 } ]}
	- { id: \core0.REG2_13, cond: 1, attrs: [ { value: \core0.REG2_13, width: 32 } ]}
	- { id: \core0.REG2_14, cond: 1, attrs: [ { value: \core0.REG2_14, width: 32 } ]}
	- { id: \core0.REG2_15, cond: 1, attrs: [ { value: \core0.REG2_15, width: 32 } ]}
	- { id: BE, cond: 1, attrs: [ { value: BE, width: 4 } ]}
	- { id: BOARD_CK, cond: 1, attrs: [ { value: BOARD_CK, width: 8 } ]}
	- { id: BOARD_CM, cond: 1, attrs: [ { value: BOARD_CM, width: 8 } ]}
	- { id: BOARD_ID, cond: 1, attrs: [ { value: BOARD_ID, width: 8 } ]}
	- { id: BOARD_IRQ, cond: 1, attrs: [ { value: BOARD_IRQ, width: 8 } ]}
	- { id: CLK, cond: 1, attrs: [ { value: CLK, width: 1 } ]}
	- { id: DACK, cond: 1, attrs: [ { value: DACK, width: 1 } ]}
	- { id: DADDR, cond: 1, attrs: [ { value: DADDR, width: 32 } ]}
	- { id: DATAO, cond: 1, attrs: [ { value: DATAO, width: 32 } ]}
	- { id: DEBUG, cond: 1, attrs: [ { value: DEBUG, width: 4 } ]}
	- { id: DHIT, cond: 1, attrs: [ { value: DHIT, width: 1 } ]}
	- { id: GPIOFF, cond: 1, attrs: [ { value: GPIOFF, width: 16 } ]}
	- { id: HLT, cond: 1, attrs: [ { value: HLT, width: 1 } ]}
	- { id: IACK, cond: 1, attrs: [ { value: IACK, width: 8 } ]}
	- { id: IADDR, cond: 1, attrs: [ { value: IADDR, width: 32 } ]}
	- { id: IDLE, cond: 1, attrs: [ { value: IDLE, width: 1 } ]}
	- { id: IHIT, cond: 1, attrs: [ { value: IHIT, width: 1 } ]}
	- { id: IHITACK, cond: 1, attrs: [ { value: IHITACK, width: 1 } ]}
	- { id: \IOMUX[0], cond: 1, attrs: [ { value: \IOMUX[0], width: 32 } ]}
	- { id: \IOMUX[2], cond: 1, attrs: [ { value: \IOMUX[2], width: 32 } ]}
	- { id: \IOMUX[3], cond: 1, attrs: [ { value: \IOMUX[3], width: 32 } ]}
	- { id: IREQ, cond: 1, attrs: [ { value: IREQ, width: 8 } ]}
	- { id: IRES, cond: 1, attrs: [ { value: IRES, width: 8 } ]}
	- { id: KDEBUG, cond: 1, attrs: [ { value: KDEBUG, width: 4 } ]}
	- { id: LED, cond: 1, attrs: [ { value: LED, width: 4 } ]}
	- { id: LEDFF, cond: 1, attrs: [ { value: LEDFF, width: 16 } ]}
	- { id: NXPC, cond: 1, attrs: [ { value: NXPC, width: 32 } ]}
	- { id: PC, cond: 1, attrs: [ { value: PC, width: 32 } ]}
	- { id: RD, cond: 1, attrs: [ { value: RD, width: 1 } ]}
	- { id: RES, cond: 1, attrs: [ { value: RES, width: 1 } ]}
	- { id: TIMER, cond: 1, attrs: [ { value: TIMER, width: 32 } ]}
	- { id: TIMERFF, cond: 1, attrs: [ { value: TIMERFF, width: 32 } ]}
	- { id: WHIT, cond: 1, attrs: [ { value: WHIT, width: 1 } ]}
	- { id: WR, cond: 1, attrs: [ { value: WR, width: 1 } ]}
	- { id: XADDR, cond: 1, attrs: [ { value: XADDR, width: 32 } ]}
	- { id: XCLK, cond: 1, attrs: [ { value: XCLK, width: 1 } ]}
	- { id: XRES, cond: 1, attrs: [ { value: XRES, width: 1 } ]}
	- { id: XTIMER, cond: 1, attrs: [ { value: XTIMER, width: 1 } ]}
	- { id: \core0.ALL0, cond: 1, attrs: [ { value: \core0.ALL0, width: 32 } ]}
	- { id: \core0.ALL1, cond: 1, attrs: [ { value: \core0.ALL1, width: 32 } ]}
	- { id: \core0.AUIPC, cond: 1, attrs: [ { value: \core0.AUIPC, width: 1 } ]}
	- { id: \core0.BCC, cond: 1, attrs: [ { value: \core0.BCC, width: 1 } ]}
	- { id: \core0.BE, cond: 1, attrs: [ { value: \core0.BE, width: 4 } ]}
	- { id: \core0.BMUX, cond: 1, attrs: [ { value: \core0.BMUX, width: 1 } ]}
	- { id: \core0.CDATA, cond: 1, attrs: [ { value: \core0.CDATA, width: 32 } ]}
	- { id: \core0.CLK, cond: 1, attrs: [ { value: \core0.CLK, width: 1 } ]}
	- { id: \core0.DADDR, cond: 1, attrs: [ { value: \core0.DADDR, width: 32 } ]}
	- { id: \core0.DATAO, cond: 1, attrs: [ { value: \core0.DATAO, width: 32 } ]}
	- { id: \core0.DEBUG, cond: 1, attrs: [ { value: \core0.DEBUG, width: 4 } ]}
	- { id: \core0.DPTR, cond: 1, attrs: [ { value: \core0.DPTR, width: 4 } ]}
	- { id: \core0.FCT3, cond: 1, attrs: [ { value: \core0.FCT3, width: 3 } ]}
	- { id: \core0.FCT7, cond: 1, attrs: [ { value: \core0.FCT7, width: 7 } ]}
	- { id: \core0.FLUSH, cond: 1, attrs: [ { value: \core0.FLUSH, width: 1 } ]}
	- { id: \core0.HLT, cond: 1, attrs: [ { value: \core0.HLT, width: 1 } ]}
	- { id: \core0.IADDR, cond: 1, attrs: [ { value: \core0.IADDR, width: 32 } ]}
	- { id: \core0.IDLE, cond: 1, attrs: [ { value: \core0.IDLE, width: 1 } ]}
	- { id: \core0.JAL, cond: 1, attrs: [ { value: \core0.JAL, width: 1 } ]}
	- { id: \core0.JALR, cond: 1, attrs: [ { value: \core0.JALR, width: 1 } ]}
	- { id: \core0.JREQ, cond: 1, attrs: [ { value: \core0.JREQ, width: 1 } ]}
	- { id: \core0.JVAL, cond: 1, attrs: [ { value: \core0.JVAL, width: 32 } ]}
	- { id: \core0.LCC, cond: 1, attrs: [ { value: \core0.LCC, width: 1 } ]}
	- { id: \core0.LUI, cond: 1, attrs: [ { value: \core0.LUI, width: 1 } ]}
	- { id: \core0.MAC, cond: 1, attrs: [ { value: \core0.MAC, width: 1 } ]}
	- { id: \core0.MCC, cond: 1, attrs: [ { value: \core0.MCC, width: 1 } ]}
	- { id: \core0.NXPC, cond: 1, attrs: [ { value: \core0.NXPC, width: 32 } ]}
	- { id: \core0.OPCODE, cond: 1, attrs: [ { value: \core0.OPCODE, width: 7 } ]}
	- { id: \core0.PC, cond: 1, attrs: [ { value: \core0.PC, width: 32 } ]}
	- { id: \core0.PCSIMM, cond: 1, attrs: [ { value: \core0.PCSIMM, width: 32 } ]}
	- { id: \core0.RCC, cond: 1, attrs: [ { value: \core0.RCC, width: 1 } ]}
	- { id: \core0.RD, cond: 1, attrs: [ { value: \core0.RD, width: 1 } ]}
	- { id: \core0.RES, cond: 1, attrs: [ { value: \core0.RES, width: 1 } ]}
	- { id: \core0.RESMODE, cond: 1, attrs: [ { value: \core0.RESMODE, width: 4 } ]}
	- { id: \core0.RMDATA, cond: 1, attrs: [ { value: \core0.RMDATA, width: 32 } ]}
	- { id: \core0.S1PTR, cond: 1, attrs: [ { value: \core0.S1PTR, width: 4 } ]}
	- { id: \core0.S1REG, cond: 1, attrs: [ { value: \core0.S1REG, width: 32 } ]}
	- { id: \core0.S2PTR, cond: 1, attrs: [ { value: \core0.S2PTR, width: 4 } ]}
	- { id: \core0.S2REG, cond: 1, attrs: [ { value: \core0.S2REG, width: 32 } ]}
	- { id: \core0.S2REGX, cond: 1, attrs: [ { value: \core0.S2REGX, width: 32 } ]}
	- { id: \core0.SCC, cond: 1, attrs: [ { value: \core0.SCC, width: 1 } ]}
	- { id: \core0.SDATA, cond: 1, attrs: [ { value: \core0.SDATA, width: 32 } ]}
	- { id: \core0.SIMM, cond: 1, attrs: [ { value: \core0.SIMM, width: 32 } ]}
	- { id: \core0.U1REG, cond: 1, attrs: [ { value: \core0.U1REG, width: 32 } ]}
	- { id: \core0.U2REG, cond: 1, attrs: [ { value: \core0.U2REG, width: 32 } ]}
	- { id: \core0.U2REGX, cond: 1, attrs: [ { value: \core0.U2REGX, width: 32 } ]}
	- { id: \core0.UIMM, cond: 1, attrs: [ { value: \core0.UIMM, width: 32 } ]}
	- { id: \core0.WR, cond: 1, attrs: [ { value: \core0.WR, width: 1 } ]}
	- { id: \core0.XAUIPC, cond: 1, attrs: [ { value: \core0.XAUIPC, width: 1 } ]}
	- { id: \core0.XBCC, cond: 1, attrs: [ { value: \core0.XBCC, width: 1 } ]}
	- { id: \core0.XIDATA, cond: 1, attrs: [ { value: \core0.XIDATA, width: 32 } ]}
	- { id: \core0.XJAL, cond: 1, attrs: [ { value: \core0.XJAL, width: 1 } ]}
	- { id: \core0.XJALR, cond: 1, attrs: [ { value: \core0.XJALR, width: 1 } ]}
	- { id: \core0.XLCC, cond: 1, attrs: [ { value: \core0.XLCC, width: 1 } ]}
	- { id: \core0.XLUI, cond: 1, attrs: [ { value: \core0.XLUI, width: 1 } ]}
	- { id: \core0.XMAC, cond: 1, attrs: [ { value: \core0.XMAC, width: 1 } ]}
	- { id: \core0.XMCC, cond: 1, attrs: [ { value: \core0.XMCC, width: 1 } ]}
	- { id: \core0.XRCC, cond: 1, attrs: [ { value: \core0.XRCC, width: 1 } ]}
	- { id: \core0.XRES, cond: 1, attrs: [ { value: \core0.XRES, width: 1 } ]}
	- { id: \core0.XSCC, cond: 1, attrs: [ { value: \core0.XSCC, width: 1 } ]}
	- { id: \core0.XSIMM, cond: 1, attrs: [ { value: \core0.XSIMM, width: 32 } ]}
	- { id: \core0.XUIMM, cond: 1, attrs: [ { value: \core0.XUIMM, width: 32 } ]}
	- { id: \core0.decode, cond: 1, attrs: [ { value: \core0.decode, width: 1 } ]}
	- { id: \core0.retire, cond: 1, attrs: [ { value: \core0.retire, width: 1 } ]}
	- { id: \core0.writeback, cond: 1, attrs: [ { value: \core0.writeback, width: 1 } ]}
	- { id: \uart0.BE, cond: 1, attrs: [ { value: \uart0.BE, width: 4 } ]}
	- { id: \uart0.CLK, cond: 1, attrs: [ { value: \uart0.CLK, width: 1 } ]}
	- { id: \uart0.DATAI, cond: 1, attrs: [ { value: \uart0.DATAI, width: 32 } ]}
	- { id: \uart0.RD, cond: 1, attrs: [ { value: \uart0.RD, width: 1 } ]}
	- { id: \uart0.RES, cond: 1, attrs: [ { value: \uart0.RES, width: 1 } ]}
	- { id: \uart0.UART_XFIFO, cond: 1, attrs: [ { value: \uart0.UART_XFIFO, width: 8 } ]}
	- { id: \uart0.WR, cond: 1, attrs: [ { value: \uart0.WR, width: 1 } ]}

	Time for base step: 165
	Time for induction step: 926
	Time for generating invariant: 1092
	Time for checking: 21
The contract checked is satisfied


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
### FILTERED SOURCE
filteredSrcObservations:
######################
# seq-arch
######################
   - {id: "PCs", cond: "1", attrs: [{value: "\\core0.NXPC", width: 32}]}
   - {id: "LOAD", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0000011", attrs: [ {value: "\\core0.NX2DADDR", width: 32}]}  # disclose a LOAD whenever we have a memory load. DADDR[12:2] is the address of the memory. DATAO is the value to be loaded, BE indicates the valid positions of DATAO 
   - {id: "STORE", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0100011", attrs: [ {value: "\\core0.NX2DADDR", width: 32}]}  # disclose a STORE whenever we have a memory store. DADDR[12:2] is the address of the memory. DATAO is the value to be loaded, BE indicates the valid positions of DATAO  
   - {id: "\\core0.DATAI", cond: "\\core0.writeback && \\core0.LCC", attrs: [ {value: "\\core0.LDATA", width: 32}]} # not retire, but one cycle before retire. delay states to retire?
  #  - {id: "\\core0.DATAO", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0100011", attrs: [ {value: "\\core0.NX2DATAO", width: 32}]}
   - {id: "\\core0.IDATA", cond: "\\core0.decode", attrs: [ {value: "\\core0.IDATA", width: 32}]}




---------------------------------------------------------------------------------------------------------------------------------------------------------------------

### FILTERED SOURCE
filteredSrcObservations:
######################
# seq-ct with jump instruction
######################
  - {id: "PCs", cond: "1", attrs: [{value: "\\core0.NXPC", width: 32}]}
  - {id: "LOAD", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0000011", attrs: [ {value: "\\core0.NX2DADDR", width: 32}]}  # disclose a LOAD whenever we have a memory load. DADDR[12:2] is the address of the memory. DATAO is the value to be loaded, BE indicates the valid positions of DATAO 
  - {id: "STORE", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0100011", attrs: [ {value: "\\core0.NX2DADDR", width: 32}]}  # disclose a STORE whenever we have a memory store. DADDR[12:2] is the address of the memory. DATAO is the value to be loaded, BE indicates the valid positions of DATAO  
  - {id: "BCC", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b1100011", attrs: [ {value: "\\core0.NX2U1REG", width: 32},{value: "\\core0.NX2U2REG", width: 32},{value: "\\core0.NX2FCT3", width: 3}]}
  - {id: "JALR", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b1100111", attrs: [ {value: "\\core0.NX2U1REG", width: 32}]}
  - {id: "\\core0.IDATA", cond: "\\core0.decode", attrs: [ {value: "\\core0.IDATA", width: 32}]}

	Checking the relation between target and invariant...
	The invariant for checking is:
	- { id: BCC_EXECUTE, cond: \core0.BCC, attrs: [ { value: \core0.U1REG, width: 32 } ]}
	- { id: JALR_EXECUTE, cond: \core0.JALR, attrs: [ { value: \core0.U1REG, width: 32 } ]}
	- { id: LCC_ADDR, cond: \core0.LCC, attrs: [ { value: \core0.DADDR, width: 32 } ]}
	- { id: \core0.REG1_0, cond: 1, attrs: [ { value: \core0.REG1_0, width: 32 } ]}
	- { id: \core0.REG2_0, cond: 1, attrs: [ { value: \core0.REG2_0, width: 32 } ]}
	- { id: BE, cond: 1, attrs: [ { value: BE, width: 4 } ]}
	- { id: BOARD_CK, cond: 1, attrs: [ { value: BOARD_CK, width: 8 } ]}
	- { id: BOARD_CM, cond: 1, attrs: [ { value: BOARD_CM, width: 8 } ]}
	- { id: BOARD_ID, cond: 1, attrs: [ { value: BOARD_ID, width: 8 } ]}
	- { id: CLK, cond: 1, attrs: [ { value: CLK, width: 1 } ]}
	- { id: DACK, cond: 1, attrs: [ { value: DACK, width: 1 } ]}
	- { id: DADDR, cond: 1, attrs: [ { value: DADDR, width: 32 } ]}
	- { id: DHIT, cond: 1, attrs: [ { value: DHIT, width: 1 } ]}
	- { id: HLT, cond: 1, attrs: [ { value: HLT, width: 1 } ]}
	- { id: IADDR, cond: 1, attrs: [ { value: IADDR, width: 32 } ]}
	- { id: IDLE, cond: 1, attrs: [ { value: IDLE, width: 1 } ]}
	- { id: IHIT, cond: 1, attrs: [ { value: IHIT, width: 1 } ]}
	- { id: IHITACK, cond: 1, attrs: [ { value: IHITACK, width: 1 } ]}
	- { id: IRES, cond: 1, attrs: [ { value: IRES, width: 8 } ]}
	- { id: KDEBUG, cond: 1, attrs: [ { value: KDEBUG, width: 4 } ]}
	- { id: NXPC, cond: 1, attrs: [ { value: NXPC, width: 32 } ]}
	- { id: PC, cond: 1, attrs: [ { value: PC, width: 32 } ]}
	- { id: RD, cond: 1, attrs: [ { value: RD, width: 1 } ]}
	- { id: RES, cond: 1, attrs: [ { value: RES, width: 1 } ]}
	- { id: WHIT, cond: 1, attrs: [ { value: WHIT, width: 1 } ]}
	- { id: WR, cond: 1, attrs: [ { value: WR, width: 1 } ]}
	- { id: XADDR, cond: 1, attrs: [ { value: XADDR, width: 32 } ]}
	- { id: XCLK, cond: 1, attrs: [ { value: XCLK, width: 1 } ]}
	- { id: XRES, cond: 1, attrs: [ { value: XRES, width: 1 } ]}
	- { id: \core0.ALL0, cond: 1, attrs: [ { value: \core0.ALL0, width: 32 } ]}
	- { id: \core0.ALL1, cond: 1, attrs: [ { value: \core0.ALL1, width: 32 } ]}
	- { id: \core0.AUIPC, cond: 1, attrs: [ { value: \core0.AUIPC, width: 1 } ]}
	- { id: \core0.BCC, cond: 1, attrs: [ { value: \core0.BCC, width: 1 } ]}
	- { id: \core0.BE, cond: 1, attrs: [ { value: \core0.BE, width: 4 } ]}
	- { id: \core0.BMUX, cond: 1, attrs: [ { value: \core0.BMUX, width: 1 } ]}
	- { id: \core0.CDATA, cond: 1, attrs: [ { value: \core0.CDATA, width: 32 } ]}
	- { id: \core0.CLK, cond: 1, attrs: [ { value: \core0.CLK, width: 1 } ]}
	- { id: \core0.DADDR, cond: 1, attrs: [ { value: \core0.DADDR, width: 32 } ]}
	- { id: \core0.DEBUG, cond: 1, attrs: [ { value: \core0.DEBUG, width: 4 } ]}
	- { id: \core0.DPTR, cond: 1, attrs: [ { value: \core0.DPTR, width: 4 } ]}
	- { id: \core0.FCT3, cond: 1, attrs: [ { value: \core0.FCT3, width: 3 } ]}
	- { id: \core0.FCT7, cond: 1, attrs: [ { value: \core0.FCT7, width: 7 } ]}
	- { id: \core0.FLUSH, cond: 1, attrs: [ { value: \core0.FLUSH, width: 1 } ]}
	- { id: \core0.HLT, cond: 1, attrs: [ { value: \core0.HLT, width: 1 } ]}
	- { id: \core0.IADDR, cond: 1, attrs: [ { value: \core0.IADDR, width: 32 } ]}
	- { id: \core0.IDLE, cond: 1, attrs: [ { value: \core0.IDLE, width: 1 } ]}
	- { id: \core0.JAL, cond: 1, attrs: [ { value: \core0.JAL, width: 1 } ]}
	- { id: \core0.JALR, cond: 1, attrs: [ { value: \core0.JALR, width: 1 } ]}
	- { id: \core0.JREQ, cond: 1, attrs: [ { value: \core0.JREQ, width: 1 } ]}
	- { id: \core0.JVAL, cond: 1, attrs: [ { value: \core0.JVAL, width: 32 } ]}
	- { id: \core0.LCC, cond: 1, attrs: [ { value: \core0.LCC, width: 1 } ]}
	- { id: \core0.LUI, cond: 1, attrs: [ { value: \core0.LUI, width: 1 } ]}
	- { id: \core0.MAC, cond: 1, attrs: [ { value: \core0.MAC, width: 1 } ]}
	- { id: \core0.MCC, cond: 1, attrs: [ { value: \core0.MCC, width: 1 } ]}
	- { id: \core0.NXPC, cond: 1, attrs: [ { value: \core0.NXPC, width: 32 } ]}
	- { id: \core0.OPCODE, cond: 1, attrs: [ { value: \core0.OPCODE, width: 7 } ]}
	- { id: \core0.PC, cond: 1, attrs: [ { value: \core0.PC, width: 32 } ]}
	- { id: \core0.PCSIMM, cond: 1, attrs: [ { value: \core0.PCSIMM, width: 32 } ]}
	- { id: \core0.RCC, cond: 1, attrs: [ { value: \core0.RCC, width: 1 } ]}
	- { id: \core0.RD, cond: 1, attrs: [ { value: \core0.RD, width: 1 } ]}
	- { id: \core0.RES, cond: 1, attrs: [ { value: \core0.RES, width: 1 } ]}
	- { id: \core0.RESMODE, cond: 1, attrs: [ { value: \core0.RESMODE, width: 4 } ]}
	- { id: \core0.S1PTR, cond: 1, attrs: [ { value: \core0.S1PTR, width: 4 } ]}
	- { id: \core0.S2PTR, cond: 1, attrs: [ { value: \core0.S2PTR, width: 4 } ]}
	- { id: \core0.SCC, cond: 1, attrs: [ { value: \core0.SCC, width: 1 } ]}
	- { id: \core0.SIMM, cond: 1, attrs: [ { value: \core0.SIMM, width: 32 } ]}
	- { id: \core0.UIMM, cond: 1, attrs: [ { value: \core0.UIMM, width: 32 } ]}
	- { id: \core0.WR, cond: 1, attrs: [ { value: \core0.WR, width: 1 } ]}
	- { id: \core0.XAUIPC, cond: 1, attrs: [ { value: \core0.XAUIPC, width: 1 } ]}
	- { id: \core0.XBCC, cond: 1, attrs: [ { value: \core0.XBCC, width: 1 } ]}
	- { id: \core0.XIDATA, cond: 1, attrs: [ { value: \core0.XIDATA, width: 32 } ]}
	- { id: \core0.XJAL, cond: 1, attrs: [ { value: \core0.XJAL, width: 1 } ]}
	- { id: \core0.XJALR, cond: 1, attrs: [ { value: \core0.XJALR, width: 1 } ]}
	- { id: \core0.XLCC, cond: 1, attrs: [ { value: \core0.XLCC, width: 1 } ]}
	- { id: \core0.XLUI, cond: 1, attrs: [ { value: \core0.XLUI, width: 1 } ]}
	- { id: \core0.XMAC, cond: 1, attrs: [ { value: \core0.XMAC, width: 1 } ]}
	- { id: \core0.XMCC, cond: 1, attrs: [ { value: \core0.XMCC, width: 1 } ]}
	- { id: \core0.XRCC, cond: 1, attrs: [ { value: \core0.XRCC, width: 1 } ]}
	- { id: \core0.XRES, cond: 1, attrs: [ { value: \core0.XRES, width: 1 } ]}
	- { id: \core0.XSCC, cond: 1, attrs: [ { value: \core0.XSCC, width: 1 } ]}
	- { id: \core0.XSIMM, cond: 1, attrs: [ { value: \core0.XSIMM, width: 32 } ]}
	- { id: \core0.XUIMM, cond: 1, attrs: [ { value: \core0.XUIMM, width: 32 } ]}
	- { id: \core0.decode, cond: 1, attrs: [ { value: \core0.decode, width: 1 } ]}
	- { id: \core0.retire, cond: 1, attrs: [ { value: \core0.retire, width: 1 } ]}
	- { id: \core0.writeback, cond: 1, attrs: [ { value: \core0.writeback, width: 1 } ]}
	- { id: \uart0.BE, cond: 1, attrs: [ { value: \uart0.BE, width: 4 } ]}
	- { id: \uart0.CLK, cond: 1, attrs: [ { value: \uart0.CLK, width: 1 } ]}
	- { id: \uart0.RD, cond: 1, attrs: [ { value: \uart0.RD, width: 1 } ]}
	- { id: \uart0.RES, cond: 1, attrs: [ { value: \uart0.RES, width: 1 } ]}
	- { id: \uart0.WR, cond: 1, attrs: [ { value: \uart0.WR, width: 1 } ]}

	Time for base step: 164
	Time for induction step: 1136
	Time for generating invariant: 1301
	Time for checking: 17
The contract checked is satisfied


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
filteredSrcObservations:
######################
# seq-ct
######################
   - {id: "PCs", cond: "1", attrs: [{value: "\\core0.NXPC", width: 32}]}
   - {id: "LOAD", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0000011", attrs: [ {value: "\\core0.NX2DADDR", width: 32}]}  # disclose a LOAD whenever we have a memory load. DADDR[12:2] is the address of the memory. DATAO is the value to be loaded, BE indicates the valid positions of DATAO 
   - {id: "STORE", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0100011", attrs: [ {value: "\\core0.NX2DADDR", width: 32}]}  # disclose a STORE whenever we have a memory store. DADDR[12:2] is the address of the memory. DATAO is the value to be loaded, BE indicates the valid positions of DATAO  
   #- {id: "\\core0.DATAI", cond: "\\core0.writeback && \\core0.LCC", attrs: [ {value: "\\core0.LDATA", width: 32}]} # disclose a LOAD and the data write to the register at write back stage
   #- {id: "\\core0.DATAO", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0100011", attrs: [ {value: "\\core0.NX2DATAO", width: 32}]}
   - {id: "\\core0.IDATA", cond: "\\core0.decode", attrs: [ {value: "\\core0.IDATA", width: 32}]}


	Checking the relation between target and invariant...
	The invariant for checking is:
	- { id: \core0.REG1_0, cond: 1, attrs: [ { value: \core0.REG1_0, width: 32 } ]}
	- { id: \core0.REG2_0, cond: 1, attrs: [ { value: \core0.REG2_0, width: 32 } ]}
	- { id: BOARD_CK, cond: 1, attrs: [ { value: BOARD_CK, width: 8 } ]}
	- { id: BOARD_CM, cond: 1, attrs: [ { value: BOARD_CM, width: 8 } ]}
	- { id: BOARD_ID, cond: 1, attrs: [ { value: BOARD_ID, width: 8 } ]}
	- { id: CLK, cond: 1, attrs: [ { value: CLK, width: 1 } ]}
	- { id: DACK, cond: 1, attrs: [ { value: DACK, width: 1 } ]}
	- { id: IADDR, cond: 1, attrs: [ { value: IADDR, width: 32 } ]}
	- { id: IHIT, cond: 1, attrs: [ { value: IHIT, width: 1 } ]}
	- { id: IHITACK, cond: 1, attrs: [ { value: IHITACK, width: 1 } ]}
	- { id: IRES, cond: 1, attrs: [ { value: IRES, width: 8 } ]}
	- { id: NXPC, cond: 1, attrs: [ { value: NXPC, width: 32 } ]}
	- { id: PC, cond: 1, attrs: [ { value: PC, width: 32 } ]}
	- { id: RES, cond: 1, attrs: [ { value: RES, width: 1 } ]}
	- { id: WHIT, cond: 1, attrs: [ { value: WHIT, width: 1 } ]}
	- { id: XCLK, cond: 1, attrs: [ { value: XCLK, width: 1 } ]}
	- { id: XRES, cond: 1, attrs: [ { value: XRES, width: 1 } ]}
	- { id: \core0.ALL0, cond: 1, attrs: [ { value: \core0.ALL0, width: 32 } ]}
	- { id: \core0.ALL1, cond: 1, attrs: [ { value: \core0.ALL1, width: 32 } ]}
	- { id: \core0.CDATA, cond: 1, attrs: [ { value: \core0.CDATA, width: 32 } ]}
	- { id: \core0.CLK, cond: 1, attrs: [ { value: \core0.CLK, width: 1 } ]}
	- { id: \core0.DPTR, cond: 1, attrs: [ { value: \core0.DPTR, width: 4 } ]}
	- { id: \core0.FCT3, cond: 1, attrs: [ { value: \core0.FCT3, width: 3 } ]}
	- { id: \core0.FCT7, cond: 1, attrs: [ { value: \core0.FCT7, width: 7 } ]}
	- { id: \core0.IADDR, cond: 1, attrs: [ { value: \core0.IADDR, width: 32 } ]}
	- { id: \core0.NXPC, cond: 1, attrs: [ { value: \core0.NXPC, width: 32 } ]}
	- { id: \core0.PC, cond: 1, attrs: [ { value: \core0.PC, width: 32 } ]}
	- { id: \core0.PCSIMM, cond: 1, attrs: [ { value: \core0.PCSIMM, width: 32 } ]}
	- { id: \core0.RES, cond: 1, attrs: [ { value: \core0.RES, width: 1 } ]}
	- { id: \core0.RESMODE, cond: 1, attrs: [ { value: \core0.RESMODE, width: 4 } ]}
	- { id: \core0.S1PTR, cond: 1, attrs: [ { value: \core0.S1PTR, width: 4 } ]}
	- { id: \core0.S2PTR, cond: 1, attrs: [ { value: \core0.S2PTR, width: 4 } ]}
	- { id: \core0.SIMM, cond: 1, attrs: [ { value: \core0.SIMM, width: 32 } ]}
	- { id: \core0.UIMM, cond: 1, attrs: [ { value: \core0.UIMM, width: 32 } ]}
	- { id: \core0.XAUIPC, cond: 1, attrs: [ { value: \core0.XAUIPC, width: 1 } ]}
	- { id: \core0.XBCC, cond: 1, attrs: [ { value: \core0.XBCC, width: 1 } ]}
	- { id: \core0.XIDATA, cond: 1, attrs: [ { value: \core0.XIDATA, width: 32 } ]}
	- { id: \core0.XJAL, cond: 1, attrs: [ { value: \core0.XJAL, width: 1 } ]}
	- { id: \core0.XJALR, cond: 1, attrs: [ { value: \core0.XJALR, width: 1 } ]}
	- { id: \core0.XLCC, cond: 1, attrs: [ { value: \core0.XLCC, width: 1 } ]}
	- { id: \core0.XLUI, cond: 1, attrs: [ { value: \core0.XLUI, width: 1 } ]}
	- { id: \core0.XMAC, cond: 1, attrs: [ { value: \core0.XMAC, width: 1 } ]}
	- { id: \core0.XMCC, cond: 1, attrs: [ { value: \core0.XMCC, width: 1 } ]}
	- { id: \core0.XRCC, cond: 1, attrs: [ { value: \core0.XRCC, width: 1 } ]}
	- { id: \core0.XRES, cond: 1, attrs: [ { value: \core0.XRES, width: 1 } ]}
	- { id: \core0.XSCC, cond: 1, attrs: [ { value: \core0.XSCC, width: 1 } ]}
	- { id: \core0.XSIMM, cond: 1, attrs: [ { value: \core0.XSIMM, width: 32 } ]}
	- { id: \core0.XUIMM, cond: 1, attrs: [ { value: \core0.XUIMM, width: 32 } ]}
	- { id: \core0.decode, cond: 1, attrs: [ { value: \core0.decode, width: 1 } ]}
	- { id: \core0.retire, cond: 1, attrs: [ { value: \core0.retire, width: 1 } ]}
	- { id: \uart0.CLK, cond: 1, attrs: [ { value: \uart0.CLK, width: 1 } ]}
	- { id: \uart0.RES, cond: 1, attrs: [ { value: \uart0.RES, width: 1 } ]}
  
	The contract checked is not satisfied!

	Time for base step: 165
	Time for induction step: 1482
	Time for generating invariant: 1647
	Time for checking: 15
The leakage ordering check is not satisfied

The contract checked is not satisfied


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
filteredSrcObservations:
######################
# seq-pc with jump instruction
######################
   - {id: "PCs", cond: "1", attrs: [{value: "\\core0.NXPC", width: 32}]}
  # - {id: "LOAD", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0000011", attrs: [ {value: "\\core0.NX2DADDR", width: 32}]}  # disclose a LOAD whenever we have a memory load. DADDR[12:2] is the address of the memory. DATAO is the value to be loaded, BE indicates the valid positions of DATAO 
  # - {id: "STORE", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0100011", attrs: [ {value: "\\core0.NX2DADDR", width: 32}]}  # disclose a STORE whenever we have a memory store. DADDR[12:2] is the address of the memory. DATAO is the value to be loaded, BE indicates the valid positions of DATAO  
   - {id: "BCC", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b1100011", attrs: [ {value: "\\core0.NX2U1REG", width: 32},{value: "\\core0.NX2U2REG", width: 32},{value: "\\core0.NX2FCT3", width: 3}]}
   - {id: "JALR", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b1100111", attrs: [ {value: "\\core0.NX2U1REG", width: 32}]}
   - {id: "\\core0.IDATA", cond: "\\core0.decode", attrs: [ {value: "\\core0.IDATA", width: 32}]}

	Checking the relation between target and invariant...
	The invariant for checking is:
	- { id: BCC_EXECUTE, cond: \core0.BCC, attrs: [ { value: \core0.U1REG, width: 32 } ]}
	- { id: JALR_EXECUTE, cond: \core0.JALR, attrs: [ { value: \core0.U1REG, width: 32 } ]}
	- { id: \core0.REG1_0, cond: 1, attrs: [ { value: \core0.REG1_0, width: 32 } ]}
	- { id: \core0.REG2_0, cond: 1, attrs: [ { value: \core0.REG2_0, width: 32 } ]}
	- { id: BOARD_CK, cond: 1, attrs: [ { value: BOARD_CK, width: 8 } ]}
	- { id: BOARD_CM, cond: 1, attrs: [ { value: BOARD_CM, width: 8 } ]}
	- { id: BOARD_ID, cond: 1, attrs: [ { value: BOARD_ID, width: 8 } ]}
	- { id: CLK, cond: 1, attrs: [ { value: CLK, width: 1 } ]}
	- { id: DACK, cond: 1, attrs: [ { value: DACK, width: 1 } ]}
	- { id: DHIT, cond: 1, attrs: [ { value: DHIT, width: 1 } ]}
	- { id: HLT, cond: 1, attrs: [ { value: HLT, width: 1 } ]}
	- { id: IADDR, cond: 1, attrs: [ { value: IADDR, width: 32 } ]}
	- { id: IDLE, cond: 1, attrs: [ { value: IDLE, width: 1 } ]}
	- { id: IHIT, cond: 1, attrs: [ { value: IHIT, width: 1 } ]}
	- { id: IHITACK, cond: 1, attrs: [ { value: IHITACK, width: 1 } ]}
	- { id: IRES, cond: 1, attrs: [ { value: IRES, width: 8 } ]}
	- { id: KDEBUG, cond: 1, attrs: [ { value: KDEBUG, width: 4 } ]}
	- { id: NXPC, cond: 1, attrs: [ { value: NXPC, width: 32 } ]}
	- { id: PC, cond: 1, attrs: [ { value: PC, width: 32 } ]}
	- { id: RD, cond: 1, attrs: [ { value: RD, width: 1 } ]}
	- { id: RES, cond: 1, attrs: [ { value: RES, width: 1 } ]}
	- { id: WHIT, cond: 1, attrs: [ { value: WHIT, width: 1 } ]}
	- { id: WR, cond: 1, attrs: [ { value: WR, width: 1 } ]}
	- { id: XCLK, cond: 1, attrs: [ { value: XCLK, width: 1 } ]}
	- { id: XRES, cond: 1, attrs: [ { value: XRES, width: 1 } ]}
	- { id: \core0.ALL0, cond: 1, attrs: [ { value: \core0.ALL0, width: 32 } ]}
	- { id: \core0.ALL1, cond: 1, attrs: [ { value: \core0.ALL1, width: 32 } ]}
	- { id: \core0.AUIPC, cond: 1, attrs: [ { value: \core0.AUIPC, width: 1 } ]}
	- { id: \core0.BCC, cond: 1, attrs: [ { value: \core0.BCC, width: 1 } ]}
	- { id: \core0.BMUX, cond: 1, attrs: [ { value: \core0.BMUX, width: 1 } ]}
	- { id: \core0.CDATA, cond: 1, attrs: [ { value: \core0.CDATA, width: 32 } ]}
	- { id: \core0.CLK, cond: 1, attrs: [ { value: \core0.CLK, width: 1 } ]}
	- { id: \core0.DEBUG, cond: 1, attrs: [ { value: \core0.DEBUG, width: 4 } ]}
	- { id: \core0.DPTR, cond: 1, attrs: [ { value: \core0.DPTR, width: 4 } ]}
	- { id: \core0.FCT3, cond: 1, attrs: [ { value: \core0.FCT3, width: 3 } ]}
	- { id: \core0.FCT7, cond: 1, attrs: [ { value: \core0.FCT7, width: 7 } ]}
	- { id: \core0.FLUSH, cond: 1, attrs: [ { value: \core0.FLUSH, width: 1 } ]}
	- { id: \core0.HLT, cond: 1, attrs: [ { value: \core0.HLT, width: 1 } ]}
	- { id: \core0.IADDR, cond: 1, attrs: [ { value: \core0.IADDR, width: 32 } ]}
	- { id: \core0.IDLE, cond: 1, attrs: [ { value: \core0.IDLE, width: 1 } ]}
	- { id: \core0.JAL, cond: 1, attrs: [ { value: \core0.JAL, width: 1 } ]}
	- { id: \core0.JALR, cond: 1, attrs: [ { value: \core0.JALR, width: 1 } ]}
	- { id: \core0.JREQ, cond: 1, attrs: [ { value: \core0.JREQ, width: 1 } ]}
	- { id: \core0.JVAL, cond: 1, attrs: [ { value: \core0.JVAL, width: 32 } ]}
	- { id: \core0.LCC, cond: 1, attrs: [ { value: \core0.LCC, width: 1 } ]}
	- { id: \core0.LUI, cond: 1, attrs: [ { value: \core0.LUI, width: 1 } ]}
	- { id: \core0.MAC, cond: 1, attrs: [ { value: \core0.MAC, width: 1 } ]}
	- { id: \core0.MCC, cond: 1, attrs: [ { value: \core0.MCC, width: 1 } ]}
	- { id: \core0.NXPC, cond: 1, attrs: [ { value: \core0.NXPC, width: 32 } ]}
	- { id: \core0.OPCODE, cond: 1, attrs: [ { value: \core0.OPCODE, width: 7 } ]}
	- { id: \core0.PC, cond: 1, attrs: [ { value: \core0.PC, width: 32 } ]}
	- { id: \core0.PCSIMM, cond: 1, attrs: [ { value: \core0.PCSIMM, width: 32 } ]}
	- { id: \core0.RCC, cond: 1, attrs: [ { value: \core0.RCC, width: 1 } ]}
	- { id: \core0.RD, cond: 1, attrs: [ { value: \core0.RD, width: 1 } ]}
	- { id: \core0.RES, cond: 1, attrs: [ { value: \core0.RES, width: 1 } ]}
	- { id: \core0.RESMODE, cond: 1, attrs: [ { value: \core0.RESMODE, width: 4 } ]}
	- { id: \core0.S1PTR, cond: 1, attrs: [ { value: \core0.S1PTR, width: 4 } ]}
	- { id: \core0.S2PTR, cond: 1, attrs: [ { value: \core0.S2PTR, width: 4 } ]}
	- { id: \core0.SCC, cond: 1, attrs: [ { value: \core0.SCC, width: 1 } ]}
	- { id: \core0.SIMM, cond: 1, attrs: [ { value: \core0.SIMM, width: 32 } ]}
	- { id: \core0.UIMM, cond: 1, attrs: [ { value: \core0.UIMM, width: 32 } ]}
	- { id: \core0.WR, cond: 1, attrs: [ { value: \core0.WR, width: 1 } ]}
	- { id: \core0.XAUIPC, cond: 1, attrs: [ { value: \core0.XAUIPC, width: 1 } ]}
	- { id: \core0.XBCC, cond: 1, attrs: [ { value: \core0.XBCC, width: 1 } ]}
	- { id: \core0.XIDATA, cond: 1, attrs: [ { value: \core0.XIDATA, width: 32 } ]}
	- { id: \core0.XJAL, cond: 1, attrs: [ { value: \core0.XJAL, width: 1 } ]}
	- { id: \core0.XJALR, cond: 1, attrs: [ { value: \core0.XJALR, width: 1 } ]}
	- { id: \core0.XLCC, cond: 1, attrs: [ { value: \core0.XLCC, width: 1 } ]}
	- { id: \core0.XLUI, cond: 1, attrs: [ { value: \core0.XLUI, width: 1 } ]}
	- { id: \core0.XMAC, cond: 1, attrs: [ { value: \core0.XMAC, width: 1 } ]}
	- { id: \core0.XMCC, cond: 1, attrs: [ { value: \core0.XMCC, width: 1 } ]}
	- { id: \core0.XRCC, cond: 1, attrs: [ { value: \core0.XRCC, width: 1 } ]}
	- { id: \core0.XRES, cond: 1, attrs: [ { value: \core0.XRES, width: 1 } ]}
	- { id: \core0.XSCC, cond: 1, attrs: [ { value: \core0.XSCC, width: 1 } ]}
	- { id: \core0.XSIMM, cond: 1, attrs: [ { value: \core0.XSIMM, width: 32 } ]}
	- { id: \core0.XUIMM, cond: 1, attrs: [ { value: \core0.XUIMM, width: 32 } ]}
	- { id: \core0.decode, cond: 1, attrs: [ { value: \core0.decode, width: 1 } ]}
	- { id: \core0.retire, cond: 1, attrs: [ { value: \core0.retire, width: 1 } ]}
	- { id: \core0.writeback, cond: 1, attrs: [ { value: \core0.writeback, width: 1 } ]}
	- { id: \uart0.CLK, cond: 1, attrs: [ { value: \uart0.CLK, width: 1 } ]}
	- { id: \uart0.RES, cond: 1, attrs: [ { value: \uart0.RES, width: 1 } ]}
  
	The contract checked is not satisfied!

	Time for base step: 164
	Time for induction step: 1229
	Time for generating invariant: 1394
	Time for checking: 15
The leakage ordering check is not satisfied

The contract checked is not satisfied


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
filteredSrcObservations:
######################
# seq-pc 
######################
   - {id: "PCs", cond: "1", attrs: [{value: "\\core0.NXPC", width: 32}]}
   #- {id: "LOAD", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0000011", attrs: [ {value: "\\core0.NX2DADDR", width: 32}]}  # disclose a LOAD whenever we have a memory load. DADDR[12:2] is the address of the memory. DATAO is the value to be loaded, BE indicates the valid positions of DATAO 
   #- {id: "STORE", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0100011", attrs: [ {value: "\\core0.NX2DADDR", width: 32}]}  # disclose a STORE whenever we have a memory store. DADDR[12:2] is the address of the memory. DATAO is the value to be loaded, BE indicates the valid positions of DATAO  
   #- {id: "\\core0.DATAI", cond: "\\core0.writeback && \\core0.LCC", attrs: [ {value: "\\core0.LDATA", width: 32}]} # disclose a LOAD and the data write to the register at write back stage
   #- {id: "\\core0.DATAO", cond: "\\core0.decode && \\core0.NX2OPCODE == 7'b0100011", attrs: [ {value: "\\core0.NX2DATAO", width: 32}]}
   - {id: "\\core0.IDATA", cond: "\\core0.decode", attrs: [ {value: "\\core0.IDATA", width: 32}]}

	Checking the relation between target and invariant...
	The invariant for checking is:
	- { id: \core0.REG1_0, cond: 1, attrs: [ { value: \core0.REG1_0, width: 32 } ]}
	- { id: \core0.REG2_0, cond: 1, attrs: [ { value: \core0.REG2_0, width: 32 } ]}
	- { id: BOARD_CK, cond: 1, attrs: [ { value: BOARD_CK, width: 8 } ]}
	- { id: BOARD_CM, cond: 1, attrs: [ { value: BOARD_CM, width: 8 } ]}
	- { id: BOARD_ID, cond: 1, attrs: [ { value: BOARD_ID, width: 8 } ]}
	- { id: CLK, cond: 1, attrs: [ { value: CLK, width: 1 } ]}
	- { id: DACK, cond: 1, attrs: [ { value: DACK, width: 1 } ]}
	- { id: IADDR, cond: 1, attrs: [ { value: IADDR, width: 32 } ]}
	- { id: IHIT, cond: 1, attrs: [ { value: IHIT, width: 1 } ]}
	- { id: IHITACK, cond: 1, attrs: [ { value: IHITACK, width: 1 } ]}
	- { id: IRES, cond: 1, attrs: [ { value: IRES, width: 8 } ]}
	- { id: NXPC, cond: 1, attrs: [ { value: NXPC, width: 32 } ]}
	- { id: PC, cond: 1, attrs: [ { value: PC, width: 32 } ]}
	- { id: RES, cond: 1, attrs: [ { value: RES, width: 1 } ]}
	- { id: WHIT, cond: 1, attrs: [ { value: WHIT, width: 1 } ]}
	- { id: XCLK, cond: 1, attrs: [ { value: XCLK, width: 1 } ]}
	- { id: XRES, cond: 1, attrs: [ { value: XRES, width: 1 } ]}
	- { id: \core0.ALL0, cond: 1, attrs: [ { value: \core0.ALL0, width: 32 } ]}
	- { id: \core0.ALL1, cond: 1, attrs: [ { value: \core0.ALL1, width: 32 } ]}
	- { id: \core0.CDATA, cond: 1, attrs: [ { value: \core0.CDATA, width: 32 } ]}
	- { id: \core0.CLK, cond: 1, attrs: [ { value: \core0.CLK, width: 1 } ]}
	- { id: \core0.DPTR, cond: 1, attrs: [ { value: \core0.DPTR, width: 4 } ]}
	- { id: \core0.FCT3, cond: 1, attrs: [ { value: \core0.FCT3, width: 3 } ]}
	- { id: \core0.FCT7, cond: 1, attrs: [ { value: \core0.FCT7, width: 7 } ]}
	- { id: \core0.IADDR, cond: 1, attrs: [ { value: \core0.IADDR, width: 32 } ]}
	- { id: \core0.NXPC, cond: 1, attrs: [ { value: \core0.NXPC, width: 32 } ]}
	- { id: \core0.PC, cond: 1, attrs: [ { value: \core0.PC, width: 32 } ]}
	- { id: \core0.PCSIMM, cond: 1, attrs: [ { value: \core0.PCSIMM, width: 32 } ]}
	- { id: \core0.RES, cond: 1, attrs: [ { value: \core0.RES, width: 1 } ]}
	- { id: \core0.RESMODE, cond: 1, attrs: [ { value: \core0.RESMODE, width: 4 } ]}
	- { id: \core0.S1PTR, cond: 1, attrs: [ { value: \core0.S1PTR, width: 4 } ]}
	- { id: \core0.S2PTR, cond: 1, attrs: [ { value: \core0.S2PTR, width: 4 } ]}
	- { id: \core0.SIMM, cond: 1, attrs: [ { value: \core0.SIMM, width: 32 } ]}
	- { id: \core0.UIMM, cond: 1, attrs: [ { value: \core0.UIMM, width: 32 } ]}
	- { id: \core0.XAUIPC, cond: 1, attrs: [ { value: \core0.XAUIPC, width: 1 } ]}
	- { id: \core0.XBCC, cond: 1, attrs: [ { value: \core0.XBCC, width: 1 } ]}
	- { id: \core0.XIDATA, cond: 1, attrs: [ { value: \core0.XIDATA, width: 32 } ]}
	- { id: \core0.XJAL, cond: 1, attrs: [ { value: \core0.XJAL, width: 1 } ]}
	- { id: \core0.XJALR, cond: 1, attrs: [ { value: \core0.XJALR, width: 1 } ]}
	- { id: \core0.XLCC, cond: 1, attrs: [ { value: \core0.XLCC, width: 1 } ]}
	- { id: \core0.XLUI, cond: 1, attrs: [ { value: \core0.XLUI, width: 1 } ]}
	- { id: \core0.XMAC, cond: 1, attrs: [ { value: \core0.XMAC, width: 1 } ]}
	- { id: \core0.XMCC, cond: 1, attrs: [ { value: \core0.XMCC, width: 1 } ]}
	- { id: \core0.XRCC, cond: 1, attrs: [ { value: \core0.XRCC, width: 1 } ]}
	- { id: \core0.XRES, cond: 1, attrs: [ { value: \core0.XRES, width: 1 } ]}
	- { id: \core0.XSCC, cond: 1, attrs: [ { value: \core0.XSCC, width: 1 } ]}
	- { id: \core0.XSIMM, cond: 1, attrs: [ { value: \core0.XSIMM, width: 32 } ]}
	- { id: \core0.XUIMM, cond: 1, attrs: [ { value: \core0.XUIMM, width: 32 } ]}
	- { id: \core0.decode, cond: 1, attrs: [ { value: \core0.decode, width: 1 } ]}
	- { id: \core0.retire, cond: 1, attrs: [ { value: \core0.retire, width: 1 } ]}
	- { id: \uart0.CLK, cond: 1, attrs: [ { value: \uart0.CLK, width: 1 } ]}
	- { id: \uart0.RES, cond: 1, attrs: [ { value: \uart0.RES, width: 1 } ]}
  
	The contract checked is not satisfied!

	Time for base step: 161
	Time for induction step: 1437
	Time for generating invariant: 1598
	Time for checking: 15
The leakage ordering check is not satisfied

The contract checked is not satisfied
