# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../Desktop/pythonProject/pythonProject/divider_radix4.v" \
"../../../../../../Desktop/pythonProject/pythonProject/div_wrapper.v" \
"../../../../srt_verilog.srcs/sources_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
