{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651712053929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651712053934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 20:54:13 2022 " "Processing started: Wed May 04 20:54:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651712053934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712053934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Project5Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Project5Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712053934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651712054639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651712054639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16_sefunmi " "Found entity 1: decoder4to16_sefunmi" {  } { { "decoder4to16_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/decoder4to16_sefunmi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/hex_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonpressed.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonpressed.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonpressed " "Found entity 1: buttonpressed" {  } { { "buttonpressed.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/buttonpressed.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit_sefunmi " "Found entity 1: controlUnit_sefunmi" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputregister_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file outputregister_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputRegister_sefunmi " "Found entity 1: outputRegister_sefunmi" {  } { { "outputRegister_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/outputRegister_sefunmi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputregister_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file inputregister_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputRegister_sefunmi " "Found entity 1: inputRegister_sefunmi" {  } { { "inputRegister_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/inputRegister_sefunmi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shifter_sefunmi.v(16) " "Verilog HDL warning at shifter_sefunmi.v(16): extended using \"x\" or \"z\"" {  } { { "shifter_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/shifter_sefunmi.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651712064734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_sefunmi " "Found entity 1: shifter_sefunmi" {  } { { "shifter_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/shifter_sefunmi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_sefunmi.v(22) " "Verilog HDL warning at alu_sefunmi.v(22): extended using \"x\" or \"z\"" {  } { { "alu_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/alu_sefunmi.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651712064750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sefunmi " "Found entity 1: alu_sefunmi" {  } { { "alu_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/alu_sefunmi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seq_mult_sefunmi.v(22) " "Verilog HDL information at seq_mult_sefunmi.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "seq_mult_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/seq_mult_sefunmi.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_mult_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file seq_mult_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 seq_mult_sefunmi " "Found entity 1: seq_mult_sefunmi" {  } { { "seq_mult_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/seq_mult_sefunmi.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "functionUnit_sefunmi.v(18) " "Verilog HDL warning at functionUnit_sefunmi.v(18): extended using \"x\" or \"z\"" {  } { { "functionUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionunit_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file functionunit_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 functionUnit_sefunmi " "Found entity 1: functionUnit_sefunmi" {  } { { "functionUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project5top.v 1 1 " "Found 1 design units, including 1 entities, in source file project5top.v" { { "Info" "ISGN_ENTITY_NAME" "1 project5Top " "Found entity 1: project5Top" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_as_r shifter_sefunmi.v(12) " "Verilog HDL Implicit Net warning at shifter_sefunmi.v(12): created implicit net for \"a_as_r\"" {  } { { "shifter_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/shifter_sefunmi.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "functionUnit_sefunmi.v(12) " "Verilog HDL Instantiation warning at functionUnit_sefunmi.v(12): instance has no name" {  } { { "functionUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651712064767 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "functionUnit_sefunmi.v(13) " "Verilog HDL Instantiation warning at functionUnit_sefunmi.v(13): instance has no name" {  } { { "functionUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651712064767 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "functionUnit_sefunmi.v(14) " "Verilog HDL Instantiation warning at functionUnit_sefunmi.v(14): instance has no name" {  } { { "functionUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651712064767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project5Top " "Elaborating entity \"project5Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651712064808 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 project5Top.v(18) " "Output port \"HEX5\" at project5Top.v(18) has no driver" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651712064809 "|project5Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 project5Top.v(19) " "Output port \"HEX4\" at project5Top.v(19) has no driver" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651712064809 "|project5Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED project5Top.v(24) " "Output port \"LED\" at project5Top.v(24) has no driver" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651712064809 "|project5Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonpressed buttonpressed:EBP " "Elaborating entity \"buttonpressed\" for hierarchy \"buttonpressed:EBP\"" {  } { { "project5Top.v" "EBP" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit_sefunmi controlUnit_sefunmi:CU " "Elaborating entity \"controlUnit_sefunmi\" for hierarchy \"controlUnit_sefunmi:CU\"" {  } { { "project5Top.v" "CU" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 controlUnit_sefunmi.v(41) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(41): truncated value with size 32 to match size of target (5)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "events_in controlUnit_sefunmi.v(51) " "Verilog HDL Always Construct warning at controlUnit_sefunmi.v(51): variable \"events_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(51) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(51): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(52) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(52): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "events_in controlUnit_sefunmi.v(53) " "Verilog HDL Always Construct warning at controlUnit_sefunmi.v(53): variable \"events_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(53) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(53): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(54) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(54): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "events_in controlUnit_sefunmi.v(55) " "Verilog HDL Always Construct warning at controlUnit_sefunmi.v(55): variable \"events_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(55) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(55): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064815 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(56) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(56): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064815 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(57) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(57): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064815 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(58) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(58): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064815 "|project5Top|controlUnit_sefunmi:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputRegister_sefunmi inputRegister_sefunmi:REGO " "Elaborating entity \"inputRegister_sefunmi\" for hierarchy \"inputRegister_sefunmi:REGO\"" {  } { { "project5Top.v" "REGO" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "functionUnit_sefunmi functionUnit_sefunmi:FU " "Elaborating entity \"functionUnit_sefunmi\" for hierarchy \"functionUnit_sefunmi:FU\"" {  } { { "project5Top.v" "FU" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sefunmi functionUnit_sefunmi:FU\|alu_sefunmi:comb_3 " "Elaborating entity \"alu_sefunmi\" for hierarchy \"functionUnit_sefunmi:FU\|alu_sefunmi:comb_3\"" {  } { { "functionUnit_sefunmi.v" "comb_3" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_sefunmi.v(10) " "Verilog HDL assignment warning at alu_sefunmi.v(10): truncated value with size 32 to match size of target (8)" {  } { { "alu_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/alu_sefunmi.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064819 "|project5Top|functionUnit_sefunmi:FU|alu_sefunmi:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_sefunmi.v(11) " "Verilog HDL assignment warning at alu_sefunmi.v(11): truncated value with size 32 to match size of target (8)" {  } { { "alu_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/alu_sefunmi.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064819 "|project5Top|functionUnit_sefunmi:FU|alu_sefunmi:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_sefunmi functionUnit_sefunmi:FU\|shifter_sefunmi:comb_4 " "Elaborating entity \"shifter_sefunmi\" for hierarchy \"functionUnit_sefunmi:FU\|shifter_sefunmi:comb_4\"" {  } { { "functionUnit_sefunmi.v" "comb_4" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_mult_sefunmi functionUnit_sefunmi:FU\|seq_mult_sefunmi:comb_5 " "Elaborating entity \"seq_mult_sefunmi\" for hierarchy \"functionUnit_sefunmi:FU\|seq_mult_sefunmi:comb_5\"" {  } { { "functionUnit_sefunmi.v" "comb_5" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 seq_mult_sefunmi.v(34) " "Verilog HDL assignment warning at seq_mult_sefunmi.v(34): truncated value with size 32 to match size of target (5)" {  } { { "seq_mult_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/seq_mult_sefunmi.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064827 "|project5Top|functionUnit_sefunmi:FU|seq_mult_sefunmi:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:bit30 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:bit30\"" {  } { { "project5Top.v" "bit30" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16_sefunmi hex_display:bit30\|decoder4to16_sefunmi:DUT1 " "Elaborating entity \"decoder4to16_sefunmi\" for hierarchy \"hex_display:bit30\|decoder4to16_sefunmi:DUT1\"" {  } { { "hex_display.v" "DUT1" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/hex_display.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064827 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651712065525 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651712066384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651712066466 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651712066964 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/output_files/Project5Top.map.smsg " "Generated suppressed messages file C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/output_files/Project5Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712066997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651712067116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712067116 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651712067173 "|project5Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651712067173 "|project5Top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651712067173 "|project5Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651712067173 "|project5Top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651712067173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "393 " "Implemented 393 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651712067174 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651712067174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Implemented 326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651712067174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651712067174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651712067195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 20:54:27 2022 " "Processing ended: Wed May 04 20:54:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651712067195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651712067195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651712067195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712067195 ""}
