Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May  8 00:36:47 2024
| Host         : LAPTOP-H1BP50B7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1151 |
|    Minimum number of control sets                        |  1151 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   393 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1151 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |  1032 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    57 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             649 |          175 |
| No           | No                    | Yes                    |             129 |           42 |
| No           | Yes                   | No                     |             316 |           96 |
| Yes          | No                    | No                     |             499 |          129 |
| Yes          | No                    | Yes                    |              82 |           19 |
| Yes          | Yes                   | No                     |            8876 |         2999 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                 | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                               | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                               | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/rom_ptr_ff[4]_i_1_n_0                                                                                                                                            | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_done                                                                                                                                                     | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                            |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                         | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                            | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg234[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | enable_IBUF                                                                                                                                                                                                                                              | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/sin_data[7]_i_1_n_0                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg236[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg237[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg236[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg237[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg237[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg236[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg236[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg237[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg217[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg217[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg217[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg217[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg219[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg218[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg219[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg218[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg219[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg218[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg218[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg219[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg220[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg220[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg220[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg220[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg221[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg221[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg221[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg221[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg222[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg223[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg222[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg223[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg223[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg222[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg222[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg223[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg224[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg224[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg224[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg225[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg224[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg225[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg225[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg225[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg227[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg227[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg227[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg226[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg227[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg226[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg226[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg226[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg228[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg228[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg228[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg228[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg229[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg229[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg229[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg229[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg230[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg231[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg231[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg231[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg231[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg230[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg230[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg230[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg233[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg233[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg233[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg233[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg232[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg232[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg232[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg232[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg234[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg234[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg234[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg41[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg235[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg235[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg235[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg235[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg238[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg239[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg239[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg238[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg238[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg239[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg239[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg238[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg240[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg240[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg240[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg240[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg241[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg241[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg241[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg241[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg242[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg242[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg243[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg242[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg242[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg243[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg243[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg243[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg244[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg244[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg244[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg245[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg245[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg244[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg245[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg245[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg246[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg247[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg247[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg246[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg247[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg246[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg246[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg248[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg248[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg248[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg247[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg248[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg249[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg249[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg249[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg249[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg251[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg250[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg250[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg250[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg250[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg251[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg251[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg251[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg252[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg253[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg253[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg252[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg252[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg253[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg252[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg253[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg254[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg254[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg254[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg254[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg255[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg255[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg255[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg255[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg50[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg50[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg50[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg50[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg32[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg32[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg32[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg32[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg34[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg34[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg34[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg34[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg35[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg35[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg35[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg35[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg37[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg38[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg37[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg38[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg39[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg39[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg41[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg41[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg41[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg42[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg43[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg43[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg43[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg42[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg42[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg42[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg43[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg44[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg44[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg44[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg44[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg45[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg45[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg45[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg45[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg47[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg47[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg47[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg48[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg48[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg48[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg48[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg49[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg49[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg49[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg49[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg53[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg53[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg53[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg53[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg54[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg54[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg54[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg54[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg55[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg55[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg55[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg55[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg56[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg56[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg56[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg56[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg152[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg152[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg152[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg152[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg154[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg153[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg153[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg153[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg153[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg155[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg154[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg154[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg155[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg154[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg155[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg155[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg156[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg156[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg157[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg157[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg156[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg156[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg157[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg157[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg158[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg158[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg158[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg158[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg159[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg159[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg159[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg159[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg160[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg160[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg160[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg160[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg161[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg161[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg161[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg161[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg162[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg163[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg162[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg163[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg163[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg162[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg162[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg163[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg164[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg165[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg165[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg165[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg165[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg164[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg164[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg164[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg166[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg167[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg166[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg166[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg167[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg167[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg167[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg166[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg168[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg168[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg168[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg168[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg169[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg169[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg169[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg169[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg171[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg170[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg171[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg170[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg170[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg170[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg171[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg171[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg173[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg173[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg173[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg172[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg172[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg172[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg172[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg173[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg81[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg80[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg80[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg80[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg80[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg81[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg81[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg81[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg83[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg84[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg83[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg84[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg84[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg84[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg83[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg83[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg85[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg85[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg85[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg85[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg88[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg88[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg88[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg87[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg87[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg88[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg87[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg87[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg89[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg89[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg89[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg89[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg90[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg90[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg90[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg90[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg91[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg91[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg91[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg91[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg94[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg94[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg93[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg94[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg94[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg93[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg93[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg93[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg95[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg96[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg96[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg96[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg96[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg95[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg95[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg95[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg760_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg750_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg740_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg730_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg740_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg780_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg780_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg730_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg790_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg820_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg720_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg860_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg820_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg790_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg860_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg720_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg760_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg820_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg860_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg90_out[7]                                                                                                                                                                                     | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg90_out[15]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg90_out[31]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg920_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg760_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg920_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg920_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg990_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg90_out[23]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg920_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg990_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg860_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg820_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg990_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg740_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg720_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg990_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg750_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg750_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg760_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg790_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg730_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg740_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg730_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg790_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg750_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg780_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg780_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg98[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg98[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg97[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg98[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg97[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg97[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg98[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg97[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                           | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                           | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in__2[7]                                                                                                                                                                                         | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in__0[7]                                                                                                                                                                                         | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in__2[15]                                                                                                                                                                                        | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                            | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in__2[31]                                                                                                                                                                                        | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in__0[15]                                                                                                                                                                                        | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in__1[15]                                                                                                                                                                                        | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                           | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in__1[31]                                                                                                                                                                                        | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in__2[23]                                                                                                                                                                                        | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in__0[23]                                                                                                                                                                                        | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in__0[31]                                                                                                                                                                                        | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in__1[7]                                                                                                                                                                                         | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/p_1_in__1[23]                                                                                                                                                                                        | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1030_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1030_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1060_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1060_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1070_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1070_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1080_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1080_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1030_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1070_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1080_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1080_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1060_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1090_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1090_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1090_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1090_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg10_out[7]                                                                                                                                                                                     | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg10_out[15]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1030_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1070_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1060_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1200_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1200_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg120_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg120_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg120_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1140_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg10_out[23]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1150_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1140_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1200_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1140_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1180_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1160_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1190_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg120_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1210_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1100_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1110_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1130_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1100_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1160_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1170_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1170_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1180_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1180_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1180_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1100_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1110_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1110_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1140_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1150_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1190_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1120_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1200_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1100_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1120_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1130_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1150_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg10_out[31]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1130_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1160_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1190_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1120_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1110_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1130_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1120_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1150_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1160_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1170_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1170_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1190_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1320_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1230_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1220_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1240_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1280_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1320_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1330_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1280_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1230_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1230_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1250_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1290_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1260_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1270_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1300_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1300_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1310_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1310_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1330_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1240_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1280_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1320_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1260_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1320_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1330_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1220_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1210_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1240_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1290_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1270_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1300_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1310_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1330_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1290_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1240_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1290_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1230_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1260_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1280_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1260_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1270_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1250_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1210_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1270_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1210_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1220_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1300_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1250_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1220_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1250_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1310_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1420_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1340_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1400_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1400_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1430_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1430_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1440_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1400_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1450_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1450_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1390_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1380_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1350_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1340_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1430_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1350_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1360_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1440_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1440_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1450_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1450_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1430_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1350_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1420_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1460_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1460_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1460_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1360_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1440_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1410_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1340_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1390_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1410_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1380_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1370_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1370_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1340_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1400_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1420_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1390_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1410_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1360_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1350_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1370_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1370_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1380_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1360_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1380_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1390_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1410_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1420_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1880_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1900_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1480_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1920_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg150_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1940_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1970_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1870_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1970_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1930_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1970_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2000_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2000_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg150_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg150_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1480_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1930_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1890_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1490_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1490_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1870_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1870_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1880_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1900_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1470_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1890_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1920_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1920_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg150_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1930_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1970_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1470_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1890_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1940_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1480_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1470_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1490_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1880_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1880_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1900_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1900_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1920_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1890_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1930_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1940_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1480_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1940_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1460_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1490_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1870_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg1470_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg260_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg360_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2020_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2000_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg310_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2000_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2020_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2060_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg280_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2060_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg330_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2010_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2050_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg30_out[7]                                                                                                                                                                                     | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg30_out[15]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg310_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2010_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg260_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2040_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2060_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg280_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2040_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg280_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg30_out[31]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg310_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg260_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2010_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg310_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg330_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2030_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2050_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg330_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2040_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2030_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg360_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2050_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2030_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg360_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg400_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg30_out[23]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg360_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg400_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2010_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg280_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2020_out[23]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2030_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg260_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2040_out[7]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2060_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2020_out[31]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg330_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg2050_out[15]                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg630_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg460_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg400_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg630_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg510_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg520_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg570_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg600_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg640_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg520_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg590_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg600_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg610_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg590_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg640_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg520_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg610_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg590_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg570_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg510_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg580_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg520_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg620_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg640_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg640_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg610_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg510_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg600_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg650_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg650_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg650_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg620_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg650_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg660_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg460_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg570_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg590_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg600_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg610_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg510_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg580_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg400_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg620_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg630_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg460_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg570_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg580_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg580_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg460_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg620_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg630_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg70_out[15]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg680_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg700_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg700_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg670_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg690_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg670_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg680_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg700_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg670_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg680_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg70_out[7]                                                                                                                                                                                     | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg710_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg710_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg690_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg700_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg690_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg70_out[23]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg70_out[31]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg710_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg710_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg680_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg720_out[7]                                                                                                                                                                                    | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg660_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg660_out[31]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg690_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg660_out[15]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg670_out[23]                                                                                                                                                                                   | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg175[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg175[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg174[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg175[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg174[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg174[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg174[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg175[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg177[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg176[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg177[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg176[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg176[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg177[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg177[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg176[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg178[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg178[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg178[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg178[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg179[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg179[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg179[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg179[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg181[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg181[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg180[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg181[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg180[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg181[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg180[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg180[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg183[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg183[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg182[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg182[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg183[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg183[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg182[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg182[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg185[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg185[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg184[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg184[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg184[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg184[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg185[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg185[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg186[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg186[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg186[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg186[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg191[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg191[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg191[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg191[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg195[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg195[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg195[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg195[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg196[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg196[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg196[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg196[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg198[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg199[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg198[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg198[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg199[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg198[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg199[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg199[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg208[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg207[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg208[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg207[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg208[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg207[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg207[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg208[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg209[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg209[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg209[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg209[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg210[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg210[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg210[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg210[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg211[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg211[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg211[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg211[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg213[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg212[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg212[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg212[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg212[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg214[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg214[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg214[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg213[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg213[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg214[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg213[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg215[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg215[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg215[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg215[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg100[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg100[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg100[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg100[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg102[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg101[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg102[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg101[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg101[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg102[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg102[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg101[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg104[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg104[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg104[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg104[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg105[7]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg105[31]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg105[15]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg105[23]_i_1_n_0                                                                                                                                                                               | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                         | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                           | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                           | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                               |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             27 |         2.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |                9 |             28 |         3.11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                                                                         | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                                                                    | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                                                                  | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                                                                                                       |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                                | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |               32 |             32 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0                                                                                                                                                   | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_rd                                                                                                                                                    | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |         3.09 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                         | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |               15 |             37 |         2.47 |
|  design_1_i/clk_wiz/inst/clk_out1       | enable_IBUF                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             43 |         4.30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             63 |         2.62 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                                                                    | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                         | design_1_i/SINE_RAM_0/U0/SINE_RAM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |               24 |             80 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |               31 |            118 |         3.81 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              180 |            707 |         3.93 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


