$date
	Wed Jun 28 12:26:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module m1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#1
1%
#2
0%
1$
#3
1%
#4
0%
0$
1#
#5
1%
#6
0%
1$
#7
1%
#8
1!
0%
0$
0#
1"
#9
1%
#10
0%
1$
#11
1%
#12
0%
0$
1#
#13
1%
#14
0%
1$
#15
1%
#16
0!
0%
0$
0#
0"
1'
#17
1%
#18
0%
1$
#19
1%
#20
1!
0%
0$
1#
#21
1%
#22
0%
1$
#23
1%
#24
0!
0%
0$
0#
1"
#25
1%
#26
0%
1$
#27
1%
#28
1!
0%
0$
1#
#29
1%
#30
0%
1$
#31
1%
#32
0!
0%
0$
0#
0"
0'
1&
#33
1%
#34
1!
0%
1$
#35
1%
#36
0!
0%
0$
1#
#37
1%
#38
1!
0%
1$
#39
1%
#40
0!
0%
0$
0#
1"
#41
1%
#42
1!
0%
1$
#43
1%
#44
0!
0%
0$
1#
#45
1%
#46
1!
0%
1$
#47
1%
#48
0!
0%
0$
0#
0"
#49
1%
#50
1!
0%
1$
#51
1%
#52
0!
0%
0$
1#
#53
1%
#54
1!
0%
1$
#55
1%
#56
0!
0%
0$
0#
1"
#57
1%
#58
1!
0%
1$
#59
1%
#60
0!
0%
0$
1#
#61
1%
#62
1!
0%
1$
#63
1%
