

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'
================================================================
* Date:           Fri Apr 19 10:54:43 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3  |       27|       27|         2|          1|          1|    27|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    106|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|    223|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_184_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln17_fu_205_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln18_1_fu_285_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln18_fu_251_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln19_fu_279_p2         |         +|   0|  0|   9|           2|           1|
    |and_ln17_fu_237_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_178_p2        |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln18_fu_211_p2        |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln19_fu_231_p2        |      icmp|   0|  0|   9|           2|           2|
    |or_ln18_fu_257_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln17_1_fu_243_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln17_fu_217_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln18_1_fu_271_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln18_2_fu_291_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln18_fu_263_p3      |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln17_fu_225_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 106|          36|          29|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_f_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten10_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |ap_sig_allocacmp_kh_load                |   9|          2|    2|          4|
    |ap_sig_allocacmp_kw_load                |   9|          2|    2|          4|
    |f_fu_124                                |   9|          2|    2|          4|
    |indvar_flatten10_fu_128                 |   9|          2|    5|         10|
    |indvar_flatten_fu_120                   |   9|          2|    4|          8|
    |kh_fu_116                               |   9|          2|    2|          4|
    |kw_fu_112                               |   9|          2|    2|          4|
    |wt_blk_n_R                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   33|         66|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |f_fu_124                 |  2|   0|    2|          0|
    |indvar_flatten10_fu_128  |  5|   0|    5|          0|
    |indvar_flatten_fu_120    |  4|   0|    4|          0|
    |kh_fu_116                |  2|   0|    2|          0|
    |kw_fu_112                |  2|   0|    2|          0|
    |select_ln17_1_reg_529    |  2|   0|    2|          0|
    |select_ln18_1_reg_537    |  2|   0|    2|          0|
    |select_ln18_reg_533      |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 24|   0|   24|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3|  return value|
|m_axi_wt_AWVALID            |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWREADY            |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWADDR             |  out|   64|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWID               |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWLEN              |  out|   32|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWSIZE             |  out|    3|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWBURST            |  out|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWLOCK             |  out|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWCACHE            |  out|    4|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWPROT             |  out|    3|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWQOS              |  out|    4|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWREGION           |  out|    4|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWUSER             |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WVALID             |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WREADY             |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WDATA              |  out|   16|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WSTRB              |  out|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WLAST              |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WID                |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WUSER              |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARVALID            |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARREADY            |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARADDR             |  out|   64|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARID               |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARLEN              |  out|   32|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARSIZE             |  out|    3|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARBURST            |  out|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARLOCK             |  out|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARCACHE            |  out|    4|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARPROT             |  out|    3|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARQOS              |  out|    4|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARREGION           |  out|    4|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARUSER             |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RVALID             |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RREADY             |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RDATA              |   in|   16|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RLAST              |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RID                |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RFIFONUM           |   in|   10|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RUSER              |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RRESP              |   in|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_BVALID             |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_BREADY             |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_BRESP              |   in|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_BID                |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_BUSER              |   in|    1|       m_axi|                                                                  wt|       pointer|
|sext_ln17_5                 |   in|   63|     ap_none|                                                         sext_ln17_5|        scalar|
|weight_buf3x3_0_0_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_0_0|       pointer|
|weight_buf3x3_0_0_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_0_0|       pointer|
|weight_buf3x3_0_0_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_0_1|       pointer|
|weight_buf3x3_0_0_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_0_1|       pointer|
|weight_buf3x3_0_0_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_0_2|       pointer|
|weight_buf3x3_0_0_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_0_2|       pointer|
|weight_buf3x3_0_1_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_1_0|       pointer|
|weight_buf3x3_0_1_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_1_0|       pointer|
|weight_buf3x3_0_1_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_1_1|       pointer|
|weight_buf3x3_0_1_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_1_1|       pointer|
|weight_buf3x3_0_1_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_1_2|       pointer|
|weight_buf3x3_0_1_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_1_2|       pointer|
|weight_buf3x3_0_2_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_2_0|       pointer|
|weight_buf3x3_0_2_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_2_0|       pointer|
|weight_buf3x3_0_2_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_2_1|       pointer|
|weight_buf3x3_0_2_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_2_1|       pointer|
|weight_buf3x3_0_2_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_2_2|       pointer|
|weight_buf3x3_0_2_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_2_2|       pointer|
|weight_buf3x3_1_0_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_0_0|       pointer|
|weight_buf3x3_1_0_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_0_0|       pointer|
|weight_buf3x3_1_0_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_0_1|       pointer|
|weight_buf3x3_1_0_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_0_1|       pointer|
|weight_buf3x3_1_0_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_0_2|       pointer|
|weight_buf3x3_1_0_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_0_2|       pointer|
|weight_buf3x3_1_1_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_1_0|       pointer|
|weight_buf3x3_1_1_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_1_0|       pointer|
|weight_buf3x3_1_1_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_1_1|       pointer|
|weight_buf3x3_1_1_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_1_1|       pointer|
|weight_buf3x3_1_1_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_1_2|       pointer|
|weight_buf3x3_1_1_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_1_2|       pointer|
|weight_buf3x3_1_2_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_2_0|       pointer|
|weight_buf3x3_1_2_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_2_0|       pointer|
|weight_buf3x3_1_2_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_2_1|       pointer|
|weight_buf3x3_1_2_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_2_1|       pointer|
|weight_buf3x3_1_2_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_2_2|       pointer|
|weight_buf3x3_1_2_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_2_2|       pointer|
|weight_buf3x3_2_0_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_0_0|       pointer|
|weight_buf3x3_2_0_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_0_0|       pointer|
|weight_buf3x3_2_0_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_0_1|       pointer|
|weight_buf3x3_2_0_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_0_1|       pointer|
|weight_buf3x3_2_0_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_0_2|       pointer|
|weight_buf3x3_2_0_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_0_2|       pointer|
|weight_buf3x3_2_1_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_1_0|       pointer|
|weight_buf3x3_2_1_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_1_0|       pointer|
|weight_buf3x3_2_1_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_1_1|       pointer|
|weight_buf3x3_2_1_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_1_1|       pointer|
|weight_buf3x3_2_1_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_1_2|       pointer|
|weight_buf3x3_2_1_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_1_2|       pointer|
|weight_buf3x3_2_2_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_2_0|       pointer|
|weight_buf3x3_2_2_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_2_0|       pointer|
|weight_buf3x3_2_2_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_2_1|       pointer|
|weight_buf3x3_2_2_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_2_1|       pointer|
|weight_buf3x3_2_2_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_2_2|       pointer|
|weight_buf3x3_2_2_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_2_2|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

