# Digital VLSI SoC Design and Planning Program - Sky130 Detailed Notes

## Day 1: Inception of open-source EDA, OpenLANE, and Sky130 PDK
- Overview of open-source EDA tools  
- Introduction to Sky130 process design kit (PDK)  
- Setting up environment and basic RTL flow  

## Day 2: Floorplanning and Library Cells
- Good vs bad floorplan concepts  
- Library binding and cell placement strategies  
- Power grid and planning considerations  

## Day 3: Cell Design and Characterization
- Magic layout editing basics  
- Ngspice for cell characterization and simulation  
- CMOS inverter design and timing characterization  

## Day 4: Pre-layout Timing and Clock Tree
- Timing modeling with delay tables  
- Clock tree synthesis using TritonCTS  
- Timing analysis using OpenTimer/OpenSTA  

## Day 5: Final Steps for RTL2GDS Flow
- Routing and DRC checks  
- Power distribution network design  
- Final GDSII generation using OpenROAD tools  

## Common Issues and Troubleshooting
- Tool crashes and environment fixes  
- Timing violations and fixes  
- Power planning challenges  


