set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property PACKAGE_PIN R4 [get_ports {clk[0]}]
set_property PACKAGE_PIN U3 [get_ports {d[3]}]
set_property PACKAGE_PIN T4 [get_ports {d[2]}]
set_property PACKAGE_PIN V3 [get_ports {d[1]}]
set_property PACKAGE_PIN V4 [get_ports {d[0]}]
set_property PACKAGE_PIN W4 [get_ports {nct[0]}]
set_property PACKAGE_PIN Y4 [get_ports {nld[0]}]
set_property PACKAGE_PIN Y6 [get_ports {ud[0]}]
set_property PACKAGE_PIN R1 [get_ports {rco[0]}]
set_property PACKAGE_PIN P2 [get_ports {q[3]}]
set_property PACKAGE_PIN P1 [get_ports {q[2]}]
set_property PACKAGE_PIN N2 [get_ports {q[1]}]
set_property PACKAGE_PIN M1 [get_ports {q[0]}]
set_property PACKAGE_PIN M2 [get_ports {max_min[0]}]
set_property PULLTYPE PULLDOWN [get_ports {d[3]}]
set_property PULLTYPE PULLDOWN [get_ports {d[2]}]
set_property PULLTYPE PULLDOWN [get_ports {d[1]}]
set_property PULLTYPE PULLDOWN [get_ports {d[0]}]
set_property PULLTYPE PULLDOWN [get_ports {nct[0]}]
set_property PULLTYPE PULLDOWN [get_ports {nld[0]}]
set_property PULLTYPE PULLDOWN [get_ports {ud[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_IBUF[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports {clk[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {d[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {d[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {d[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {d[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {max_min[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nct[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nld[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {q[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {q[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {q[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {q[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rco[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ud[0]}]
set_property OFFCHIP_TERM NONE [get_ports max_min[0]]
