{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761843642489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761843642493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 13:00:42 2025 " "Processing started: Thu Oct 30 13:00:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761843642493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761843642493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bonus -c Bonus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bonus -c Bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761843642493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761843642913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761843642913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intergrationcompnbits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file intergrationcompnbits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 intergrationCompNBits " "Found entity 1: intergrationCompNBits" {  } { { "intergrationCompNBits.bdf" "" { Schematic "C:/Users/niave/Downloads/New folder/intergrationCompNBits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761843649688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761843649688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compnbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compnbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompNBits-rtl " "Found design unit 1: CompNBits-rtl" {  } { { "CompNBits.vhd" "" { Text "C:/Users/niave/Downloads/New folder/CompNBits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761843650036 ""} { "Info" "ISGN_ENTITY_NAME" "1 CompNBits " "Found entity 1: CompNBits" {  } { { "CompNBits.vhd" "" { Text "C:/Users/niave/Downloads/New folder/CompNBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761843650036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761843650036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "celluletype.vhd 2 1 " "Found 2 design units, including 1 entities, in source file celluletype.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CelluleType-CelluleType_arch " "Found design unit 1: CelluleType-CelluleType_arch" {  } { { "CelluleType.vhd" "" { Text "C:/Users/niave/Downloads/New folder/CelluleType.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761843650039 ""} { "Info" "ISGN_ENTITY_NAME" "1 CelluleType " "Found entity 1: CelluleType" {  } { { "CelluleType.vhd" "" { Text "C:/Users/niave/Downloads/New folder/CelluleType.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761843650039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761843650039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "intergrationCompNBits " "Elaborating entity \"intergrationCompNBits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761843650067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompNBits CompNBits:inst " "Elaborating entity \"CompNBits\" for hierarchy \"CompNBits:inst\"" {  } { { "intergrationCompNBits.bdf" "inst" { Schematic "C:/Users/niave/Downloads/New folder/intergrationCompNBits.bdf" { { 104 416 584 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761843650069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CelluleType CompNBits:inst\|CelluleType:\\gen_cells:0:cell_inst " "Elaborating entity \"CelluleType\" for hierarchy \"CompNBits:inst\|CelluleType:\\gen_cells:0:cell_inst\"" {  } { { "CompNBits.vhd" "\\gen_cells:0:cell_inst" { Text "C:/Users/niave/Downloads/New folder/CompNBits.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761843650070 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "intergrationCompNBits.bdf" "" { Schematic "C:/Users/niave/Downloads/New folder/intergrationCompNBits.bdf" { { 240 584 760 256 "HEX2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761843650352 "|intergrationCompNBits|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "intergrationCompNBits.bdf" "" { Schematic "C:/Users/niave/Downloads/New folder/intergrationCompNBits.bdf" { { 240 584 760 256 "HEX2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761843650352 "|intergrationCompNBits|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "intergrationCompNBits.bdf" "" { Schematic "C:/Users/niave/Downloads/New folder/intergrationCompNBits.bdf" { { 240 584 760 256 "HEX2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761843650352 "|intergrationCompNBits|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "intergrationCompNBits.bdf" "" { Schematic "C:/Users/niave/Downloads/New folder/intergrationCompNBits.bdf" { { 240 584 760 256 "HEX2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761843650352 "|intergrationCompNBits|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "intergrationCompNBits.bdf" "" { Schematic "C:/Users/niave/Downloads/New folder/intergrationCompNBits.bdf" { { 240 584 760 256 "HEX2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761843650352 "|intergrationCompNBits|HEX2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761843650352 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761843650397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761843650690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761843650690 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "intergrationCompNBits.bdf" "" { Schematic "C:/Users/niave/Downloads/New folder/intergrationCompNBits.bdf" { { 120 80 248 136 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761843650710 "|intergrationCompNBits|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "intergrationCompNBits.bdf" "" { Schematic "C:/Users/niave/Downloads/New folder/intergrationCompNBits.bdf" { { 120 80 248 136 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761843650710 "|intergrationCompNBits|SW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761843650710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761843650710 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761843650710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761843650710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761843650710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761843650726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 13:00:50 2025 " "Processing ended: Thu Oct 30 13:00:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761843650726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761843650726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761843650726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761843650726 ""}
