{
  "Top": "os_pfb",
  "RtlTop": "os_pfb",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu28dr",
    "Package": "-ffvg1517",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_dataflow -default_channel=fifo",
      "config_dataflow -fifo_depth=1",
      "config_dataflow -strict_mode=warning"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "3443",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "os_pfb",
    "Version": "1.0",
    "DisplayName": "Os_pfb",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/os_pfb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/be.vhd",
      "impl\/vhdl\/fft_os_pfb_config_s.vhd",
      "impl\/vhdl\/fifo_w8_d1_A.vhd",
      "impl\/vhdl\/fifo_w64_d1_A.vhd",
      "impl\/vhdl\/os_pfb_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/os_pfb_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/os_pfb_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/polyphase_filter.vhd",
      "impl\/vhdl\/polyphase_filter_filter_state_M_real.vhd",
      "impl\/vhdl\/polyphase_filter_h.vhd",
      "impl\/vhdl\/polyphase_filter_shift_states.vhd",
      "impl\/vhdl\/polyphase_filter_temp_M_real.vhd",
      "impl\/vhdl\/start_for_be_U0.vhd",
      "impl\/vhdl\/start_for_fft_os_pfb_config_U0.vhd",
      "impl\/vhdl\/os_pfb.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/be.v",
      "impl\/verilog\/fft_os_pfb_config_s.v",
      "impl\/verilog\/fifo_w8_d1_A.v",
      "impl\/verilog\/fifo_w64_d1_A.v",
      "impl\/verilog\/os_pfb_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/os_pfb_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/os_pfb_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/polyphase_filter.v",
      "impl\/verilog\/polyphase_filter_filter_state_M_real.v",
      "impl\/verilog\/polyphase_filter_filter_state_M_real_ram.dat",
      "impl\/verilog\/polyphase_filter_h.v",
      "impl\/verilog\/polyphase_filter_h_rom.dat",
      "impl\/verilog\/polyphase_filter_shift_states.v",
      "impl\/verilog\/polyphase_filter_shift_states_rom.dat",
      "impl\/verilog\/polyphase_filter_temp_M_real.v",
      "impl\/verilog\/start_for_be_U0.v",
      "impl\/verilog\/start_for_fft_os_pfb_config_U0.v",
      "impl\/verilog\/os_pfb.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/fft_os_pfb_config_s_core_ip.tcl",
      "impl\/misc\/os_pfb_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/os_pfb_ap_faddfsub_2_full_dsp_32_ip.tcl",
      "impl\/misc\/os_pfb_ap_fmul_0_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/jpsmith\/git-repos\/oversampled-pfb\/hls\/os_pfb_prj\/sol1\/.autopilot\/db\/os_pfb.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "fft_os_pfb_config_s_core",
        "vlnv": "xilinx.com:ip:xfft",
        "params": "CONFIG.aclken true CONFIG.aresetn true CONFIG.butterfly_type use_luts CONFIG.channels 1 CONFIG.complex_mult_type use_mults_resources CONFIG.cyclic_prefix_insertion 0 CONFIG.data_format floating_point CONFIG.implementation_options pipelined_streaming_io CONFIG.input_width 32 CONFIG.memory_options_data block_ram CONFIG.memory_options_hybrid 0 CONFIG.memory_options_phase_factors block_ram CONFIG.memory_options_reorder block_ram CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors 0 CONFIG.output_ordering natural_order CONFIG.ovflo 1 CONFIG.phase_factor_width 24 CONFIG.rounding_modes truncation CONFIG.run_time_configurable_transform_length 0 CONFIG.scaling_options scaled CONFIG.target_clock_frequency 100 CONFIG.throttle_scheme nonrealtime CONFIG.transform_length 32 CONFIG.xk_index 0"
      },
      {
        "name": "os_pfb_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name os_pfb_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "os_pfb_ap_faddfsub_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name os_pfb_ap_faddfsub_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "os_pfb_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name os_pfb_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_r out_r ovflow",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "complex",
          "Width": "64",
          "Element": {
            "Type": "real float",
            "Width": "32"
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "complex",
          "Width": "64",
          "Element": {
            "Type": "real float",
            "Width": "32"
          }
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TLAST": "1"
      }
    },
    "ovflow": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "ovflow",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "null",
          "Width": "1",
          "Bits": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    }
  },
  "RtlPorts": {
    "in_r_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ovflow_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "ovflow_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "ovflow_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "in_r": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "out_data": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "out_last_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "ovflow": {
      "interfaceRef": "ovflow",
      "dir": "out",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "os_pfb",
      "Instances": [
        {
          "ModuleName": "polyphase_filter",
          "InstanceName": "polyphase_filter_U0"
        },
        {
          "ModuleName": "be",
          "InstanceName": "be_U0"
        },
        {
          "ModuleName": "fft_os_pfb_config_s",
          "InstanceName": "fft_os_pfb_config_U0"
        }
      ]
    },
    "Metrics": {
      "polyphase_filter": {
        "Latency": {
          "LatencyBest": "3443",
          "LatencyAvg": "3443",
          "LatencyWorst": "3443",
          "PipelineII": "3443",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.419"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "8",
            "Latency": "3344",
            "PipelineII": "",
            "PipelineDepth": "418",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "32",
                "Latency": "416",
                "PipelineII": "",
                "PipelineDepth": "13"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "32",
            "Latency": "64",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "5",
          "DSP48E": "16",
          "FF": "1512",
          "LUT": "1591",
          "URAM": "0"
        }
      },
      "fft_os_pfb_config_s": {
        "Latency": {
          "LatencyBest": "179",
          "LatencyAvg": "179",
          "LatencyWorst": "179",
          "PipelineII": "179",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.000"
        },
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "0",
          "FF": "7060",
          "LUT": "5301",
          "URAM": "0"
        }
      },
      "be": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.838"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "64",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "175",
          "LUT": "234",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "os_pfb": {
        "Latency": {
          "LatencyBest": "3443",
          "LatencyAvg": "3443",
          "LatencyWorst": "3443",
          "PipelineII": "3444",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "BRAM_18K": "7",
          "DSP48E": "16",
          "FF": "8767",
          "LUT": "7320",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "os_pfb",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-10-25 14:57:27 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
