
---------- Begin Simulation Statistics ----------
final_tick                                65324575500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147824                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682904                       # Number of bytes of host memory used
host_op_rate                                   161767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   676.48                       # Real time elapsed on the host
host_tick_rate                               96565348                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109432182                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065325                       # Number of seconds simulated
sim_ticks                                 65324575500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.090849                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8691081                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9866043                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142531                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16333307                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300044                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434123                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134079                       # Number of indirect misses.
system.cpu.branchPred.lookups                20395869                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050744                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1065                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109432182                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.306492                       # CPI: cycles per instruction
system.cpu.discardedOps                        690637                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49584810                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17138059                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9893267                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        14572218                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.765409                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        130649151                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955498     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646501     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534235     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109432182                       # Class of committed instruction
system.cpu.tickCycles                       116076933                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   112                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83753                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       722711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          463                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1446837                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            470                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37359                       # Transaction distribution
system.membus.trans_dist::CleanEvict              213                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7369                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       129933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 129933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5346496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5346496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46181                       # Request fanout histogram
system.membus.respLayer1.occupancy          247755000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           243650500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            685194                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        87757                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668501                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38936                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38935                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668899                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16295                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2006299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       164667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2170966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     85593600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6760192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               92353792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38006                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2390976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           762136                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000669                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026212                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 761633     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    496      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             762136                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1442317500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          82847495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1003348999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               668386                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9557                       # number of demand (read+write) hits
system.l2.demand_hits::total                   677943                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668386                       # number of overall hits
system.l2.overall_hits::.cpu.data                9557                       # number of overall hits
system.l2.overall_hits::total                  677943                       # number of overall hits
system.l2.demand_misses::.cpu.inst                513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45674                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46187                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               513                       # number of overall misses
system.l2.overall_misses::.cpu.data             45674                       # number of overall misses
system.l2.overall_misses::total                 46187                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39226500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3791852500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3831079000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39226500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3791852500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3831079000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            55231                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               724130                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           55231                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              724130                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.826963                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063783                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.826963                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063783                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76464.912281                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83019.934755                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82947.127980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76464.912281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83019.934755                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82947.127980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37359                       # number of writebacks
system.l2.writebacks::total                     37359                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46181                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46181                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34042000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3334845500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3368887500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34042000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3334845500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3368887500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.826873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063774                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.826873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063774                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66488.281250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73022.082813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72949.643793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66488.281250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73022.082813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72949.643793                       # average overall mshr miss latency
system.l2.replacements                          38006                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50398                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50398                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668490                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668490                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668490                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668490                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   124                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3176584500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3176584500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81845.421519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81845.421519                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2788474500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2788474500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71845.679171                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71845.679171                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668386                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668386                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39226500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39226500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76464.912281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76464.912281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34042000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34042000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66488.281250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66488.281250                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9433                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9433                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    615268000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    615268000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.421111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.421111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89663.071991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89663.071991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    546371000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    546371000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.420804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.420804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79680.764183                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79680.764183                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7998.608055                       # Cycle average of tags in use
system.l2.tags.total_refs                     1446765                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46198                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.316615                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.976180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        46.125718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7948.506157                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976393                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          465                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3454                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11620662                       # Number of tag accesses
system.l2.tags.data_accesses                 11620662                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2922816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2955584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2390976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2390976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           45669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37359                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37359                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            501618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44742977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45244596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       501618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           501618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       36601478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36601478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       36601478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           501618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44742977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             81846073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     37359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001989048500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2095                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2095                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              145836                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35254                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46181                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37359                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46181                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37359                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2292                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    605956000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  230800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1471456000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13127.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31877.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26376                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25253                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46181                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37359                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.712985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.300406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   160.985963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14352     45.05%     45.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11470     36.00%     81.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3024      9.49%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1126      3.53%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1013      3.18%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          297      0.93%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          223      0.70%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          166      0.52%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          188      0.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.025776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.104594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    164.785491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2093     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2095                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.818138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.800538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              274     13.08%     13.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      1.48%     14.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1594     76.09%     90.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              194      9.26%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2095                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2954240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2389056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2955584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2390976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        45.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   65324531000                       # Total gap between requests
system.mem_ctrls.avgGap                     781955.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2921472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2389056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 501618.261568343500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44722403.132952623069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36572086.105634167790                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        45669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        37359                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13079250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1458376750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1469987456500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25545.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31933.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39347612.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            113711640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             60439170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           165305280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           96971940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5156214960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18055200870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9880257600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33528101460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.254027                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25510218250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2181140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37633217250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            113768760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             60465735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           164277120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97885440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5156214960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17716029210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10165875840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33474517065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.433748                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  26254780250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2181140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36888655250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     65324575500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27659578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27659578                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27659578                       # number of overall hits
system.cpu.icache.overall_hits::total        27659578                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668899                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668899                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668899                       # number of overall misses
system.cpu.icache.overall_misses::total        668899                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8729541000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8729541000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8729541000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8729541000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28328477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28328477                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28328477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28328477                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023612                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023612                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023612                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023612                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13050.611527                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13050.611527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13050.611527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13050.611527                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668501                       # number of writebacks
system.cpu.icache.writebacks::total            668501                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668899                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668899                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668899                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668899                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8060642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8060642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8060642000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8060642000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023612                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023612                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023612                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023612                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12050.611527                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12050.611527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12050.611527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12050.611527                       # average overall mshr miss latency
system.cpu.icache.replacements                 668501                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27659578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27659578                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668899                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668899                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8729541000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8729541000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28328477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28328477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13050.611527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13050.611527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668899                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668899                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8060642000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8060642000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023612                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023612                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12050.611527                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12050.611527                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.677155                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28328477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668899                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.350903                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.677155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57325853                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57325853                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34815610                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34815610                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34818937                       # number of overall hits
system.cpu.dcache.overall_hits::total        34818937                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        75061                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          75061                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        75099                       # number of overall misses
system.cpu.dcache.overall_misses::total         75099                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5199969000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5199969000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5199969000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5199969000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34890671                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34890671                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34894036                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34894036                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002152                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002152                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69276.575052                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69276.575052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69241.521192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69241.521192                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50398                       # number of writebacks
system.cpu.dcache.writebacks::total             50398                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19862                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19862                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        55199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        55231                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55231                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3973564000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3973564000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3975060000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3975060000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71986.159170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71986.159170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71971.537723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71971.537723                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54206                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20571905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20571905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    808994000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    808994000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20591394                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20591394                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41510.287855                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41510.287855                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    737275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    737275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45334.501629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45334.501629                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14243705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14243705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4390975000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4390975000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299277                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299277                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79014.161808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79014.161808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16636                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16636                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38936                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38936                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3236289000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3236289000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83118.168276                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83118.168276                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3327                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3327                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011293                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011293                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1496000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1496000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009510                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009510                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        46750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        46750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.455763                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35052327                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55230                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            634.660999                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.455763                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          485                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70199622                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70199622                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65324575500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
