// Seed: 81374203
module module_0 (
    output tri   id_0,
    output uwire id_1,
    input  tri0  id_2
);
  assign id_0 = id_2 ? id_2 : 1 ? 1'd0 : id_2 - id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7,
    input tri1 id_8,
    output tri0 id_9,
    input wor id_10,
    input uwire id_11,
    input wand id_12,
    output tri1 id_13,
    output wire id_14,
    input supply0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    output supply1 id_18,
    input uwire id_19
);
  assign id_2 = 1;
  wire id_21;
  wire id_22;
  module_0(
      id_2, id_9, id_8
  );
  assign id_13 = 1;
  wire id_23;
  wire id_24;
  assign id_18 = ~1;
endmodule
