Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 26 19:01:20 2025
| Host         : DESKTOP-SEAP0O1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file inter_spartan_timing_summary_routed.rpt -pb inter_spartan_timing_summary_routed.pb -rpx inter_spartan_timing_summary_routed.rpx -warn_on_violation
| Design       : inter_spartan
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (5607)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (5607)
---------------------------------
 There are 5607 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.700        0.000                      0                11074        0.052        0.000                      0                11074        2.000        0.000                       0                  5613  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock_i                 {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          7.700        0.000                      0                11074        0.132        0.000                      0                11074        9.500        0.000                       0                  5609  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        7.701        0.000                      0                11074        0.132        0.000                      0                11074        9.500        0.000                       0                  5609  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          7.700        0.000                      0                11074        0.052        0.000                      0                11074  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        7.700        0.000                      0                11074        0.052        0.000                      0                11074  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 cpt_0/cpt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ascon_0/U3/UTag/data_s_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.820ns  (logic 2.075ns (17.555%)  route 9.745ns (82.445%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 18.602 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.037    -0.679    cpt_0/clock_i
    SLICE_X110Y125       FDRE                                         r  cpt_0/cpt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  cpt_0/cpt_s_reg[1]/Q
                         net (fo=390, routed)         3.273     3.050    cpt_s[1]
    SLICE_X85Y107        LUT6 (Prop_lut6_I2_O)        0.124     3.174 r  ascon_0_i_559/O
                         net (fo=1, routed)           0.000     3.174    ascon_0_i_559_n_0
    SLICE_X85Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     3.386 r  ascon_0_i_216/O
                         net (fo=1, routed)           1.085     4.471    ascon_0_i_216_n_0
    SLICE_X93Y108        LUT5 (Prop_lut5_I2_O)        0.299     4.770 r  ascon_0_i_51/O
                         net (fo=1, routed)           1.167     5.937    ascon_0/U3/xor_begin/data_i[13]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.150     6.087 r  ascon_0/U3/xor_begin/state_o[0][13]_INST_0/O
                         net (fo=5, routed)           0.933     7.020    ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/sbox_i[4]
    SLICE_X94Y121        LUT5 (Prop_lut5_I4_O)        0.328     7.348 r  ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/g0_b1/O
                         net (fo=3, routed)           1.399     8.747    ascon_0/U3/Pl_instance/Pl_in_i[3][13]
    SLICE_X89Y123        LUT3 (Prop_lut3_I2_O)        0.152     8.899 r  ascon_0/U3/Pl_instance/Pl_out_o[3][60]_INST_0/O
                         net (fo=1, routed)           1.192    10.091    ascon_0/U3/xor_end/state_i[3][60]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.354    10.445 r  ascon_0/U3/xor_end/state_o[3][60]_INST_0/O
                         net (fo=2, routed)           0.696    11.141    ascon_0/U3/UTag/data_i[124]
    SLICE_X101Y129       FDCE                                         r  ascon_0/U3/UTag/data_s_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.771    18.602    ascon_0/U3/UTag/clock_i
    SLICE_X101Y129       FDCE                                         r  ascon_0/U3/UTag/data_s_reg[124]/C
                         clock pessimism              0.584    19.187    
                         clock uncertainty           -0.080    19.107    
    SLICE_X101Y129       FDCE (Setup_fdce_C_D)       -0.266    18.841    ascon_0/U3/UTag/data_s_reg[124]
  -------------------------------------------------------------------
                         required time                         18.841    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 cpt_0/cpt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ascon_0/U3/state_register_instance/data_s_reg[3][60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 2.075ns (17.835%)  route 9.559ns (82.165%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 18.602 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.037    -0.679    cpt_0/clock_i
    SLICE_X110Y125       FDRE                                         r  cpt_0/cpt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  cpt_0/cpt_s_reg[1]/Q
                         net (fo=390, routed)         3.273     3.050    cpt_s[1]
    SLICE_X85Y107        LUT6 (Prop_lut6_I2_O)        0.124     3.174 r  ascon_0_i_559/O
                         net (fo=1, routed)           0.000     3.174    ascon_0_i_559_n_0
    SLICE_X85Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     3.386 r  ascon_0_i_216/O
                         net (fo=1, routed)           1.085     4.471    ascon_0_i_216_n_0
    SLICE_X93Y108        LUT5 (Prop_lut5_I2_O)        0.299     4.770 r  ascon_0_i_51/O
                         net (fo=1, routed)           1.167     5.937    ascon_0/U3/xor_begin/data_i[13]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.150     6.087 r  ascon_0/U3/xor_begin/state_o[0][13]_INST_0/O
                         net (fo=5, routed)           0.933     7.020    ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/sbox_i[4]
    SLICE_X94Y121        LUT5 (Prop_lut5_I4_O)        0.328     7.348 r  ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/g0_b1/O
                         net (fo=3, routed)           1.399     8.747    ascon_0/U3/Pl_instance/Pl_in_i[3][13]
    SLICE_X89Y123        LUT3 (Prop_lut3_I2_O)        0.152     8.899 r  ascon_0/U3/Pl_instance/Pl_out_o[3][60]_INST_0/O
                         net (fo=1, routed)           1.192    10.091    ascon_0/U3/xor_end/state_i[3][60]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.354    10.445 r  ascon_0/U3/xor_end/state_o[3][60]_INST_0/O
                         net (fo=2, routed)           0.511    10.955    ascon_0/U3/state_register_instance/data_i[3][60]
    SLICE_X94Y129        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[3][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.771    18.602    ascon_0/U3/state_register_instance/clock_i
    SLICE_X94Y129        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[3][60]/C
                         clock pessimism              0.584    19.187    
                         clock uncertainty           -0.080    19.107    
    SLICE_X94Y129        FDCE (Setup_fdce_C_D)       -0.236    18.871    ascon_0/U3/state_register_instance/data_s_reg[3][60]
  -------------------------------------------------------------------
                         required time                         18.871    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[644]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 0.580ns (4.879%)  route 11.308ns (95.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)       11.308    11.011    fsm_uart_0/cipher_reg_0/init_i
    SLICE_X82Y139        LUT3 (Prop_lut3_I1_O)        0.124    11.135 r  fsm_uart_0/cipher_reg_0/cipher_s[644]_i_1/O
                         net (fo=1, routed)           0.000    11.135    fsm_uart_0/cipher_reg_0/p_0_in[644]
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[644]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.718    18.549    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[644]/C
                         clock pessimism              0.584    19.134    
                         clock uncertainty           -0.080    19.054    
    SLICE_X82Y139        FDCE (Setup_fdce_C_D)        0.077    19.131    fsm_uart_0/cipher_reg_0/cipher_s_reg[644]
  -------------------------------------------------------------------
                         required time                         19.131    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[645]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.914ns  (logic 0.606ns (5.086%)  route 11.308ns (94.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)       11.308    11.011    fsm_uart_0/cipher_reg_0/init_i
    SLICE_X82Y139        LUT3 (Prop_lut3_I1_O)        0.150    11.161 r  fsm_uart_0/cipher_reg_0/cipher_s[645]_i_1/O
                         net (fo=1, routed)           0.000    11.161    fsm_uart_0/cipher_reg_0/p_0_in[645]
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[645]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.718    18.549    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[645]/C
                         clock pessimism              0.584    19.134    
                         clock uncertainty           -0.080    19.054    
    SLICE_X82Y139        FDCE (Setup_fdce_C_D)        0.118    19.172    fsm_uart_0/cipher_reg_0/cipher_s_reg[645]
  -------------------------------------------------------------------
                         required time                         19.172    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 cpt_0/cpt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ascon_0/U3/state_register_instance/data_s_reg[4][53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.605ns  (logic 2.046ns (17.630%)  route 9.559ns (82.370%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.037    -0.679    cpt_0/clock_i
    SLICE_X110Y125       FDRE                                         r  cpt_0/cpt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  cpt_0/cpt_s_reg[1]/Q
                         net (fo=390, routed)         2.913     2.689    cpt_s[1]
    SLICE_X94Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.813 r  ascon_0_i_318/O
                         net (fo=1, routed)           0.000     2.813    ascon_0_i_318_n_0
    SLICE_X94Y105        MUXF7 (Prop_muxf7_I1_O)      0.214     3.027 r  ascon_0_i_95/O
                         net (fo=1, routed)           1.100     4.128    ascon_0_i_95_n_0
    SLICE_X88Y110        LUT5 (Prop_lut5_I0_O)        0.297     4.425 r  ascon_0_i_11/O
                         net (fo=1, routed)           1.291     5.715    ascon_0/U3/xor_begin/data_i[53]
    SLICE_X88Y121        LUT3 (Prop_lut3_I0_O)        0.154     5.869 r  ascon_0/U3/xor_begin/state_o[0][53]_INST_0/O
                         net (fo=5, routed)           0.954     6.824    ascon_0/U3/Ps_instance/generate_sbox[53].sbox_u/sbox_i[4]
    SLICE_X87Y128        LUT4 (Prop_lut4_I3_O)        0.327     7.151 r  ascon_0/U3/Ps_instance/generate_sbox[53].sbox_u/g0_b0/O
                         net (fo=3, routed)           1.231     8.382    ascon_0/U3/Pl_instance/Pl_in_i[4][53]
    SLICE_X96Y128        LUT3 (Prop_lut3_I1_O)        0.146     8.528 r  ascon_0/U3/Pl_instance/Pl_out_o[4][53]_INST_0/O
                         net (fo=1, routed)           0.833     9.361    ascon_0/U3/xor_end/state_i[4][53]
    SLICE_X96Y129        LUT3 (Prop_lut3_I1_O)        0.328     9.689 r  ascon_0/U3/xor_end/state_o[4][53]_INST_0/O
                         net (fo=2, routed)           1.237    10.926    ascon_0/U3/state_register_instance/data_i[4][53]
    SLICE_X80Y127        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[4][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.705    18.536    ascon_0/U3/state_register_instance/clock_i
    SLICE_X80Y127        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[4][53]/C
                         clock pessimism              0.584    19.121    
                         clock uncertainty           -0.080    19.041    
    SLICE_X80Y127        FDCE (Setup_fdce_C_D)       -0.058    18.983    ascon_0/U3/state_register_instance/data_s_reg[4][53]
  -------------------------------------------------------------------
                         required time                         18.983    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ascon_0/U3/UTag/data_s_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/tag_reg_0/tag_s_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.679    -0.552    ascon_0/U3/UTag/clock_i
    SLICE_X91Y120        FDCE                                         r  ascon_0/U3/UTag/data_s_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  ascon_0/U3/UTag/data_s_reg[81]/Q
                         net (fo=1, routed)           0.087    -0.324    fsm_uart_0/tag_reg_0/tag_i[81]
    SLICE_X90Y120        LUT3 (Prop_lut3_I0_O)        0.048    -0.276 r  fsm_uart_0/tag_reg_0/tag_s[81]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    fsm_uart_0/tag_reg_0/p_0_in[81]
    SLICE_X90Y120        FDCE                                         r  fsm_uart_0/tag_reg_0/tag_s_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.951    -0.789    fsm_uart_0/tag_reg_0/clock_i
    SLICE_X90Y120        FDCE                                         r  fsm_uart_0/tag_reg_0/tag_s_reg[81]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X90Y120        FDCE (Hold_fdce_C_D)         0.131    -0.408    fsm_uart_0/tag_reg_0/tag_s_reg[81]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1440]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.690    -0.541    u_ascon_reg/clock_i
    SLICE_X105Y145       FDCE                                         r  u_ascon_reg/wave_s_reg[1440]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y145       FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  u_ascon_reg/wave_s_reg[1440]/Q
                         net (fo=1, routed)           0.087    -0.313    fsm_uart_0/cipher_reg_0/cipher_i[1440]
    SLICE_X104Y145       LUT3 (Prop_lut3_I0_O)        0.045    -0.268 r  fsm_uart_0/cipher_reg_0/cipher_s[1440]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    fsm_uart_0/cipher_reg_0/p_0_in[1440]
    SLICE_X104Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.965    -0.775    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X104Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]/C
                         clock pessimism              0.247    -0.528    
    SLICE_X104Y145       FDCE (Hold_fdce_C_D)         0.120    -0.408    fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[600]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[608]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.688    -0.543    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X97Y140        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[600]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y140        FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[600]/Q
                         net (fo=1, routed)           0.087    -0.315    fsm_uart_0/cipher_reg_0/cipher_s[600]
    SLICE_X96Y140        LUT3 (Prop_lut3_I2_O)        0.045    -0.270 r  fsm_uart_0/cipher_reg_0/cipher_s[608]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    fsm_uart_0/cipher_reg_0/p_0_in[608]
    SLICE_X96Y140        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[608]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.962    -0.778    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X96Y140        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[608]/C
                         clock pessimism              0.248    -0.530    
    SLICE_X96Y140        FDCE (Hold_fdce_C_D)         0.120    -0.410    fsm_uart_0/cipher_reg_0/cipher_s_reg[608]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[664]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[672]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.689    -0.542    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X99Y141        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[664]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[664]/Q
                         net (fo=1, routed)           0.087    -0.314    fsm_uart_0/cipher_reg_0/cipher_s[664]
    SLICE_X98Y141        LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  fsm_uart_0/cipher_reg_0/cipher_s[672]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    fsm_uart_0/cipher_reg_0/p_0_in[672]
    SLICE_X98Y141        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[672]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.963    -0.777    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X98Y141        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[672]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X98Y141        FDCE (Hold_fdce_C_D)         0.120    -0.409    fsm_uart_0/cipher_reg_0/cipher_s_reg[672]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[992]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[992]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.690    -0.541    u_ascon_reg/clock_i
    SLICE_X103Y144       FDCE                                         r  u_ascon_reg/wave_s_reg[992]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  u_ascon_reg/wave_s_reg[992]/Q
                         net (fo=2, routed)           0.092    -0.308    fsm_uart_0/cipher_reg_0/cipher_i[992]
    SLICE_X102Y144       LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  fsm_uart_0/cipher_reg_0/cipher_s[992]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    fsm_uart_0/cipher_reg_0/p_0_in[992]
    SLICE_X102Y144       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[992]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.964    -0.776    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X102Y144       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[992]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X102Y144       FDCE (Hold_fdce_C_D)         0.121    -0.407    fsm_uart_0/cipher_reg_0/cipher_s_reg[992]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1026]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.689    -0.542    u_ascon_reg/clock_i
    SLICE_X91Y147        FDCE                                         r  u_ascon_reg/wave_s_reg[1026]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  u_ascon_reg/wave_s_reg[1026]/Q
                         net (fo=2, routed)           0.098    -0.303    fsm_uart_0/cipher_reg_0/cipher_i[1026]
    SLICE_X90Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.258 r  fsm_uart_0/cipher_reg_0/cipher_s[1026]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    fsm_uart_0/cipher_reg_0/p_0_in[1026]
    SLICE_X90Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.963    -0.777    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X90Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X90Y147        FDCE (Hold_fdce_C_D)         0.120    -0.409    fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1128]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.691    -0.540    u_ascon_reg/clock_i
    SLICE_X99Y147        FDCE                                         r  u_ascon_reg/wave_s_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y147        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u_ascon_reg/wave_s_reg[1128]/Q
                         net (fo=2, routed)           0.098    -0.301    fsm_uart_0/cipher_reg_0/cipher_i[1128]
    SLICE_X98Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  fsm_uart_0/cipher_reg_0/cipher_s[1128]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    fsm_uart_0/cipher_reg_0/p_0_in[1128]
    SLICE_X98Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.965    -0.775    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X98Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X98Y147        FDCE (Hold_fdce_C_D)         0.120    -0.407    fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[190]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.711    -0.520    u_ascon_reg/clock_i
    SLICE_X109Y132       FDCE                                         r  u_ascon_reg/wave_s_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  u_ascon_reg/wave_s_reg[190]/Q
                         net (fo=2, routed)           0.098    -0.281    fsm_uart_0/cipher_reg_0/cipher_i[190]
    SLICE_X108Y132       LUT3 (Prop_lut3_I0_O)        0.045    -0.236 r  fsm_uart_0/cipher_reg_0/cipher_s[190]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    fsm_uart_0/cipher_reg_0/p_0_in[190]
    SLICE_X108Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.983    -0.757    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X108Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[190]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X108Y132       FDCE (Hold_fdce_C_D)         0.120    -0.387    fsm_uart_0/cipher_reg_0/cipher_s_reg[190]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1050]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.688    -0.543    u_ascon_reg/clock_i
    SLICE_X93Y145        FDCE                                         r  u_ascon_reg/wave_s_reg[1050]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ascon_reg/wave_s_reg[1050]/Q
                         net (fo=2, routed)           0.098    -0.304    fsm_uart_0/cipher_reg_0/cipher_i[1050]
    SLICE_X92Y145        LUT3 (Prop_lut3_I0_O)        0.045    -0.259 r  fsm_uart_0/cipher_reg_0/cipher_s[1050]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    fsm_uart_0/cipher_reg_0/p_0_in[1050]
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.962    -0.778    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/C
                         clock pessimism              0.248    -0.530    
    SLICE_X92Y145        FDCE (Hold_fdce_C_D)         0.120    -0.410    fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1092]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.665    -0.566    u_ascon_reg/clock_i
    SLICE_X83Y144        FDCE                                         r  u_ascon_reg/wave_s_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  u_ascon_reg/wave_s_reg[1092]/Q
                         net (fo=2, routed)           0.098    -0.327    fsm_uart_0/cipher_reg_0/cipher_i[1092]
    SLICE_X82Y144        LUT3 (Prop_lut3_I0_O)        0.045    -0.282 r  fsm_uart_0/cipher_reg_0/cipher_s[1092]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    fsm_uart_0/cipher_reg_0/p_0_in[1092]
    SLICE_X82Y144        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.938    -0.802    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y144        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X82Y144        FDCE (Hold_fdce_C_D)         0.120    -0.433    fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_wiz_50/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X108Y129   ascon_0/U0/FSM_onehot_Ep_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X108Y128   ascon_0/U0/FSM_onehot_Ep_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X106Y126   ascon_0/U0/FSM_onehot_Ep_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X108Y129   ascon_0/U0/FSM_onehot_Ep_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X108Y129   ascon_0/U0/FSM_onehot_Ep_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y128   ascon_0/U0/FSM_onehot_Ep_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y128   ascon_0/U0/FSM_onehot_Ep_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X108Y129   ascon_0/U0/FSM_onehot_Ep_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X108Y129   ascon_0/U0/FSM_onehot_Ep_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y128   ascon_0/U0/FSM_onehot_Ep_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y128   ascon_0/U0/FSM_onehot_Ep_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_wiz_50/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 cpt_0/cpt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ascon_0/U3/UTag/data_s_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.820ns  (logic 2.075ns (17.555%)  route 9.745ns (82.445%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 18.602 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.037    -0.679    cpt_0/clock_i
    SLICE_X110Y125       FDRE                                         r  cpt_0/cpt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  cpt_0/cpt_s_reg[1]/Q
                         net (fo=390, routed)         3.273     3.050    cpt_s[1]
    SLICE_X85Y107        LUT6 (Prop_lut6_I2_O)        0.124     3.174 r  ascon_0_i_559/O
                         net (fo=1, routed)           0.000     3.174    ascon_0_i_559_n_0
    SLICE_X85Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     3.386 r  ascon_0_i_216/O
                         net (fo=1, routed)           1.085     4.471    ascon_0_i_216_n_0
    SLICE_X93Y108        LUT5 (Prop_lut5_I2_O)        0.299     4.770 r  ascon_0_i_51/O
                         net (fo=1, routed)           1.167     5.937    ascon_0/U3/xor_begin/data_i[13]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.150     6.087 r  ascon_0/U3/xor_begin/state_o[0][13]_INST_0/O
                         net (fo=5, routed)           0.933     7.020    ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/sbox_i[4]
    SLICE_X94Y121        LUT5 (Prop_lut5_I4_O)        0.328     7.348 r  ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/g0_b1/O
                         net (fo=3, routed)           1.399     8.747    ascon_0/U3/Pl_instance/Pl_in_i[3][13]
    SLICE_X89Y123        LUT3 (Prop_lut3_I2_O)        0.152     8.899 r  ascon_0/U3/Pl_instance/Pl_out_o[3][60]_INST_0/O
                         net (fo=1, routed)           1.192    10.091    ascon_0/U3/xor_end/state_i[3][60]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.354    10.445 r  ascon_0/U3/xor_end/state_o[3][60]_INST_0/O
                         net (fo=2, routed)           0.696    11.141    ascon_0/U3/UTag/data_i[124]
    SLICE_X101Y129       FDCE                                         r  ascon_0/U3/UTag/data_s_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.771    18.602    ascon_0/U3/UTag/clock_i
    SLICE_X101Y129       FDCE                                         r  ascon_0/U3/UTag/data_s_reg[124]/C
                         clock pessimism              0.584    19.187    
                         clock uncertainty           -0.079    19.108    
    SLICE_X101Y129       FDCE (Setup_fdce_C_D)       -0.266    18.842    ascon_0/U3/UTag/data_s_reg[124]
  -------------------------------------------------------------------
                         required time                         18.842    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.917ns  (required time - arrival time)
  Source:                 cpt_0/cpt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ascon_0/U3/state_register_instance/data_s_reg[3][60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 2.075ns (17.835%)  route 9.559ns (82.165%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 18.602 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.037    -0.679    cpt_0/clock_i
    SLICE_X110Y125       FDRE                                         r  cpt_0/cpt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  cpt_0/cpt_s_reg[1]/Q
                         net (fo=390, routed)         3.273     3.050    cpt_s[1]
    SLICE_X85Y107        LUT6 (Prop_lut6_I2_O)        0.124     3.174 r  ascon_0_i_559/O
                         net (fo=1, routed)           0.000     3.174    ascon_0_i_559_n_0
    SLICE_X85Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     3.386 r  ascon_0_i_216/O
                         net (fo=1, routed)           1.085     4.471    ascon_0_i_216_n_0
    SLICE_X93Y108        LUT5 (Prop_lut5_I2_O)        0.299     4.770 r  ascon_0_i_51/O
                         net (fo=1, routed)           1.167     5.937    ascon_0/U3/xor_begin/data_i[13]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.150     6.087 r  ascon_0/U3/xor_begin/state_o[0][13]_INST_0/O
                         net (fo=5, routed)           0.933     7.020    ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/sbox_i[4]
    SLICE_X94Y121        LUT5 (Prop_lut5_I4_O)        0.328     7.348 r  ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/g0_b1/O
                         net (fo=3, routed)           1.399     8.747    ascon_0/U3/Pl_instance/Pl_in_i[3][13]
    SLICE_X89Y123        LUT3 (Prop_lut3_I2_O)        0.152     8.899 r  ascon_0/U3/Pl_instance/Pl_out_o[3][60]_INST_0/O
                         net (fo=1, routed)           1.192    10.091    ascon_0/U3/xor_end/state_i[3][60]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.354    10.445 r  ascon_0/U3/xor_end/state_o[3][60]_INST_0/O
                         net (fo=2, routed)           0.511    10.955    ascon_0/U3/state_register_instance/data_i[3][60]
    SLICE_X94Y129        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[3][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.771    18.602    ascon_0/U3/state_register_instance/clock_i
    SLICE_X94Y129        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[3][60]/C
                         clock pessimism              0.584    19.187    
                         clock uncertainty           -0.079    19.108    
    SLICE_X94Y129        FDCE (Setup_fdce_C_D)       -0.236    18.872    ascon_0/U3/state_register_instance/data_s_reg[3][60]
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  7.917    

Slack (MET) :             7.997ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[644]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 0.580ns (4.879%)  route 11.308ns (95.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)       11.308    11.011    fsm_uart_0/cipher_reg_0/init_i
    SLICE_X82Y139        LUT3 (Prop_lut3_I1_O)        0.124    11.135 r  fsm_uart_0/cipher_reg_0/cipher_s[644]_i_1/O
                         net (fo=1, routed)           0.000    11.135    fsm_uart_0/cipher_reg_0/p_0_in[644]
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[644]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.718    18.549    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[644]/C
                         clock pessimism              0.584    19.134    
                         clock uncertainty           -0.079    19.055    
    SLICE_X82Y139        FDCE (Setup_fdce_C_D)        0.077    19.132    fsm_uart_0/cipher_reg_0/cipher_s_reg[644]
  -------------------------------------------------------------------
                         required time                         19.132    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  7.997    

Slack (MET) :             8.012ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[645]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.914ns  (logic 0.606ns (5.086%)  route 11.308ns (94.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)       11.308    11.011    fsm_uart_0/cipher_reg_0/init_i
    SLICE_X82Y139        LUT3 (Prop_lut3_I1_O)        0.150    11.161 r  fsm_uart_0/cipher_reg_0/cipher_s[645]_i_1/O
                         net (fo=1, routed)           0.000    11.161    fsm_uart_0/cipher_reg_0/p_0_in[645]
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[645]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.718    18.549    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[645]/C
                         clock pessimism              0.584    19.134    
                         clock uncertainty           -0.079    19.055    
    SLICE_X82Y139        FDCE (Setup_fdce_C_D)        0.118    19.173    fsm_uart_0/cipher_reg_0/cipher_s_reg[645]
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  8.012    

Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 cpt_0/cpt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ascon_0/U3/state_register_instance/data_s_reg[4][53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.605ns  (logic 2.046ns (17.630%)  route 9.559ns (82.370%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.037    -0.679    cpt_0/clock_i
    SLICE_X110Y125       FDRE                                         r  cpt_0/cpt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  cpt_0/cpt_s_reg[1]/Q
                         net (fo=390, routed)         2.913     2.689    cpt_s[1]
    SLICE_X94Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.813 r  ascon_0_i_318/O
                         net (fo=1, routed)           0.000     2.813    ascon_0_i_318_n_0
    SLICE_X94Y105        MUXF7 (Prop_muxf7_I1_O)      0.214     3.027 r  ascon_0_i_95/O
                         net (fo=1, routed)           1.100     4.128    ascon_0_i_95_n_0
    SLICE_X88Y110        LUT5 (Prop_lut5_I0_O)        0.297     4.425 r  ascon_0_i_11/O
                         net (fo=1, routed)           1.291     5.715    ascon_0/U3/xor_begin/data_i[53]
    SLICE_X88Y121        LUT3 (Prop_lut3_I0_O)        0.154     5.869 r  ascon_0/U3/xor_begin/state_o[0][53]_INST_0/O
                         net (fo=5, routed)           0.954     6.824    ascon_0/U3/Ps_instance/generate_sbox[53].sbox_u/sbox_i[4]
    SLICE_X87Y128        LUT4 (Prop_lut4_I3_O)        0.327     7.151 r  ascon_0/U3/Ps_instance/generate_sbox[53].sbox_u/g0_b0/O
                         net (fo=3, routed)           1.231     8.382    ascon_0/U3/Pl_instance/Pl_in_i[4][53]
    SLICE_X96Y128        LUT3 (Prop_lut3_I1_O)        0.146     8.528 r  ascon_0/U3/Pl_instance/Pl_out_o[4][53]_INST_0/O
                         net (fo=1, routed)           0.833     9.361    ascon_0/U3/xor_end/state_i[4][53]
    SLICE_X96Y129        LUT3 (Prop_lut3_I1_O)        0.328     9.689 r  ascon_0/U3/xor_end/state_o[4][53]_INST_0/O
                         net (fo=2, routed)           1.237    10.926    ascon_0/U3/state_register_instance/data_i[4][53]
    SLICE_X80Y127        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[4][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.705    18.536    ascon_0/U3/state_register_instance/clock_i
    SLICE_X80Y127        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[4][53]/C
                         clock pessimism              0.584    19.121    
                         clock uncertainty           -0.079    19.042    
    SLICE_X80Y127        FDCE (Setup_fdce_C_D)       -0.058    18.984    ascon_0/U3/state_register_instance/data_s_reg[4][53]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  8.058    

Slack (MET) :             8.064ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.079    19.117    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.948    fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]
  -------------------------------------------------------------------
                         required time                         18.948    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.064    

Slack (MET) :             8.064ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.079    19.117    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.948    fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]
  -------------------------------------------------------------------
                         required time                         18.948    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.064    

Slack (MET) :             8.064ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.079    19.117    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.948    fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]
  -------------------------------------------------------------------
                         required time                         18.948    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.064    

Slack (MET) :             8.064ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.079    19.117    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.948    fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]
  -------------------------------------------------------------------
                         required time                         18.948    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.064    

Slack (MET) :             8.064ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.079    19.117    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.948    fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]
  -------------------------------------------------------------------
                         required time                         18.948    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ascon_0/U3/UTag/data_s_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/tag_reg_0/tag_s_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.679    -0.552    ascon_0/U3/UTag/clock_i
    SLICE_X91Y120        FDCE                                         r  ascon_0/U3/UTag/data_s_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  ascon_0/U3/UTag/data_s_reg[81]/Q
                         net (fo=1, routed)           0.087    -0.324    fsm_uart_0/tag_reg_0/tag_i[81]
    SLICE_X90Y120        LUT3 (Prop_lut3_I0_O)        0.048    -0.276 r  fsm_uart_0/tag_reg_0/tag_s[81]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    fsm_uart_0/tag_reg_0/p_0_in[81]
    SLICE_X90Y120        FDCE                                         r  fsm_uart_0/tag_reg_0/tag_s_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.951    -0.789    fsm_uart_0/tag_reg_0/clock_i
    SLICE_X90Y120        FDCE                                         r  fsm_uart_0/tag_reg_0/tag_s_reg[81]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X90Y120        FDCE (Hold_fdce_C_D)         0.131    -0.408    fsm_uart_0/tag_reg_0/tag_s_reg[81]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1440]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.690    -0.541    u_ascon_reg/clock_i
    SLICE_X105Y145       FDCE                                         r  u_ascon_reg/wave_s_reg[1440]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y145       FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  u_ascon_reg/wave_s_reg[1440]/Q
                         net (fo=1, routed)           0.087    -0.313    fsm_uart_0/cipher_reg_0/cipher_i[1440]
    SLICE_X104Y145       LUT3 (Prop_lut3_I0_O)        0.045    -0.268 r  fsm_uart_0/cipher_reg_0/cipher_s[1440]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    fsm_uart_0/cipher_reg_0/p_0_in[1440]
    SLICE_X104Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.965    -0.775    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X104Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]/C
                         clock pessimism              0.247    -0.528    
    SLICE_X104Y145       FDCE (Hold_fdce_C_D)         0.120    -0.408    fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[600]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[608]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.688    -0.543    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X97Y140        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[600]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y140        FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[600]/Q
                         net (fo=1, routed)           0.087    -0.315    fsm_uart_0/cipher_reg_0/cipher_s[600]
    SLICE_X96Y140        LUT3 (Prop_lut3_I2_O)        0.045    -0.270 r  fsm_uart_0/cipher_reg_0/cipher_s[608]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    fsm_uart_0/cipher_reg_0/p_0_in[608]
    SLICE_X96Y140        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[608]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.962    -0.778    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X96Y140        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[608]/C
                         clock pessimism              0.248    -0.530    
    SLICE_X96Y140        FDCE (Hold_fdce_C_D)         0.120    -0.410    fsm_uart_0/cipher_reg_0/cipher_s_reg[608]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[664]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[672]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.689    -0.542    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X99Y141        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[664]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[664]/Q
                         net (fo=1, routed)           0.087    -0.314    fsm_uart_0/cipher_reg_0/cipher_s[664]
    SLICE_X98Y141        LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  fsm_uart_0/cipher_reg_0/cipher_s[672]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    fsm_uart_0/cipher_reg_0/p_0_in[672]
    SLICE_X98Y141        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[672]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.963    -0.777    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X98Y141        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[672]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X98Y141        FDCE (Hold_fdce_C_D)         0.120    -0.409    fsm_uart_0/cipher_reg_0/cipher_s_reg[672]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[992]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[992]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.690    -0.541    u_ascon_reg/clock_i
    SLICE_X103Y144       FDCE                                         r  u_ascon_reg/wave_s_reg[992]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  u_ascon_reg/wave_s_reg[992]/Q
                         net (fo=2, routed)           0.092    -0.308    fsm_uart_0/cipher_reg_0/cipher_i[992]
    SLICE_X102Y144       LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  fsm_uart_0/cipher_reg_0/cipher_s[992]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    fsm_uart_0/cipher_reg_0/p_0_in[992]
    SLICE_X102Y144       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[992]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.964    -0.776    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X102Y144       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[992]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X102Y144       FDCE (Hold_fdce_C_D)         0.121    -0.407    fsm_uart_0/cipher_reg_0/cipher_s_reg[992]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1026]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.689    -0.542    u_ascon_reg/clock_i
    SLICE_X91Y147        FDCE                                         r  u_ascon_reg/wave_s_reg[1026]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  u_ascon_reg/wave_s_reg[1026]/Q
                         net (fo=2, routed)           0.098    -0.303    fsm_uart_0/cipher_reg_0/cipher_i[1026]
    SLICE_X90Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.258 r  fsm_uart_0/cipher_reg_0/cipher_s[1026]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    fsm_uart_0/cipher_reg_0/p_0_in[1026]
    SLICE_X90Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.963    -0.777    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X90Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X90Y147        FDCE (Hold_fdce_C_D)         0.120    -0.409    fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1128]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.691    -0.540    u_ascon_reg/clock_i
    SLICE_X99Y147        FDCE                                         r  u_ascon_reg/wave_s_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y147        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u_ascon_reg/wave_s_reg[1128]/Q
                         net (fo=2, routed)           0.098    -0.301    fsm_uart_0/cipher_reg_0/cipher_i[1128]
    SLICE_X98Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  fsm_uart_0/cipher_reg_0/cipher_s[1128]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    fsm_uart_0/cipher_reg_0/p_0_in[1128]
    SLICE_X98Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.965    -0.775    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X98Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X98Y147        FDCE (Hold_fdce_C_D)         0.120    -0.407    fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[190]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.711    -0.520    u_ascon_reg/clock_i
    SLICE_X109Y132       FDCE                                         r  u_ascon_reg/wave_s_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  u_ascon_reg/wave_s_reg[190]/Q
                         net (fo=2, routed)           0.098    -0.281    fsm_uart_0/cipher_reg_0/cipher_i[190]
    SLICE_X108Y132       LUT3 (Prop_lut3_I0_O)        0.045    -0.236 r  fsm_uart_0/cipher_reg_0/cipher_s[190]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    fsm_uart_0/cipher_reg_0/p_0_in[190]
    SLICE_X108Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.983    -0.757    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X108Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[190]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X108Y132       FDCE (Hold_fdce_C_D)         0.120    -0.387    fsm_uart_0/cipher_reg_0/cipher_s_reg[190]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1050]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.688    -0.543    u_ascon_reg/clock_i
    SLICE_X93Y145        FDCE                                         r  u_ascon_reg/wave_s_reg[1050]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ascon_reg/wave_s_reg[1050]/Q
                         net (fo=2, routed)           0.098    -0.304    fsm_uart_0/cipher_reg_0/cipher_i[1050]
    SLICE_X92Y145        LUT3 (Prop_lut3_I0_O)        0.045    -0.259 r  fsm_uart_0/cipher_reg_0/cipher_s[1050]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    fsm_uart_0/cipher_reg_0/p_0_in[1050]
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.962    -0.778    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/C
                         clock pessimism              0.248    -0.530    
    SLICE_X92Y145        FDCE (Hold_fdce_C_D)         0.120    -0.410    fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1092]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.665    -0.566    u_ascon_reg/clock_i
    SLICE_X83Y144        FDCE                                         r  u_ascon_reg/wave_s_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  u_ascon_reg/wave_s_reg[1092]/Q
                         net (fo=2, routed)           0.098    -0.327    fsm_uart_0/cipher_reg_0/cipher_i[1092]
    SLICE_X82Y144        LUT3 (Prop_lut3_I0_O)        0.045    -0.282 r  fsm_uart_0/cipher_reg_0/cipher_s[1092]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    fsm_uart_0/cipher_reg_0/p_0_in[1092]
    SLICE_X82Y144        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.938    -0.802    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y144        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X82Y144        FDCE (Hold_fdce_C_D)         0.120    -0.433    fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_wiz_50/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X108Y129   ascon_0/U0/FSM_onehot_Ep_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X108Y128   ascon_0/U0/FSM_onehot_Ep_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X106Y126   ascon_0/U0/FSM_onehot_Ep_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X108Y129   ascon_0/U0/FSM_onehot_Ep_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X108Y129   ascon_0/U0/FSM_onehot_Ep_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y128   ascon_0/U0/FSM_onehot_Ep_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y128   ascon_0/U0/FSM_onehot_Ep_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X108Y129   ascon_0/U0/FSM_onehot_Ep_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X108Y129   ascon_0/U0/FSM_onehot_Ep_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y128   ascon_0/U0/FSM_onehot_Ep_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y128   ascon_0/U0/FSM_onehot_Ep_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y126   ascon_0/U0/FSM_onehot_Ep_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y128   ascon_0/U0/FSM_onehot_Ep_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_wiz_50/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 cpt_0/cpt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ascon_0/U3/UTag/data_s_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.820ns  (logic 2.075ns (17.555%)  route 9.745ns (82.445%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 18.602 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.037    -0.679    cpt_0/clock_i
    SLICE_X110Y125       FDRE                                         r  cpt_0/cpt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  cpt_0/cpt_s_reg[1]/Q
                         net (fo=390, routed)         3.273     3.050    cpt_s[1]
    SLICE_X85Y107        LUT6 (Prop_lut6_I2_O)        0.124     3.174 r  ascon_0_i_559/O
                         net (fo=1, routed)           0.000     3.174    ascon_0_i_559_n_0
    SLICE_X85Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     3.386 r  ascon_0_i_216/O
                         net (fo=1, routed)           1.085     4.471    ascon_0_i_216_n_0
    SLICE_X93Y108        LUT5 (Prop_lut5_I2_O)        0.299     4.770 r  ascon_0_i_51/O
                         net (fo=1, routed)           1.167     5.937    ascon_0/U3/xor_begin/data_i[13]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.150     6.087 r  ascon_0/U3/xor_begin/state_o[0][13]_INST_0/O
                         net (fo=5, routed)           0.933     7.020    ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/sbox_i[4]
    SLICE_X94Y121        LUT5 (Prop_lut5_I4_O)        0.328     7.348 r  ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/g0_b1/O
                         net (fo=3, routed)           1.399     8.747    ascon_0/U3/Pl_instance/Pl_in_i[3][13]
    SLICE_X89Y123        LUT3 (Prop_lut3_I2_O)        0.152     8.899 r  ascon_0/U3/Pl_instance/Pl_out_o[3][60]_INST_0/O
                         net (fo=1, routed)           1.192    10.091    ascon_0/U3/xor_end/state_i[3][60]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.354    10.445 r  ascon_0/U3/xor_end/state_o[3][60]_INST_0/O
                         net (fo=2, routed)           0.696    11.141    ascon_0/U3/UTag/data_i[124]
    SLICE_X101Y129       FDCE                                         r  ascon_0/U3/UTag/data_s_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.771    18.602    ascon_0/U3/UTag/clock_i
    SLICE_X101Y129       FDCE                                         r  ascon_0/U3/UTag/data_s_reg[124]/C
                         clock pessimism              0.584    19.187    
                         clock uncertainty           -0.080    19.107    
    SLICE_X101Y129       FDCE (Setup_fdce_C_D)       -0.266    18.841    ascon_0/U3/UTag/data_s_reg[124]
  -------------------------------------------------------------------
                         required time                         18.841    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 cpt_0/cpt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ascon_0/U3/state_register_instance/data_s_reg[3][60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 2.075ns (17.835%)  route 9.559ns (82.165%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 18.602 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.037    -0.679    cpt_0/clock_i
    SLICE_X110Y125       FDRE                                         r  cpt_0/cpt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  cpt_0/cpt_s_reg[1]/Q
                         net (fo=390, routed)         3.273     3.050    cpt_s[1]
    SLICE_X85Y107        LUT6 (Prop_lut6_I2_O)        0.124     3.174 r  ascon_0_i_559/O
                         net (fo=1, routed)           0.000     3.174    ascon_0_i_559_n_0
    SLICE_X85Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     3.386 r  ascon_0_i_216/O
                         net (fo=1, routed)           1.085     4.471    ascon_0_i_216_n_0
    SLICE_X93Y108        LUT5 (Prop_lut5_I2_O)        0.299     4.770 r  ascon_0_i_51/O
                         net (fo=1, routed)           1.167     5.937    ascon_0/U3/xor_begin/data_i[13]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.150     6.087 r  ascon_0/U3/xor_begin/state_o[0][13]_INST_0/O
                         net (fo=5, routed)           0.933     7.020    ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/sbox_i[4]
    SLICE_X94Y121        LUT5 (Prop_lut5_I4_O)        0.328     7.348 r  ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/g0_b1/O
                         net (fo=3, routed)           1.399     8.747    ascon_0/U3/Pl_instance/Pl_in_i[3][13]
    SLICE_X89Y123        LUT3 (Prop_lut3_I2_O)        0.152     8.899 r  ascon_0/U3/Pl_instance/Pl_out_o[3][60]_INST_0/O
                         net (fo=1, routed)           1.192    10.091    ascon_0/U3/xor_end/state_i[3][60]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.354    10.445 r  ascon_0/U3/xor_end/state_o[3][60]_INST_0/O
                         net (fo=2, routed)           0.511    10.955    ascon_0/U3/state_register_instance/data_i[3][60]
    SLICE_X94Y129        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[3][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.771    18.602    ascon_0/U3/state_register_instance/clock_i
    SLICE_X94Y129        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[3][60]/C
                         clock pessimism              0.584    19.187    
                         clock uncertainty           -0.080    19.107    
    SLICE_X94Y129        FDCE (Setup_fdce_C_D)       -0.236    18.871    ascon_0/U3/state_register_instance/data_s_reg[3][60]
  -------------------------------------------------------------------
                         required time                         18.871    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[644]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 0.580ns (4.879%)  route 11.308ns (95.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)       11.308    11.011    fsm_uart_0/cipher_reg_0/init_i
    SLICE_X82Y139        LUT3 (Prop_lut3_I1_O)        0.124    11.135 r  fsm_uart_0/cipher_reg_0/cipher_s[644]_i_1/O
                         net (fo=1, routed)           0.000    11.135    fsm_uart_0/cipher_reg_0/p_0_in[644]
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[644]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.718    18.549    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[644]/C
                         clock pessimism              0.584    19.134    
                         clock uncertainty           -0.080    19.054    
    SLICE_X82Y139        FDCE (Setup_fdce_C_D)        0.077    19.131    fsm_uart_0/cipher_reg_0/cipher_s_reg[644]
  -------------------------------------------------------------------
                         required time                         19.131    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[645]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.914ns  (logic 0.606ns (5.086%)  route 11.308ns (94.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)       11.308    11.011    fsm_uart_0/cipher_reg_0/init_i
    SLICE_X82Y139        LUT3 (Prop_lut3_I1_O)        0.150    11.161 r  fsm_uart_0/cipher_reg_0/cipher_s[645]_i_1/O
                         net (fo=1, routed)           0.000    11.161    fsm_uart_0/cipher_reg_0/p_0_in[645]
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[645]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.718    18.549    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[645]/C
                         clock pessimism              0.584    19.134    
                         clock uncertainty           -0.080    19.054    
    SLICE_X82Y139        FDCE (Setup_fdce_C_D)        0.118    19.172    fsm_uart_0/cipher_reg_0/cipher_s_reg[645]
  -------------------------------------------------------------------
                         required time                         19.172    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 cpt_0/cpt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ascon_0/U3/state_register_instance/data_s_reg[4][53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.605ns  (logic 2.046ns (17.630%)  route 9.559ns (82.370%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.037    -0.679    cpt_0/clock_i
    SLICE_X110Y125       FDRE                                         r  cpt_0/cpt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  cpt_0/cpt_s_reg[1]/Q
                         net (fo=390, routed)         2.913     2.689    cpt_s[1]
    SLICE_X94Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.813 r  ascon_0_i_318/O
                         net (fo=1, routed)           0.000     2.813    ascon_0_i_318_n_0
    SLICE_X94Y105        MUXF7 (Prop_muxf7_I1_O)      0.214     3.027 r  ascon_0_i_95/O
                         net (fo=1, routed)           1.100     4.128    ascon_0_i_95_n_0
    SLICE_X88Y110        LUT5 (Prop_lut5_I0_O)        0.297     4.425 r  ascon_0_i_11/O
                         net (fo=1, routed)           1.291     5.715    ascon_0/U3/xor_begin/data_i[53]
    SLICE_X88Y121        LUT3 (Prop_lut3_I0_O)        0.154     5.869 r  ascon_0/U3/xor_begin/state_o[0][53]_INST_0/O
                         net (fo=5, routed)           0.954     6.824    ascon_0/U3/Ps_instance/generate_sbox[53].sbox_u/sbox_i[4]
    SLICE_X87Y128        LUT4 (Prop_lut4_I3_O)        0.327     7.151 r  ascon_0/U3/Ps_instance/generate_sbox[53].sbox_u/g0_b0/O
                         net (fo=3, routed)           1.231     8.382    ascon_0/U3/Pl_instance/Pl_in_i[4][53]
    SLICE_X96Y128        LUT3 (Prop_lut3_I1_O)        0.146     8.528 r  ascon_0/U3/Pl_instance/Pl_out_o[4][53]_INST_0/O
                         net (fo=1, routed)           0.833     9.361    ascon_0/U3/xor_end/state_i[4][53]
    SLICE_X96Y129        LUT3 (Prop_lut3_I1_O)        0.328     9.689 r  ascon_0/U3/xor_end/state_o[4][53]_INST_0/O
                         net (fo=2, routed)           1.237    10.926    ascon_0/U3/state_register_instance/data_i[4][53]
    SLICE_X80Y127        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[4][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.705    18.536    ascon_0/U3/state_register_instance/clock_i
    SLICE_X80Y127        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[4][53]/C
                         clock pessimism              0.584    19.121    
                         clock uncertainty           -0.080    19.041    
    SLICE_X80Y127        FDCE (Setup_fdce_C_D)       -0.058    18.983    ascon_0/U3/state_register_instance/data_s_reg[4][53]
  -------------------------------------------------------------------
                         required time                         18.983    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ascon_0/U3/UTag/data_s_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/tag_reg_0/tag_s_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.679    -0.552    ascon_0/U3/UTag/clock_i
    SLICE_X91Y120        FDCE                                         r  ascon_0/U3/UTag/data_s_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  ascon_0/U3/UTag/data_s_reg[81]/Q
                         net (fo=1, routed)           0.087    -0.324    fsm_uart_0/tag_reg_0/tag_i[81]
    SLICE_X90Y120        LUT3 (Prop_lut3_I0_O)        0.048    -0.276 r  fsm_uart_0/tag_reg_0/tag_s[81]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    fsm_uart_0/tag_reg_0/p_0_in[81]
    SLICE_X90Y120        FDCE                                         r  fsm_uart_0/tag_reg_0/tag_s_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.951    -0.789    fsm_uart_0/tag_reg_0/clock_i
    SLICE_X90Y120        FDCE                                         r  fsm_uart_0/tag_reg_0/tag_s_reg[81]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.080    -0.459    
    SLICE_X90Y120        FDCE (Hold_fdce_C_D)         0.131    -0.328    fsm_uart_0/tag_reg_0/tag_s_reg[81]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1440]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.690    -0.541    u_ascon_reg/clock_i
    SLICE_X105Y145       FDCE                                         r  u_ascon_reg/wave_s_reg[1440]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y145       FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  u_ascon_reg/wave_s_reg[1440]/Q
                         net (fo=1, routed)           0.087    -0.313    fsm_uart_0/cipher_reg_0/cipher_i[1440]
    SLICE_X104Y145       LUT3 (Prop_lut3_I0_O)        0.045    -0.268 r  fsm_uart_0/cipher_reg_0/cipher_s[1440]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    fsm_uart_0/cipher_reg_0/p_0_in[1440]
    SLICE_X104Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.965    -0.775    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X104Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]/C
                         clock pessimism              0.247    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X104Y145       FDCE (Hold_fdce_C_D)         0.120    -0.328    fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[600]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[608]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.688    -0.543    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X97Y140        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[600]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y140        FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[600]/Q
                         net (fo=1, routed)           0.087    -0.315    fsm_uart_0/cipher_reg_0/cipher_s[600]
    SLICE_X96Y140        LUT3 (Prop_lut3_I2_O)        0.045    -0.270 r  fsm_uart_0/cipher_reg_0/cipher_s[608]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    fsm_uart_0/cipher_reg_0/p_0_in[608]
    SLICE_X96Y140        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[608]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.962    -0.778    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X96Y140        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[608]/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.080    -0.450    
    SLICE_X96Y140        FDCE (Hold_fdce_C_D)         0.120    -0.330    fsm_uart_0/cipher_reg_0/cipher_s_reg[608]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[664]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[672]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.689    -0.542    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X99Y141        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[664]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[664]/Q
                         net (fo=1, routed)           0.087    -0.314    fsm_uart_0/cipher_reg_0/cipher_s[664]
    SLICE_X98Y141        LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  fsm_uart_0/cipher_reg_0/cipher_s[672]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    fsm_uart_0/cipher_reg_0/p_0_in[672]
    SLICE_X98Y141        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[672]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.963    -0.777    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X98Y141        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[672]/C
                         clock pessimism              0.248    -0.529    
                         clock uncertainty            0.080    -0.449    
    SLICE_X98Y141        FDCE (Hold_fdce_C_D)         0.120    -0.329    fsm_uart_0/cipher_reg_0/cipher_s_reg[672]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[992]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[992]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.690    -0.541    u_ascon_reg/clock_i
    SLICE_X103Y144       FDCE                                         r  u_ascon_reg/wave_s_reg[992]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  u_ascon_reg/wave_s_reg[992]/Q
                         net (fo=2, routed)           0.092    -0.308    fsm_uart_0/cipher_reg_0/cipher_i[992]
    SLICE_X102Y144       LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  fsm_uart_0/cipher_reg_0/cipher_s[992]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    fsm_uart_0/cipher_reg_0/p_0_in[992]
    SLICE_X102Y144       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[992]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.964    -0.776    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X102Y144       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[992]/C
                         clock pessimism              0.248    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X102Y144       FDCE (Hold_fdce_C_D)         0.121    -0.327    fsm_uart_0/cipher_reg_0/cipher_s_reg[992]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1026]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.689    -0.542    u_ascon_reg/clock_i
    SLICE_X91Y147        FDCE                                         r  u_ascon_reg/wave_s_reg[1026]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  u_ascon_reg/wave_s_reg[1026]/Q
                         net (fo=2, routed)           0.098    -0.303    fsm_uart_0/cipher_reg_0/cipher_i[1026]
    SLICE_X90Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.258 r  fsm_uart_0/cipher_reg_0/cipher_s[1026]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    fsm_uart_0/cipher_reg_0/p_0_in[1026]
    SLICE_X90Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.963    -0.777    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X90Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]/C
                         clock pessimism              0.248    -0.529    
                         clock uncertainty            0.080    -0.449    
    SLICE_X90Y147        FDCE (Hold_fdce_C_D)         0.120    -0.329    fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1128]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.691    -0.540    u_ascon_reg/clock_i
    SLICE_X99Y147        FDCE                                         r  u_ascon_reg/wave_s_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y147        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u_ascon_reg/wave_s_reg[1128]/Q
                         net (fo=2, routed)           0.098    -0.301    fsm_uart_0/cipher_reg_0/cipher_i[1128]
    SLICE_X98Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  fsm_uart_0/cipher_reg_0/cipher_s[1128]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    fsm_uart_0/cipher_reg_0/p_0_in[1128]
    SLICE_X98Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.965    -0.775    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X98Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.080    -0.447    
    SLICE_X98Y147        FDCE (Hold_fdce_C_D)         0.120    -0.327    fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[190]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.711    -0.520    u_ascon_reg/clock_i
    SLICE_X109Y132       FDCE                                         r  u_ascon_reg/wave_s_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  u_ascon_reg/wave_s_reg[190]/Q
                         net (fo=2, routed)           0.098    -0.281    fsm_uart_0/cipher_reg_0/cipher_i[190]
    SLICE_X108Y132       LUT3 (Prop_lut3_I0_O)        0.045    -0.236 r  fsm_uart_0/cipher_reg_0/cipher_s[190]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    fsm_uart_0/cipher_reg_0/p_0_in[190]
    SLICE_X108Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.983    -0.757    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X108Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[190]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.080    -0.427    
    SLICE_X108Y132       FDCE (Hold_fdce_C_D)         0.120    -0.307    fsm_uart_0/cipher_reg_0/cipher_s_reg[190]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1050]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.688    -0.543    u_ascon_reg/clock_i
    SLICE_X93Y145        FDCE                                         r  u_ascon_reg/wave_s_reg[1050]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ascon_reg/wave_s_reg[1050]/Q
                         net (fo=2, routed)           0.098    -0.304    fsm_uart_0/cipher_reg_0/cipher_i[1050]
    SLICE_X92Y145        LUT3 (Prop_lut3_I0_O)        0.045    -0.259 r  fsm_uart_0/cipher_reg_0/cipher_s[1050]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    fsm_uart_0/cipher_reg_0/p_0_in[1050]
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.962    -0.778    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.080    -0.450    
    SLICE_X92Y145        FDCE (Hold_fdce_C_D)         0.120    -0.330    fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1092]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.665    -0.566    u_ascon_reg/clock_i
    SLICE_X83Y144        FDCE                                         r  u_ascon_reg/wave_s_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  u_ascon_reg/wave_s_reg[1092]/Q
                         net (fo=2, routed)           0.098    -0.327    fsm_uart_0/cipher_reg_0/cipher_i[1092]
    SLICE_X82Y144        LUT3 (Prop_lut3_I0_O)        0.045    -0.282 r  fsm_uart_0/cipher_reg_0/cipher_s[1092]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    fsm_uart_0/cipher_reg_0/p_0_in[1092]
    SLICE_X82Y144        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.938    -0.802    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y144        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.080    -0.473    
    SLICE_X82Y144        FDCE (Hold_fdce_C_D)         0.120    -0.353    fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 cpt_0/cpt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ascon_0/U3/UTag/data_s_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.820ns  (logic 2.075ns (17.555%)  route 9.745ns (82.445%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 18.602 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.037    -0.679    cpt_0/clock_i
    SLICE_X110Y125       FDRE                                         r  cpt_0/cpt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  cpt_0/cpt_s_reg[1]/Q
                         net (fo=390, routed)         3.273     3.050    cpt_s[1]
    SLICE_X85Y107        LUT6 (Prop_lut6_I2_O)        0.124     3.174 r  ascon_0_i_559/O
                         net (fo=1, routed)           0.000     3.174    ascon_0_i_559_n_0
    SLICE_X85Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     3.386 r  ascon_0_i_216/O
                         net (fo=1, routed)           1.085     4.471    ascon_0_i_216_n_0
    SLICE_X93Y108        LUT5 (Prop_lut5_I2_O)        0.299     4.770 r  ascon_0_i_51/O
                         net (fo=1, routed)           1.167     5.937    ascon_0/U3/xor_begin/data_i[13]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.150     6.087 r  ascon_0/U3/xor_begin/state_o[0][13]_INST_0/O
                         net (fo=5, routed)           0.933     7.020    ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/sbox_i[4]
    SLICE_X94Y121        LUT5 (Prop_lut5_I4_O)        0.328     7.348 r  ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/g0_b1/O
                         net (fo=3, routed)           1.399     8.747    ascon_0/U3/Pl_instance/Pl_in_i[3][13]
    SLICE_X89Y123        LUT3 (Prop_lut3_I2_O)        0.152     8.899 r  ascon_0/U3/Pl_instance/Pl_out_o[3][60]_INST_0/O
                         net (fo=1, routed)           1.192    10.091    ascon_0/U3/xor_end/state_i[3][60]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.354    10.445 r  ascon_0/U3/xor_end/state_o[3][60]_INST_0/O
                         net (fo=2, routed)           0.696    11.141    ascon_0/U3/UTag/data_i[124]
    SLICE_X101Y129       FDCE                                         r  ascon_0/U3/UTag/data_s_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.771    18.602    ascon_0/U3/UTag/clock_i
    SLICE_X101Y129       FDCE                                         r  ascon_0/U3/UTag/data_s_reg[124]/C
                         clock pessimism              0.584    19.187    
                         clock uncertainty           -0.080    19.107    
    SLICE_X101Y129       FDCE (Setup_fdce_C_D)       -0.266    18.841    ascon_0/U3/UTag/data_s_reg[124]
  -------------------------------------------------------------------
                         required time                         18.841    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 cpt_0/cpt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ascon_0/U3/state_register_instance/data_s_reg[3][60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 2.075ns (17.835%)  route 9.559ns (82.165%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 18.602 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.037    -0.679    cpt_0/clock_i
    SLICE_X110Y125       FDRE                                         r  cpt_0/cpt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  cpt_0/cpt_s_reg[1]/Q
                         net (fo=390, routed)         3.273     3.050    cpt_s[1]
    SLICE_X85Y107        LUT6 (Prop_lut6_I2_O)        0.124     3.174 r  ascon_0_i_559/O
                         net (fo=1, routed)           0.000     3.174    ascon_0_i_559_n_0
    SLICE_X85Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     3.386 r  ascon_0_i_216/O
                         net (fo=1, routed)           1.085     4.471    ascon_0_i_216_n_0
    SLICE_X93Y108        LUT5 (Prop_lut5_I2_O)        0.299     4.770 r  ascon_0_i_51/O
                         net (fo=1, routed)           1.167     5.937    ascon_0/U3/xor_begin/data_i[13]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.150     6.087 r  ascon_0/U3/xor_begin/state_o[0][13]_INST_0/O
                         net (fo=5, routed)           0.933     7.020    ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/sbox_i[4]
    SLICE_X94Y121        LUT5 (Prop_lut5_I4_O)        0.328     7.348 r  ascon_0/U3/Ps_instance/generate_sbox[13].sbox_u/g0_b1/O
                         net (fo=3, routed)           1.399     8.747    ascon_0/U3/Pl_instance/Pl_in_i[3][13]
    SLICE_X89Y123        LUT3 (Prop_lut3_I2_O)        0.152     8.899 r  ascon_0/U3/Pl_instance/Pl_out_o[3][60]_INST_0/O
                         net (fo=1, routed)           1.192    10.091    ascon_0/U3/xor_end/state_i[3][60]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.354    10.445 r  ascon_0/U3/xor_end/state_o[3][60]_INST_0/O
                         net (fo=2, routed)           0.511    10.955    ascon_0/U3/state_register_instance/data_i[3][60]
    SLICE_X94Y129        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[3][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.771    18.602    ascon_0/U3/state_register_instance/clock_i
    SLICE_X94Y129        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[3][60]/C
                         clock pessimism              0.584    19.187    
                         clock uncertainty           -0.080    19.107    
    SLICE_X94Y129        FDCE (Setup_fdce_C_D)       -0.236    18.871    ascon_0/U3/state_register_instance/data_s_reg[3][60]
  -------------------------------------------------------------------
                         required time                         18.871    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[644]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 0.580ns (4.879%)  route 11.308ns (95.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)       11.308    11.011    fsm_uart_0/cipher_reg_0/init_i
    SLICE_X82Y139        LUT3 (Prop_lut3_I1_O)        0.124    11.135 r  fsm_uart_0/cipher_reg_0/cipher_s[644]_i_1/O
                         net (fo=1, routed)           0.000    11.135    fsm_uart_0/cipher_reg_0/p_0_in[644]
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[644]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.718    18.549    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[644]/C
                         clock pessimism              0.584    19.134    
                         clock uncertainty           -0.080    19.054    
    SLICE_X82Y139        FDCE (Setup_fdce_C_D)        0.077    19.131    fsm_uart_0/cipher_reg_0/cipher_s_reg[644]
  -------------------------------------------------------------------
                         required time                         19.131    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[645]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.914ns  (logic 0.606ns (5.086%)  route 11.308ns (94.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)       11.308    11.011    fsm_uart_0/cipher_reg_0/init_i
    SLICE_X82Y139        LUT3 (Prop_lut3_I1_O)        0.150    11.161 r  fsm_uart_0/cipher_reg_0/cipher_s[645]_i_1/O
                         net (fo=1, routed)           0.000    11.161    fsm_uart_0/cipher_reg_0/p_0_in[645]
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[645]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.718    18.549    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y139        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[645]/C
                         clock pessimism              0.584    19.134    
                         clock uncertainty           -0.080    19.054    
    SLICE_X82Y139        FDCE (Setup_fdce_C_D)        0.118    19.172    fsm_uart_0/cipher_reg_0/cipher_s_reg[645]
  -------------------------------------------------------------------
                         required time                         19.172    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 cpt_0/cpt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ascon_0/U3/state_register_instance/data_s_reg[4][53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.605ns  (logic 2.046ns (17.630%)  route 9.559ns (82.370%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.037    -0.679    cpt_0/clock_i
    SLICE_X110Y125       FDRE                                         r  cpt_0/cpt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  cpt_0/cpt_s_reg[1]/Q
                         net (fo=390, routed)         2.913     2.689    cpt_s[1]
    SLICE_X94Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.813 r  ascon_0_i_318/O
                         net (fo=1, routed)           0.000     2.813    ascon_0_i_318_n_0
    SLICE_X94Y105        MUXF7 (Prop_muxf7_I1_O)      0.214     3.027 r  ascon_0_i_95/O
                         net (fo=1, routed)           1.100     4.128    ascon_0_i_95_n_0
    SLICE_X88Y110        LUT5 (Prop_lut5_I0_O)        0.297     4.425 r  ascon_0_i_11/O
                         net (fo=1, routed)           1.291     5.715    ascon_0/U3/xor_begin/data_i[53]
    SLICE_X88Y121        LUT3 (Prop_lut3_I0_O)        0.154     5.869 r  ascon_0/U3/xor_begin/state_o[0][53]_INST_0/O
                         net (fo=5, routed)           0.954     6.824    ascon_0/U3/Ps_instance/generate_sbox[53].sbox_u/sbox_i[4]
    SLICE_X87Y128        LUT4 (Prop_lut4_I3_O)        0.327     7.151 r  ascon_0/U3/Ps_instance/generate_sbox[53].sbox_u/g0_b0/O
                         net (fo=3, routed)           1.231     8.382    ascon_0/U3/Pl_instance/Pl_in_i[4][53]
    SLICE_X96Y128        LUT3 (Prop_lut3_I1_O)        0.146     8.528 r  ascon_0/U3/Pl_instance/Pl_out_o[4][53]_INST_0/O
                         net (fo=1, routed)           0.833     9.361    ascon_0/U3/xor_end/state_i[4][53]
    SLICE_X96Y129        LUT3 (Prop_lut3_I1_O)        0.328     9.689 r  ascon_0/U3/xor_end/state_o[4][53]_INST_0/O
                         net (fo=2, routed)           1.237    10.926    ascon_0/U3/state_register_instance/data_i[4][53]
    SLICE_X80Y127        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[4][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.705    18.536    ascon_0/U3/state_register_instance/clock_i
    SLICE_X80Y127        FDCE                                         r  ascon_0/U3/state_register_instance/data_s_reg[4][53]/C
                         clock pessimism              0.584    19.121    
                         clock uncertainty           -0.080    19.041    
    SLICE_X80Y127        FDCE (Setup_fdce_C_D)       -0.058    18.983    ascon_0/U3/state_register_instance/data_s_reg[4][53]
  -------------------------------------------------------------------
                         required time                         18.983    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1051]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1058]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1059]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 0.580ns (4.984%)  route 11.057ns (95.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.963    -0.753    fsm_uart_0/clock_i
    SLICE_X105Y121       FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456    -0.297 r  fsm_uart_0/FSM_onehot_etat_p_reg[26]/Q
                         net (fo=1478, routed)        1.147     0.850    fsm_uart_0/init_cipher_s
    SLICE_X107Y127       LUT2 (Prop_lut2_I0_O)        0.124     0.974 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1474, routed)        9.910    10.884    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.780    18.611    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]/C
                         clock pessimism              0.584    19.196    
                         clock uncertainty           -0.080    19.116    
    SLICE_X92Y145        FDCE (Setup_fdce_C_CE)      -0.169    18.947    fsm_uart_0/cipher_reg_0/cipher_s_reg[1066]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  8.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ascon_0/U3/UTag/data_s_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/tag_reg_0/tag_s_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.679    -0.552    ascon_0/U3/UTag/clock_i
    SLICE_X91Y120        FDCE                                         r  ascon_0/U3/UTag/data_s_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  ascon_0/U3/UTag/data_s_reg[81]/Q
                         net (fo=1, routed)           0.087    -0.324    fsm_uart_0/tag_reg_0/tag_i[81]
    SLICE_X90Y120        LUT3 (Prop_lut3_I0_O)        0.048    -0.276 r  fsm_uart_0/tag_reg_0/tag_s[81]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    fsm_uart_0/tag_reg_0/p_0_in[81]
    SLICE_X90Y120        FDCE                                         r  fsm_uart_0/tag_reg_0/tag_s_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.951    -0.789    fsm_uart_0/tag_reg_0/clock_i
    SLICE_X90Y120        FDCE                                         r  fsm_uart_0/tag_reg_0/tag_s_reg[81]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.080    -0.459    
    SLICE_X90Y120        FDCE (Hold_fdce_C_D)         0.131    -0.328    fsm_uart_0/tag_reg_0/tag_s_reg[81]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1440]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.690    -0.541    u_ascon_reg/clock_i
    SLICE_X105Y145       FDCE                                         r  u_ascon_reg/wave_s_reg[1440]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y145       FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  u_ascon_reg/wave_s_reg[1440]/Q
                         net (fo=1, routed)           0.087    -0.313    fsm_uart_0/cipher_reg_0/cipher_i[1440]
    SLICE_X104Y145       LUT3 (Prop_lut3_I0_O)        0.045    -0.268 r  fsm_uart_0/cipher_reg_0/cipher_s[1440]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    fsm_uart_0/cipher_reg_0/p_0_in[1440]
    SLICE_X104Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.965    -0.775    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X104Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]/C
                         clock pessimism              0.247    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X104Y145       FDCE (Hold_fdce_C_D)         0.120    -0.328    fsm_uart_0/cipher_reg_0/cipher_s_reg[1440]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[600]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[608]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.688    -0.543    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X97Y140        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[600]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y140        FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[600]/Q
                         net (fo=1, routed)           0.087    -0.315    fsm_uart_0/cipher_reg_0/cipher_s[600]
    SLICE_X96Y140        LUT3 (Prop_lut3_I2_O)        0.045    -0.270 r  fsm_uart_0/cipher_reg_0/cipher_s[608]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    fsm_uart_0/cipher_reg_0/p_0_in[608]
    SLICE_X96Y140        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[608]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.962    -0.778    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X96Y140        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[608]/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.080    -0.450    
    SLICE_X96Y140        FDCE (Hold_fdce_C_D)         0.120    -0.330    fsm_uart_0/cipher_reg_0/cipher_s_reg[608]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[664]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[672]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.689    -0.542    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X99Y141        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[664]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[664]/Q
                         net (fo=1, routed)           0.087    -0.314    fsm_uart_0/cipher_reg_0/cipher_s[664]
    SLICE_X98Y141        LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  fsm_uart_0/cipher_reg_0/cipher_s[672]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    fsm_uart_0/cipher_reg_0/p_0_in[672]
    SLICE_X98Y141        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[672]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.963    -0.777    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X98Y141        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[672]/C
                         clock pessimism              0.248    -0.529    
                         clock uncertainty            0.080    -0.449    
    SLICE_X98Y141        FDCE (Hold_fdce_C_D)         0.120    -0.329    fsm_uart_0/cipher_reg_0/cipher_s_reg[672]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[992]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[992]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.690    -0.541    u_ascon_reg/clock_i
    SLICE_X103Y144       FDCE                                         r  u_ascon_reg/wave_s_reg[992]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  u_ascon_reg/wave_s_reg[992]/Q
                         net (fo=2, routed)           0.092    -0.308    fsm_uart_0/cipher_reg_0/cipher_i[992]
    SLICE_X102Y144       LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  fsm_uart_0/cipher_reg_0/cipher_s[992]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    fsm_uart_0/cipher_reg_0/p_0_in[992]
    SLICE_X102Y144       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[992]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.964    -0.776    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X102Y144       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[992]/C
                         clock pessimism              0.248    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X102Y144       FDCE (Hold_fdce_C_D)         0.121    -0.327    fsm_uart_0/cipher_reg_0/cipher_s_reg[992]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1026]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.689    -0.542    u_ascon_reg/clock_i
    SLICE_X91Y147        FDCE                                         r  u_ascon_reg/wave_s_reg[1026]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  u_ascon_reg/wave_s_reg[1026]/Q
                         net (fo=2, routed)           0.098    -0.303    fsm_uart_0/cipher_reg_0/cipher_i[1026]
    SLICE_X90Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.258 r  fsm_uart_0/cipher_reg_0/cipher_s[1026]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    fsm_uart_0/cipher_reg_0/p_0_in[1026]
    SLICE_X90Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.963    -0.777    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X90Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]/C
                         clock pessimism              0.248    -0.529    
                         clock uncertainty            0.080    -0.449    
    SLICE_X90Y147        FDCE (Hold_fdce_C_D)         0.120    -0.329    fsm_uart_0/cipher_reg_0/cipher_s_reg[1026]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1128]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.691    -0.540    u_ascon_reg/clock_i
    SLICE_X99Y147        FDCE                                         r  u_ascon_reg/wave_s_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y147        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u_ascon_reg/wave_s_reg[1128]/Q
                         net (fo=2, routed)           0.098    -0.301    fsm_uart_0/cipher_reg_0/cipher_i[1128]
    SLICE_X98Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  fsm_uart_0/cipher_reg_0/cipher_s[1128]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    fsm_uart_0/cipher_reg_0/p_0_in[1128]
    SLICE_X98Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.965    -0.775    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X98Y147        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.080    -0.447    
    SLICE_X98Y147        FDCE (Hold_fdce_C_D)         0.120    -0.327    fsm_uart_0/cipher_reg_0/cipher_s_reg[1128]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[190]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.711    -0.520    u_ascon_reg/clock_i
    SLICE_X109Y132       FDCE                                         r  u_ascon_reg/wave_s_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  u_ascon_reg/wave_s_reg[190]/Q
                         net (fo=2, routed)           0.098    -0.281    fsm_uart_0/cipher_reg_0/cipher_i[190]
    SLICE_X108Y132       LUT3 (Prop_lut3_I0_O)        0.045    -0.236 r  fsm_uart_0/cipher_reg_0/cipher_s[190]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    fsm_uart_0/cipher_reg_0/p_0_in[190]
    SLICE_X108Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.983    -0.757    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X108Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[190]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.080    -0.427    
    SLICE_X108Y132       FDCE (Hold_fdce_C_D)         0.120    -0.307    fsm_uart_0/cipher_reg_0/cipher_s_reg[190]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1050]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.688    -0.543    u_ascon_reg/clock_i
    SLICE_X93Y145        FDCE                                         r  u_ascon_reg/wave_s_reg[1050]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ascon_reg/wave_s_reg[1050]/Q
                         net (fo=2, routed)           0.098    -0.304    fsm_uart_0/cipher_reg_0/cipher_i[1050]
    SLICE_X92Y145        LUT3 (Prop_lut3_I0_O)        0.045    -0.259 r  fsm_uart_0/cipher_reg_0/cipher_s[1050]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    fsm_uart_0/cipher_reg_0/p_0_in[1050]
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.962    -0.778    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.080    -0.450    
    SLICE_X92Y145        FDCE (Hold_fdce_C_D)         0.120    -0.330    fsm_uart_0/cipher_reg_0/cipher_s_reg[1050]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1092]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.665    -0.566    u_ascon_reg/clock_i
    SLICE_X83Y144        FDCE                                         r  u_ascon_reg/wave_s_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  u_ascon_reg/wave_s_reg[1092]/Q
                         net (fo=2, routed)           0.098    -0.327    fsm_uart_0/cipher_reg_0/cipher_i[1092]
    SLICE_X82Y144        LUT3 (Prop_lut3_I0_O)        0.045    -0.282 r  fsm_uart_0/cipher_reg_0/cipher_s[1092]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    fsm_uart_0/cipher_reg_0/p_0_in[1092]
    SLICE_X82Y144        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.938    -0.802    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y144        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.080    -0.473    
    SLICE_X82Y144        FDCE (Hold_fdce_C_D)         0.120    -0.353    fsm_uart_0/cipher_reg_0/cipher_s_reg[1092]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.071    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Baud_i[1]
                            (input port)
  Destination:            Baud_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.343ns  (logic 5.145ns (49.747%)  route 5.198ns (50.253%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  Baud_i[1] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  Baud_i_IBUF[1]_inst/O
                         net (fo=11, routed)          3.329     4.793    Baud_i_IBUF[1]
    SLICE_X113Y94        LUT1 (Prop_lut1_I0_O)        0.124     4.917 r  Baud_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869     6.786    Baud_o_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    10.343 r  Baud_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.343    Baud_o[1]
    P14                                                               r  Baud_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Baud_i[0]
                            (input port)
  Destination:            Baud_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.889ns  (logic 5.117ns (51.746%)  route 4.772ns (48.254%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  Baud_i[0] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  Baud_i_IBUF[0]_inst/O
                         net (fo=13, routed)          2.963     4.427    Baud_i_IBUF[0]
    SLICE_X113Y89        LUT1 (Prop_lut1_I0_O)        0.124     4.551 r  Baud_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.809     6.359    Baud_o_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     9.889 r  Baud_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.889    Baud_o[0]
    R14                                                               r  Baud_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Baud_i[2]
                            (input port)
  Destination:            Baud_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.255ns  (logic 5.209ns (56.288%)  route 4.045ns (43.712%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  Baud_i[2] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  Baud_i_IBUF[2]_inst/O
                         net (fo=13, routed)          2.237     3.750    Baud_i_IBUF[2]
    SLICE_X113Y109       LUT1 (Prop_lut1_I0_O)        0.124     3.874 r  Baud_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.809     5.683    Baud_o_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     9.255 r  Baud_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.255    Baud_o[2]
    N16                                                               r  Baud_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Baud_i[2]
                            (input port)
  Destination:            Baud_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.903ns  (logic 1.598ns (55.063%)  route 1.304ns (44.937%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  Baud_i[2] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  Baud_i_IBUF[2]_inst/O
                         net (fo=13, routed)          0.913     1.194    Baud_i_IBUF[2]
    SLICE_X113Y109       LUT1 (Prop_lut1_I0_O)        0.045     1.239 r  Baud_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.630    Baud_o_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     2.903 r  Baud_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.903    Baud_o[2]
    N16                                                               r  Baud_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Baud_i[0]
                            (input port)
  Destination:            Baud_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.072ns  (logic 1.507ns (49.060%)  route 1.565ns (50.940%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  Baud_i[0] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  Baud_i_IBUF[0]_inst/O
                         net (fo=13, routed)          1.173     1.405    Baud_i_IBUF[0]
    SLICE_X113Y89        LUT1 (Prop_lut1_I0_O)        0.045     1.450 r  Baud_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.841    Baud_o_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.072 r  Baud_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.072    Baud_o[0]
    R14                                                               r  Baud_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Baud_i[1]
                            (input port)
  Destination:            Baud_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.303ns  (logic 1.535ns (46.462%)  route 1.769ns (53.538%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  Baud_i[1] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  Baud_i_IBUF[1]_inst/O
                         net (fo=11, routed)          1.352     1.584    Baud_i_IBUF[1]
    SLICE_X113Y94        LUT1 (Prop_lut1_I0_O)        0.045     1.629 r  Baud_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.046    Baud_o_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.303 r  Baud_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.303    Baud_o[1]
    P14                                                               r  Baud_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_core_0/transmit_0/tx_reg_1/data_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.060ns  (logic 4.153ns (45.841%)  route 4.907ns (54.159%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.043    -0.673    uart_core_0/transmit_0/tx_reg_1/clock_i
    SLICE_X106Y130       FDCE                                         r  uart_core_0/transmit_0/tx_reg_1/data_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y130       FDCE (Prop_fdce_C_Q)         0.456    -0.217 r  uart_core_0/transmit_0/tx_reg_1/data_s_reg[0]/Q
                         net (fo=1, routed)           0.945     0.727    uart_core_0/transmit_0/Tx_Reg_s
    SLICE_X109Y130       LUT4 (Prop_lut4_I0_O)        0.124     0.851 r  uart_core_0/transmit_0/Tx_o_INST_0/O
                         net (fo=1, routed)           3.962     4.814    Tx_o_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573     8.387 r  Tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.387    Tx_o
    Y19                                                               r  Tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RTS_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 4.035ns (54.770%)  route 3.333ns (45.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.054    -0.662    uart_core_0/receive_0/clock_i
    SLICE_X110Y111       FDCE                                         r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.333     3.126    lopt
    Y18                  OBUF (Prop_obuf_I_O)         3.579     6.706 r  RTS_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.706    RTS_o
    Y18                                                               r  RTS_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RTS_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.421ns (57.284%)  route 1.060ns (42.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.716    -0.515    uart_core_0/receive_0/clock_i
    SLICE_X110Y111       FDCE                                         r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.060     0.685    lopt
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.965 r  RTS_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.965    RTS_o
    Y18                                                               r  RTS_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core_0/transmit_0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.990ns  (logic 1.460ns (48.828%)  route 1.530ns (51.172%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.709    -0.522    uart_core_0/transmit_0/clock_i
    SLICE_X109Y130       FDCE                                         r  uart_core_0/transmit_0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDCE (Prop_fdce_C_Q)         0.141    -0.381 f  uart_core_0/transmit_0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.194    -0.187    uart_core_0/transmit_0/current_state[1]
    SLICE_X109Y130       LUT4 (Prop_lut4_I2_O)        0.045    -0.142 r  uart_core_0/transmit_0/Tx_o_INST_0/O
                         net (fo=1, routed)           1.336     1.194    Tx_o_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     2.468 r  Tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.468    Tx_o
    Y19                                                               r  Tx_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_core_0/transmit_0/tx_reg_1/data_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.060ns  (logic 4.153ns (45.841%)  route 4.907ns (54.159%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.043    -0.673    uart_core_0/transmit_0/tx_reg_1/clock_i
    SLICE_X106Y130       FDCE                                         r  uart_core_0/transmit_0/tx_reg_1/data_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y130       FDCE (Prop_fdce_C_Q)         0.456    -0.217 r  uart_core_0/transmit_0/tx_reg_1/data_s_reg[0]/Q
                         net (fo=1, routed)           0.945     0.727    uart_core_0/transmit_0/Tx_Reg_s
    SLICE_X109Y130       LUT4 (Prop_lut4_I0_O)        0.124     0.851 r  uart_core_0/transmit_0/Tx_o_INST_0/O
                         net (fo=1, routed)           3.962     4.814    Tx_o_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573     8.387 r  Tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.387    Tx_o
    Y19                                                               r  Tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RTS_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 4.035ns (54.770%)  route 3.333ns (45.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        2.054    -0.662    uart_core_0/receive_0/clock_i
    SLICE_X110Y111       FDCE                                         r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.333     3.126    lopt
    Y18                  OBUF (Prop_obuf_I_O)         3.579     6.706 r  RTS_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.706    RTS_o
    Y18                                                               r  RTS_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RTS_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.421ns (57.284%)  route 1.060ns (42.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.716    -0.515    uart_core_0/receive_0/clock_i
    SLICE_X110Y111       FDCE                                         r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.060     0.685    lopt
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.965 r  RTS_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.965    RTS_o
    Y18                                                               r  RTS_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core_0/transmit_0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.990ns  (logic 1.460ns (48.828%)  route 1.530ns (51.172%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.709    -0.522    uart_core_0/transmit_0/clock_i
    SLICE_X109Y130       FDCE                                         r  uart_core_0/transmit_0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDCE (Prop_fdce_C_Q)         0.141    -0.381 f  uart_core_0/transmit_0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.194    -0.187    uart_core_0/transmit_0/current_state[1]
    SLICE_X109Y130       LUT4 (Prop_lut4_I2_O)        0.045    -0.142 r  uart_core_0/transmit_0/Tx_o_INST_0/O
                         net (fo=1, routed)           1.336     1.194    Tx_o_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     2.468 r  Tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.468    Tx_o
    Y19                                                               r  Tx_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clock_i (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    clk_wiz_50/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  clk_wiz_50/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    clk_wiz_50/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz_50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    clk_wiz_50/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz_50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clock_i (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    clk_wiz_50/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    clk_wiz_50/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  clk_wiz_50/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    clk_wiz_50/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz_50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    clk_wiz_50/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz_50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          5619 Endpoints
Min Delay          5619 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[660]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.528ns  (logic 1.508ns (11.145%)  route 12.020ns (88.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.020    13.528    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X84Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[660]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X84Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[660]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[661]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.528ns  (logic 1.508ns (11.145%)  route 12.020ns (88.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.020    13.528    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X84Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[661]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X84Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[661]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[916]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.528ns  (logic 1.508ns (11.145%)  route 12.020ns (88.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.020    13.528    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X84Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[916]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X84Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[916]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[917]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.528ns  (logic 1.508ns (11.145%)  route 12.020ns (88.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.020    13.528    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X84Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[917]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X84Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[917]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[532]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.523ns  (logic 1.508ns (11.148%)  route 12.016ns (88.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.016    13.523    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X85Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[532]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X85Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[532]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[533]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.523ns  (logic 1.508ns (11.148%)  route 12.016ns (88.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.016    13.523    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X85Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[533]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X85Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[533]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[852]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.523ns  (logic 1.508ns (11.148%)  route 12.016ns (88.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.016    13.523    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X85Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[852]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X85Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[852]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[853]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.523ns  (logic 1.508ns (11.148%)  route 12.016ns (88.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.016    13.523    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X85Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[853]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X85Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[853]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[1028]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.254ns  (logic 1.508ns (11.374%)  route 11.747ns (88.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       11.747    13.254    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X86Y110        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[1028]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.718    -1.451    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X86Y110        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[1028]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[1029]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.254ns  (logic 1.508ns (11.374%)  route 11.747ns (88.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       11.747    13.254    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X86Y110        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[1029]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.718    -1.451    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X86Y110        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[1029]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            u_ascon_reg/wave_s_reg[318]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.275ns (42.534%)  route 0.372ns (57.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.372     0.647    u_ascon_reg/resetb_i
    SLICE_X111Y132       FDCE                                         f  u_ascon_reg/wave_s_reg[318]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    u_ascon_reg/clock_i
    SLICE_X111Y132       FDCE                                         r  u_ascon_reg/wave_s_reg[318]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            u_ascon_reg/wave_s_reg[319]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.275ns (42.534%)  route 0.372ns (57.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.372     0.647    u_ascon_reg/resetb_i
    SLICE_X111Y132       FDCE                                         f  u_ascon_reg/wave_s_reg[319]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    u_ascon_reg/clock_i
    SLICE_X111Y132       FDCE                                         r  u_ascon_reg/wave_s_reg[319]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            u_ascon_reg/wave_s_reg[326]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.275ns (42.534%)  route 0.372ns (57.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.372     0.647    u_ascon_reg/resetb_i
    SLICE_X111Y132       FDCE                                         f  u_ascon_reg/wave_s_reg[326]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    u_ascon_reg/clock_i
    SLICE_X111Y132       FDCE                                         r  u_ascon_reg/wave_s_reg[326]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            u_ascon_reg/wave_s_reg[327]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.275ns (42.534%)  route 0.372ns (57.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.372     0.647    u_ascon_reg/resetb_i
    SLICE_X111Y132       FDCE                                         f  u_ascon_reg/wave_s_reg[327]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    u_ascon_reg/clock_i
    SLICE_X111Y132       FDCE                                         r  u_ascon_reg/wave_s_reg[327]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[222]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.250%)  route 0.376ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.376     0.651    fsm_uart_0/cipher_reg_0/resetb_i
    SLICE_X110Y132       FDCE                                         f  fsm_uart_0/cipher_reg_0/cipher_s_reg[222]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[222]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[223]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.250%)  route 0.376ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.376     0.651    fsm_uart_0/cipher_reg_0/resetb_i
    SLICE_X110Y132       FDCE                                         f  fsm_uart_0/cipher_reg_0/cipher_s_reg[223]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[223]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[230]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.250%)  route 0.376ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.376     0.651    fsm_uart_0/cipher_reg_0/resetb_i
    SLICE_X110Y132       FDCE                                         f  fsm_uart_0/cipher_reg_0/cipher_s_reg[230]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[230]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[231]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.250%)  route 0.376ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.376     0.651    fsm_uart_0/cipher_reg_0/resetb_i
    SLICE_X110Y132       FDCE                                         f  fsm_uart_0/cipher_reg_0/cipher_s_reg[231]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[231]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[262]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.250%)  route 0.376ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.376     0.651    fsm_uart_0/cipher_reg_0/resetb_i
    SLICE_X110Y132       FDCE                                         f  fsm_uart_0/cipher_reg_0/cipher_s_reg[262]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[262]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[263]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.250%)  route 0.376ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.376     0.651    fsm_uart_0/cipher_reg_0/resetb_i
    SLICE_X110Y132       FDCE                                         f  fsm_uart_0/cipher_reg_0/cipher_s_reg[263]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[263]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          5619 Endpoints
Min Delay          5619 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[660]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.528ns  (logic 1.508ns (11.145%)  route 12.020ns (88.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.020    13.528    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X84Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[660]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X84Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[660]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[661]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.528ns  (logic 1.508ns (11.145%)  route 12.020ns (88.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.020    13.528    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X84Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[661]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X84Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[661]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[916]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.528ns  (logic 1.508ns (11.145%)  route 12.020ns (88.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.020    13.528    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X84Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[916]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X84Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[916]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[917]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.528ns  (logic 1.508ns (11.145%)  route 12.020ns (88.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.020    13.528    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X84Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[917]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X84Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[917]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[532]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.523ns  (logic 1.508ns (11.148%)  route 12.016ns (88.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.016    13.523    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X85Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[532]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X85Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[532]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[533]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.523ns  (logic 1.508ns (11.148%)  route 12.016ns (88.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.016    13.523    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X85Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[533]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X85Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[533]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[852]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.523ns  (logic 1.508ns (11.148%)  route 12.016ns (88.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.016    13.523    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X85Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[852]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X85Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[852]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[853]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.523ns  (logic 1.508ns (11.148%)  route 12.016ns (88.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       12.016    13.523    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X85Y107        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[853]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.719    -1.450    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X85Y107        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[853]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[1028]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.254ns  (logic 1.508ns (11.374%)  route 11.747ns (88.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       11.747    13.254    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X86Y110        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[1028]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.718    -1.451    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X86Y110        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[1028]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[1029]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.254ns  (logic 1.508ns (11.374%)  route 11.747ns (88.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       11.747    13.254    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X86Y110        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[1029]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        1.718    -1.451    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X86Y110        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[1029]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            u_ascon_reg/wave_s_reg[318]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.275ns (42.534%)  route 0.372ns (57.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.372     0.647    u_ascon_reg/resetb_i
    SLICE_X111Y132       FDCE                                         f  u_ascon_reg/wave_s_reg[318]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    u_ascon_reg/clock_i
    SLICE_X111Y132       FDCE                                         r  u_ascon_reg/wave_s_reg[318]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            u_ascon_reg/wave_s_reg[319]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.275ns (42.534%)  route 0.372ns (57.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.372     0.647    u_ascon_reg/resetb_i
    SLICE_X111Y132       FDCE                                         f  u_ascon_reg/wave_s_reg[319]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    u_ascon_reg/clock_i
    SLICE_X111Y132       FDCE                                         r  u_ascon_reg/wave_s_reg[319]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            u_ascon_reg/wave_s_reg[326]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.275ns (42.534%)  route 0.372ns (57.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.372     0.647    u_ascon_reg/resetb_i
    SLICE_X111Y132       FDCE                                         f  u_ascon_reg/wave_s_reg[326]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    u_ascon_reg/clock_i
    SLICE_X111Y132       FDCE                                         r  u_ascon_reg/wave_s_reg[326]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            u_ascon_reg/wave_s_reg[327]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.275ns (42.534%)  route 0.372ns (57.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.372     0.647    u_ascon_reg/resetb_i
    SLICE_X111Y132       FDCE                                         f  u_ascon_reg/wave_s_reg[327]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    u_ascon_reg/clock_i
    SLICE_X111Y132       FDCE                                         r  u_ascon_reg/wave_s_reg[327]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[222]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.250%)  route 0.376ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.376     0.651    fsm_uart_0/cipher_reg_0/resetb_i
    SLICE_X110Y132       FDCE                                         f  fsm_uart_0/cipher_reg_0/cipher_s_reg[222]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[222]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[223]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.250%)  route 0.376ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.376     0.651    fsm_uart_0/cipher_reg_0/resetb_i
    SLICE_X110Y132       FDCE                                         f  fsm_uart_0/cipher_reg_0/cipher_s_reg[223]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[223]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[230]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.250%)  route 0.376ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.376     0.651    fsm_uart_0/cipher_reg_0/resetb_i
    SLICE_X110Y132       FDCE                                         f  fsm_uart_0/cipher_reg_0/cipher_s_reg[230]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[230]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[231]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.250%)  route 0.376ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.376     0.651    fsm_uart_0/cipher_reg_0/resetb_i
    SLICE_X110Y132       FDCE                                         f  fsm_uart_0/cipher_reg_0/cipher_s_reg[231]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[231]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[262]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.250%)  route 0.376ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.376     0.651    fsm_uart_0/cipher_reg_0/resetb_i
    SLICE_X110Y132       FDCE                                         f  fsm_uart_0/cipher_reg_0/cipher_s_reg[262]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[262]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[263]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.250%)  route 0.376ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)        0.376     0.651    fsm_uart_0/cipher_reg_0/resetb_i
    SLICE_X110Y132       FDCE                                         f  fsm_uart_0/cipher_reg_0/cipher_s_reg[263]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_50/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_50/inst/clkout1_buf/O
                         net (fo=5607, routed)        0.986    -0.754    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y132       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[263]/C





