
*** Running vivado
    with args -log hexcounterdisplay.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hexcounterdisplay.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source hexcounterdisplay.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.srcs/constrs_1/new/segdisplay.xdc]
Finished Parsing XDC File [/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.srcs/constrs_1/new/segdisplay.xdc]
Parsing XDC File [/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1242.977 ; gain = 238.086 ; free physical = 739 ; free virtual = 3116
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1297.992 ; gain = 55.016 ; free physical = 716 ; free virtual = 3094
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: c9af2a51

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d6d830d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1704.422 ; gain = 0.000 ; free physical = 338 ; free virtual = 2735

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 16d6d830d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1704.422 ; gain = 0.000 ; free physical = 338 ; free virtual = 2735

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 22 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1f01b7cca

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1704.422 ; gain = 0.000 ; free physical = 338 ; free virtual = 2735

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1f01b7cca

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1704.422 ; gain = 0.000 ; free physical = 338 ; free virtual = 2735

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.422 ; gain = 0.000 ; free physical = 338 ; free virtual = 2735
Ending Logic Optimization Task | Checksum: 1f01b7cca

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1704.422 ; gain = 0.000 ; free physical = 338 ; free virtual = 2735

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f01b7cca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1704.422 ; gain = 0.000 ; free physical = 338 ; free virtual = 2735
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1704.422 ; gain = 461.445 ; free physical = 338 ; free virtual = 2735
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1728.434 ; gain = 0.000 ; free physical = 335 ; free virtual = 2733
INFO: [Common 17-1381] The checkpoint '/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.runs/impl_1/hexcounterdisplay_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.runs/impl_1/hexcounterdisplay_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.438 ; gain = 0.000 ; free physical = 325 ; free virtual = 2722
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.438 ; gain = 0.000 ; free physical = 325 ; free virtual = 2722

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1db2e57e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1757.438 ; gain = 21.000 ; free physical = 302 ; free virtual = 2700

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 2361ab854

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1757.438 ; gain = 21.000 ; free physical = 301 ; free virtual = 2699

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 2361ab854

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1757.438 ; gain = 21.000 ; free physical = 301 ; free virtual = 2699
Phase 1 Placer Initialization | Checksum: 2361ab854

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1757.438 ; gain = 21.000 ; free physical = 298 ; free virtual = 2696

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2cf3a90f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 288 ; free virtual = 2686

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2cf3a90f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 288 ; free virtual = 2686

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18f5358d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 288 ; free virtual = 2686

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a22f8325

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 288 ; free virtual = 2686

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a22f8325

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 288 ; free virtual = 2686

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d2de6646

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 282 ; free virtual = 2679

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d2de6646

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 282 ; free virtual = 2679

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d2de6646

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 282 ; free virtual = 2679
Phase 3 Detail Placement | Checksum: 1d2de6646

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 282 ; free virtual = 2679

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d2de6646

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 282 ; free virtual = 2679

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d2de6646

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 282 ; free virtual = 2679

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d2de6646

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 282 ; free virtual = 2679

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d2de6646

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 282 ; free virtual = 2679
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d2de6646

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 282 ; free virtual = 2679
Ending Placer Task | Checksum: 149fcf8c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.449 ; gain = 45.012 ; free physical = 282 ; free virtual = 2679
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1781.449 ; gain = 0.000 ; free physical = 281 ; free virtual = 2680
INFO: [Common 17-1381] The checkpoint '/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.runs/impl_1/hexcounterdisplay_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1781.449 ; gain = 0.000 ; free physical = 281 ; free virtual = 2678
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1781.449 ; gain = 0.000 ; free physical = 281 ; free virtual = 2679
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1781.449 ; gain = 0.000 ; free physical = 280 ; free virtual = 2678
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 60fe8ca6 ConstDB: 0 ShapeSum: e8fe6c1f RouteDB: 0

Phase 1 Build RT Design

*** Running vivado
    with args -log hexcounterdisplay.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hexcounterdisplay.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source hexcounterdisplay.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.srcs/constrs_1/new/segdisplay.xdc]
Finished Parsing XDC File [/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.srcs/constrs_1/new/segdisplay.xdc]
Parsing XDC File [/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1242.980 ; gain = 238.086 ; free physical = 1287 ; free virtual = 4214
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1296.996 ; gain = 54.016 ; free physical = 1265 ; free virtual = 4192
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: c9af2a51

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d6d830d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1704.426 ; gain = 0.000 ; free physical = 882 ; free virtual = 3835

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 16d6d830d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1704.426 ; gain = 0.000 ; free physical = 882 ; free virtual = 3834

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 22 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1f01b7cca

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1704.426 ; gain = 0.000 ; free physical = 882 ; free virtual = 3835

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1f01b7cca

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1704.426 ; gain = 0.000 ; free physical = 882 ; free virtual = 3835

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1704.426 ; gain = 0.000 ; free physical = 882 ; free virtual = 3835
Ending Logic Optimization Task | Checksum: 1f01b7cca

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1704.426 ; gain = 0.000 ; free physical = 882 ; free virtual = 3835

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f01b7cca

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1704.426 ; gain = 0.000 ; free physical = 882 ; free virtual = 3835
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1704.426 ; gain = 461.445 ; free physical = 881 ; free virtual = 3835
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1728.438 ; gain = 0.000 ; free physical = 880 ; free virtual = 3835
INFO: [Common 17-1381] The checkpoint '/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.runs/impl_1/hexcounterdisplay_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.runs/impl_1/hexcounterdisplay_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.441 ; gain = 0.000 ; free physical = 860 ; free virtual = 3818
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.441 ; gain = 0.000 ; free physical = 860 ; free virtual = 3818

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1db2e57e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1757.441 ; gain = 21.000 ; free physical = 855 ; free virtual = 3818

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 2361ab854

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.074 ; gain = 28.633 ; free physical = 843 ; free virtual = 3809

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 2361ab854

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.074 ; gain = 28.633 ; free physical = 843 ; free virtual = 3809
Phase 1 Placer Initialization | Checksum: 2361ab854

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.074 ; gain = 28.633 ; free physical = 842 ; free virtual = 3808

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2cf3a90f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 833 ; free virtual = 3802

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2cf3a90f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 833 ; free virtual = 3802

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18f5358d2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 833 ; free virtual = 3802

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a22f8325

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 833 ; free virtual = 3802

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a22f8325

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 833 ; free virtual = 3802

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d2de6646

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 827 ; free virtual = 3797

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d2de6646

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 827 ; free virtual = 3797

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d2de6646

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 827 ; free virtual = 3797
Phase 3 Detail Placement | Checksum: 1d2de6646

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 827 ; free virtual = 3797

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d2de6646

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 827 ; free virtual = 3797

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d2de6646

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 827 ; free virtual = 3797

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d2de6646

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 827 ; free virtual = 3797

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d2de6646

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 827 ; free virtual = 3797
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d2de6646

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 827 ; free virtual = 3797
Ending Placer Task | Checksum: 149fcf8c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.086 ; gain = 52.645 ; free physical = 827 ; free virtual = 3797
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1789.086 ; gain = 0.000 ; free physical = 825 ; free virtual = 3797
INFO: [Common 17-1381] The checkpoint '/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.runs/impl_1/hexcounterdisplay_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1789.086 ; gain = 0.000 ; free physical = 825 ; free virtual = 3795
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1789.086 ; gain = 0.000 ; free physical = 825 ; free virtual = 3795
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1789.086 ; gain = 0.000 ; free physical = 825 ; free virtual = 3796
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 60fe8ca6 ConstDB: 0 ShapeSum: e8fe6c1f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13537f9a5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1866.750 ; gain = 77.664 ; free physical = 700 ; free virtual = 3674

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13537f9a5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1869.750 ; gain = 80.664 ; free physical = 700 ; free virtual = 3674

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13537f9a5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1884.750 ; gain = 95.664 ; free physical = 683 ; free virtual = 3659

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13537f9a5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1884.750 ; gain = 95.664 ; free physical = 683 ; free virtual = 3659
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f9958fa2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.280  | TNS=0.000  | WHS=-0.003 | THS=-0.031 |

Phase 2 Router Initialization | Checksum: 205337dd0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b746136a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16a7c0640

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.216  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16a7c0640

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651
Phase 4 Rip-up And Reroute | Checksum: 16a7c0640

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16a7c0640

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16a7c0640

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651
Phase 5 Delay and Skew Optimization | Checksum: 16a7c0640

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11b4cf9f5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.311  | TNS=0.000  | WHS=0.237  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11b4cf9f5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651
Phase 6 Post Hold Fix | Checksum: 11b4cf9f5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00130565 %
  Global Horizontal Routing Utilization  = 0.00227337 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11b4cf9f5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 675 ; free virtual = 3651

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11b4cf9f5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 673 ; free virtual = 3649

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1adffc3ce

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 673 ; free virtual = 3649

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.311  | TNS=0.000  | WHS=0.237  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1adffc3ce

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 673 ; free virtual = 3649
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1892.016 ; gain = 102.930 ; free physical = 673 ; free virtual = 3649

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 1911.906 ; gain = 122.820 ; free physical = 673 ; free virtual = 3649
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1919.816 ; gain = 0.000 ; free physical = 671 ; free virtual = 3649
INFO: [Common 17-1381] The checkpoint '/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.runs/impl_1/hexcounterdisplay_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.runs/impl_1/hexcounterdisplay_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.runs/impl_1/hexcounterdisplay_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file hexcounterdisplay_power_routed.rpt -pb hexcounterdisplay_power_summary_routed.pb -rpx hexcounterdisplay_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile hexcounterdisplay.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hexcounterdisplay.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/siqingxu/Desktop/Comp541/Comp541/Lab4B/Lab4B.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Feb  8 23:37:47 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2269.656 ; gain = 317.820 ; free physical = 316 ; free virtual = 3306
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file hexcounterdisplay.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Feb  8 23:37:47 2017...
