Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Sun Mar 14 21:10:43 2021
| Host         : andrew-debian running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file MNIST_Solver_timing_summary_routed.rpt -pb MNIST_Solver_timing_summary_routed.pb -rpx MNIST_Solver_timing_summary_routed.rpx -warn_on_violation
| Design       : MNIST_Solver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.920        0.000                      0                 1266        0.152        0.000                      0                 1266        3.500        0.000                       0                   224  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.920        0.000                      0                 1266        0.152        0.000                      0                 1266        3.500        0.000                       0                   224  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 2.652ns (44.264%)  route 3.339ns (55.736%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.723     4.782    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.216 r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[10]
                         net (fo=1, routed)           0.899     6.115    channel1/kernel/mult_outs[2][2]_8[10]
    SLICE_X11Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.239 r  channel1/kernel/ram_i_39/O
                         net (fo=1, routed)           0.000     6.239    channel1/kernel/ram_i_39_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.789 r  channel1/kernel/ram_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.789    channel1/kernel/ram_i_32_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  channel1/kernel/ram_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.903    channel1/kernel/ram_i_31_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  channel1/kernel/ram_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.017    channel1/kernel/ram_i_30_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  channel1/kernel/ram_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.131    channel1/kernel/ram_i_29_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  channel1/kernel/ram_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.245    channel1/kernel/ram_i_27_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  channel1/kernel/ram_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.359    channel1/kernel/ram_i_41_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  channel1/kernel/ram_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.473    channel1/kernel/ram_i_42_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.786 r  channel1/kernel/ram_i_40/O[3]
                         net (fo=1, routed)           0.680     8.466    channel1/kernel/ram_i_40_n_4
    SLICE_X10Y106        LUT4 (Prop_lut4_I0_O)        0.306     8.772 r  channel1/kernel/ram_i_37/O
                         net (fo=1, routed)           0.663     9.435    channel1/kernel/ram_i_37_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  channel1/kernel/ram_i_28/O
                         net (fo=17, routed)          0.496    10.055    channel1/kernel/ram_i_28_n_0
    SLICE_X10Y105        LUT3 (Prop_lut3_I2_O)        0.117    10.172 r  channel1/kernel/ram_i_22/O
                         net (fo=1, routed)           0.601    10.773    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.552    12.368    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.321    12.690    
                         clock uncertainty           -0.035    12.654    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.961    11.693    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 2.654ns (44.477%)  route 3.313ns (55.523%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.723     4.782    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.216 r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[10]
                         net (fo=1, routed)           0.899     6.115    channel1/kernel/mult_outs[2][2]_8[10]
    SLICE_X11Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.239 r  channel1/kernel/ram_i_39/O
                         net (fo=1, routed)           0.000     6.239    channel1/kernel/ram_i_39_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.789 r  channel1/kernel/ram_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.789    channel1/kernel/ram_i_32_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  channel1/kernel/ram_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.903    channel1/kernel/ram_i_31_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  channel1/kernel/ram_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.017    channel1/kernel/ram_i_30_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  channel1/kernel/ram_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.131    channel1/kernel/ram_i_29_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  channel1/kernel/ram_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.245    channel1/kernel/ram_i_27_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  channel1/kernel/ram_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.359    channel1/kernel/ram_i_41_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  channel1/kernel/ram_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.473    channel1/kernel/ram_i_42_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.786 r  channel1/kernel/ram_i_40/O[3]
                         net (fo=1, routed)           0.680     8.466    channel1/kernel/ram_i_40_n_4
    SLICE_X10Y106        LUT4 (Prop_lut4_I0_O)        0.306     8.772 r  channel1/kernel/ram_i_37/O
                         net (fo=1, routed)           0.663     9.435    channel1/kernel/ram_i_37_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  channel1/kernel/ram_i_28/O
                         net (fo=17, routed)          0.489    10.047    channel1/kernel/ram_i_28_n_0
    SLICE_X9Y105         LUT3 (Prop_lut3_I2_O)        0.119    10.166 r  channel1/kernel/ram_i_15/O
                         net (fo=1, routed)           0.582    10.749    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.552    12.368    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.321    12.690    
                         clock uncertainty           -0.035    12.654    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.945    11.709    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.709    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 2.652ns (44.816%)  route 3.266ns (55.184%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.723     4.782    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.216 r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[10]
                         net (fo=1, routed)           0.899     6.115    channel1/kernel/mult_outs[2][2]_8[10]
    SLICE_X11Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.239 r  channel1/kernel/ram_i_39/O
                         net (fo=1, routed)           0.000     6.239    channel1/kernel/ram_i_39_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.789 r  channel1/kernel/ram_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.789    channel1/kernel/ram_i_32_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  channel1/kernel/ram_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.903    channel1/kernel/ram_i_31_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  channel1/kernel/ram_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.017    channel1/kernel/ram_i_30_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  channel1/kernel/ram_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.131    channel1/kernel/ram_i_29_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  channel1/kernel/ram_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.245    channel1/kernel/ram_i_27_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  channel1/kernel/ram_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.359    channel1/kernel/ram_i_41_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  channel1/kernel/ram_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.473    channel1/kernel/ram_i_42_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.786 r  channel1/kernel/ram_i_40/O[3]
                         net (fo=1, routed)           0.680     8.466    channel1/kernel/ram_i_40_n_4
    SLICE_X10Y106        LUT4 (Prop_lut4_I0_O)        0.306     8.772 r  channel1/kernel/ram_i_37/O
                         net (fo=1, routed)           0.663     9.435    channel1/kernel/ram_i_37_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  channel1/kernel/ram_i_28/O
                         net (fo=17, routed)          0.704    10.263    channel1/kernel/ram_i_28_n_0
    SLICE_X10Y105        LUT3 (Prop_lut3_I2_O)        0.117    10.380 r  channel1/kernel/ram_i_24/O
                         net (fo=1, routed)           0.320    10.699    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.552    12.368    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.321    12.690    
                         clock uncertainty           -0.035    12.654    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.944    11.710    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 2.651ns (45.001%)  route 3.240ns (54.999%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.723     4.782    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.216 r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[10]
                         net (fo=1, routed)           0.899     6.115    channel1/kernel/mult_outs[2][2]_8[10]
    SLICE_X11Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.239 r  channel1/kernel/ram_i_39/O
                         net (fo=1, routed)           0.000     6.239    channel1/kernel/ram_i_39_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.789 r  channel1/kernel/ram_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.789    channel1/kernel/ram_i_32_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  channel1/kernel/ram_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.903    channel1/kernel/ram_i_31_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  channel1/kernel/ram_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.017    channel1/kernel/ram_i_30_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  channel1/kernel/ram_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.131    channel1/kernel/ram_i_29_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  channel1/kernel/ram_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.245    channel1/kernel/ram_i_27_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  channel1/kernel/ram_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.359    channel1/kernel/ram_i_41_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  channel1/kernel/ram_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.473    channel1/kernel/ram_i_42_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.786 r  channel1/kernel/ram_i_40/O[3]
                         net (fo=1, routed)           0.680     8.466    channel1/kernel/ram_i_40_n_4
    SLICE_X10Y106        LUT4 (Prop_lut4_I0_O)        0.306     8.772 r  channel1/kernel/ram_i_37/O
                         net (fo=1, routed)           0.663     9.435    channel1/kernel/ram_i_37_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  channel1/kernel/ram_i_28/O
                         net (fo=17, routed)          0.485    10.043    channel1/kernel/ram_i_28_n_0
    SLICE_X8Y106         LUT3 (Prop_lut3_I2_O)        0.116    10.159 r  channel1/kernel/ram_i_25/O
                         net (fo=1, routed)           0.513    10.673    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.552    12.368    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.321    12.690    
                         clock uncertainty           -0.035    12.654    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.941    11.713    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.659ns (43.829%)  route 3.408ns (56.171%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.723     4.782    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.216 r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[10]
                         net (fo=1, routed)           0.899     6.115    channel1/kernel/mult_outs[2][2]_8[10]
    SLICE_X11Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.239 r  channel1/kernel/ram_i_39/O
                         net (fo=1, routed)           0.000     6.239    channel1/kernel/ram_i_39_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.789 r  channel1/kernel/ram_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.789    channel1/kernel/ram_i_32_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  channel1/kernel/ram_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.903    channel1/kernel/ram_i_31_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  channel1/kernel/ram_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.017    channel1/kernel/ram_i_30_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  channel1/kernel/ram_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.131    channel1/kernel/ram_i_29_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  channel1/kernel/ram_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.245    channel1/kernel/ram_i_27_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  channel1/kernel/ram_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.359    channel1/kernel/ram_i_41_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  channel1/kernel/ram_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.473    channel1/kernel/ram_i_42_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.786 r  channel1/kernel/ram_i_40/O[3]
                         net (fo=1, routed)           0.680     8.466    channel1/kernel/ram_i_40_n_4
    SLICE_X10Y106        LUT4 (Prop_lut4_I0_O)        0.306     8.772 r  channel1/kernel/ram_i_37/O
                         net (fo=1, routed)           0.663     9.435    channel1/kernel/ram_i_37_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  channel1/kernel/ram_i_28/O
                         net (fo=17, routed)          0.704    10.263    channel1/kernel/ram_i_28_n_0
    SLICE_X10Y105        LUT3 (Prop_lut3_I2_O)        0.124    10.387 r  channel1/kernel/ram_i_19/O
                         net (fo=1, routed)           0.462    10.848    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.552    12.368    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.321    12.690    
                         clock uncertainty           -0.035    12.654    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    11.917    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 2.659ns (43.831%)  route 3.407ns (56.169%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.723     4.782    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.216 r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[10]
                         net (fo=1, routed)           0.899     6.115    channel1/kernel/mult_outs[2][2]_8[10]
    SLICE_X11Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.239 r  channel1/kernel/ram_i_39/O
                         net (fo=1, routed)           0.000     6.239    channel1/kernel/ram_i_39_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.789 r  channel1/kernel/ram_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.789    channel1/kernel/ram_i_32_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  channel1/kernel/ram_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.903    channel1/kernel/ram_i_31_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  channel1/kernel/ram_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.017    channel1/kernel/ram_i_30_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  channel1/kernel/ram_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.131    channel1/kernel/ram_i_29_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  channel1/kernel/ram_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.245    channel1/kernel/ram_i_27_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  channel1/kernel/ram_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.359    channel1/kernel/ram_i_41_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  channel1/kernel/ram_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.473    channel1/kernel/ram_i_42_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.786 r  channel1/kernel/ram_i_40/O[3]
                         net (fo=1, routed)           0.680     8.466    channel1/kernel/ram_i_40_n_4
    SLICE_X10Y106        LUT4 (Prop_lut4_I0_O)        0.306     8.772 r  channel1/kernel/ram_i_37/O
                         net (fo=1, routed)           0.663     9.435    channel1/kernel/ram_i_37_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  channel1/kernel/ram_i_28/O
                         net (fo=17, routed)          0.669    10.228    channel1/kernel/ram_i_28_n_0
    SLICE_X10Y102        LUT3 (Prop_lut3_I2_O)        0.124    10.352 r  channel1/kernel/ram_i_16/O
                         net (fo=1, routed)           0.496    10.848    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.552    12.368    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.321    12.690    
                         clock uncertainty           -0.035    12.654    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.737    11.917    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 2.659ns (43.871%)  route 3.402ns (56.129%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.723     4.782    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.216 r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[10]
                         net (fo=1, routed)           0.899     6.115    channel1/kernel/mult_outs[2][2]_8[10]
    SLICE_X11Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.239 r  channel1/kernel/ram_i_39/O
                         net (fo=1, routed)           0.000     6.239    channel1/kernel/ram_i_39_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.789 r  channel1/kernel/ram_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.789    channel1/kernel/ram_i_32_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  channel1/kernel/ram_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.903    channel1/kernel/ram_i_31_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  channel1/kernel/ram_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.017    channel1/kernel/ram_i_30_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  channel1/kernel/ram_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.131    channel1/kernel/ram_i_29_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  channel1/kernel/ram_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.245    channel1/kernel/ram_i_27_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  channel1/kernel/ram_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.359    channel1/kernel/ram_i_41_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  channel1/kernel/ram_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.473    channel1/kernel/ram_i_42_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.786 r  channel1/kernel/ram_i_40/O[3]
                         net (fo=1, routed)           0.680     8.466    channel1/kernel/ram_i_40_n_4
    SLICE_X10Y106        LUT4 (Prop_lut4_I0_O)        0.306     8.772 r  channel1/kernel/ram_i_37/O
                         net (fo=1, routed)           0.663     9.435    channel1/kernel/ram_i_37_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  channel1/kernel/ram_i_28/O
                         net (fo=17, routed)          0.666    10.225    channel1/kernel/ram_i_28_n_0
    SLICE_X10Y102        LUT3 (Prop_lut3_I2_O)        0.124    10.349 r  channel1/kernel/ram_i_18/O
                         net (fo=1, routed)           0.493    10.843    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.552    12.368    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.321    12.690    
                         clock uncertainty           -0.035    12.654    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    11.917    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 2.651ns (45.367%)  route 3.192ns (54.633%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.723     4.782    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.216 r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[10]
                         net (fo=1, routed)           0.899     6.115    channel1/kernel/mult_outs[2][2]_8[10]
    SLICE_X11Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.239 r  channel1/kernel/ram_i_39/O
                         net (fo=1, routed)           0.000     6.239    channel1/kernel/ram_i_39_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.789 r  channel1/kernel/ram_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.789    channel1/kernel/ram_i_32_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  channel1/kernel/ram_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.903    channel1/kernel/ram_i_31_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  channel1/kernel/ram_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.017    channel1/kernel/ram_i_30_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  channel1/kernel/ram_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.131    channel1/kernel/ram_i_29_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  channel1/kernel/ram_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.245    channel1/kernel/ram_i_27_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  channel1/kernel/ram_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.359    channel1/kernel/ram_i_41_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  channel1/kernel/ram_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.473    channel1/kernel/ram_i_42_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.786 r  channel1/kernel/ram_i_40/O[3]
                         net (fo=1, routed)           0.680     8.466    channel1/kernel/ram_i_40_n_4
    SLICE_X10Y106        LUT4 (Prop_lut4_I0_O)        0.306     8.772 r  channel1/kernel/ram_i_37/O
                         net (fo=1, routed)           0.663     9.435    channel1/kernel/ram_i_37_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  channel1/kernel/ram_i_28/O
                         net (fo=17, routed)          0.485    10.044    channel1/kernel/ram_i_28_n_0
    SLICE_X10Y105        LUT3 (Prop_lut3_I2_O)        0.116    10.160 r  channel1/kernel/ram_i_10/O
                         net (fo=1, routed)           0.465    10.625    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[15]
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.552    12.368    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.321    12.690    
                         clock uncertainty           -0.035    12.654    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.941    11.713    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.659ns (44.112%)  route 3.369ns (55.888%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.723     4.782    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.216 r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[10]
                         net (fo=1, routed)           0.899     6.115    channel1/kernel/mult_outs[2][2]_8[10]
    SLICE_X11Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.239 r  channel1/kernel/ram_i_39/O
                         net (fo=1, routed)           0.000     6.239    channel1/kernel/ram_i_39_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.789 r  channel1/kernel/ram_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.789    channel1/kernel/ram_i_32_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  channel1/kernel/ram_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.903    channel1/kernel/ram_i_31_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  channel1/kernel/ram_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.017    channel1/kernel/ram_i_30_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  channel1/kernel/ram_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.131    channel1/kernel/ram_i_29_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  channel1/kernel/ram_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.245    channel1/kernel/ram_i_27_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  channel1/kernel/ram_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.359    channel1/kernel/ram_i_41_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  channel1/kernel/ram_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.473    channel1/kernel/ram_i_42_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.786 r  channel1/kernel/ram_i_40/O[3]
                         net (fo=1, routed)           0.680     8.466    channel1/kernel/ram_i_40_n_4
    SLICE_X10Y106        LUT4 (Prop_lut4_I0_O)        0.306     8.772 r  channel1/kernel/ram_i_37/O
                         net (fo=1, routed)           0.663     9.435    channel1/kernel/ram_i_37_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  channel1/kernel/ram_i_28/O
                         net (fo=17, routed)          0.496    10.055    channel1/kernel/ram_i_28_n_0
    SLICE_X10Y105        LUT3 (Prop_lut3_I2_O)        0.124    10.179 r  channel1/kernel/ram_i_17/O
                         net (fo=1, routed)           0.630    10.810    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.552    12.368    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.321    12.690    
                         clock uncertainty           -0.035    12.654    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    11.917    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 2.659ns (44.401%)  route 3.330ns (55.599%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.723     4.782    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.216 r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[10]
                         net (fo=1, routed)           0.899     6.115    channel1/kernel/mult_outs[2][2]_8[10]
    SLICE_X11Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.239 r  channel1/kernel/ram_i_39/O
                         net (fo=1, routed)           0.000     6.239    channel1/kernel/ram_i_39_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.789 r  channel1/kernel/ram_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.789    channel1/kernel/ram_i_32_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  channel1/kernel/ram_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.903    channel1/kernel/ram_i_31_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  channel1/kernel/ram_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.017    channel1/kernel/ram_i_30_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  channel1/kernel/ram_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.131    channel1/kernel/ram_i_29_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  channel1/kernel/ram_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.245    channel1/kernel/ram_i_27_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  channel1/kernel/ram_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.359    channel1/kernel/ram_i_41_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  channel1/kernel/ram_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.473    channel1/kernel/ram_i_42_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.786 r  channel1/kernel/ram_i_40/O[3]
                         net (fo=1, routed)           0.680     8.466    channel1/kernel/ram_i_40_n_4
    SLICE_X10Y106        LUT4 (Prop_lut4_I0_O)        0.306     8.772 r  channel1/kernel/ram_i_37/O
                         net (fo=1, routed)           0.663     9.435    channel1/kernel/ram_i_37_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  channel1/kernel/ram_i_28/O
                         net (fo=17, routed)          0.485    10.044    channel1/kernel/ram_i_28_n_0
    SLICE_X10Y105        LUT3 (Prop_lut3_I2_O)        0.124    10.168 r  channel1/kernel/ram_i_11/O
                         net (fo=1, routed)           0.602    10.770    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[14]
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.552    12.368    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.321    12.690    
                         clock uncertainty           -0.035    12.654    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.737    11.917    out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  1.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 channel1/kernel_in_reg[2][0][9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.876%)  route 0.204ns (59.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.574     1.416    channel1/CLK
    SLICE_X9Y97          FDRE                                         r  channel1/kernel_in_reg[2][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  channel1/kernel_in_reg[2][0][9]/Q
                         net (fo=1, routed)           0.204     1.761    channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[9]
    DSP48_X0Y39          DSP48E1                                      r  channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.934     2.023    channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y39          DSP48E1                                      r  channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.480     1.543    
    DSP48_X0Y39          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                      0.066     1.609    channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 channel1/kernel_in_reg[2][0][1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.573     1.415    channel1/CLK
    SLICE_X11Y96         FDRE                                         r  channel1/kernel_in_reg[2][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  channel1/kernel_in_reg[2][0][1]/Q
                         net (fo=1, routed)           0.187     1.743    channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[1]
    DSP48_X0Y39          DSP48E1                                      r  channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.934     2.023    channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y39          DSP48E1                                      r  channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.501     1.522    
    DSP48_X0Y39          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     1.588    channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 channel1/kernel_in_reg[2][2][11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.571     1.413    channel1/CLK
    SLICE_X11Y103        FDRE                                         r  channel1/kernel_in_reg[2][2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141     1.554 r  channel1/kernel_in_reg[2][2][11]/Q
                         net (fo=1, routed)           0.187     1.741    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[11]
    DSP48_X0Y41          DSP48E1                                      r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.931     2.020    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.501     1.519    
    DSP48_X0Y41          DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.066     1.585    channel1/kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 channel1/kernel_in_reg[2][0][2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.864%)  route 0.188ns (57.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.573     1.415    channel1/CLK
    SLICE_X11Y96         FDRE                                         r  channel1/kernel_in_reg[2][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  channel1/kernel_in_reg[2][0][2]/Q
                         net (fo=1, routed)           0.188     1.744    channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[2]
    DSP48_X0Y39          DSP48E1                                      r  channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.934     2.023    channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y39          DSP48E1                                      r  channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.501     1.522    
    DSP48_X0Y39          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066     1.588    channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 channel1/kernel_in_reg[2][1][13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.571     1.413    channel1/CLK
    SLICE_X11Y104        FDRE                                         r  channel1/kernel_in_reg[2][1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141     1.554 r  channel1/kernel_in_reg[2][1][13]/Q
                         net (fo=1, routed)           0.189     1.743    channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[13]
    DSP48_X0Y40          DSP48E1                                      r  channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.932     2.021    channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y40          DSP48E1                                      r  channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.501     1.520    
    DSP48_X0Y40          DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                      0.066     1.586    channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 channel1/kernel_in_reg[2][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.573     1.415    channel1/CLK
    SLICE_X11Y96         FDRE                                         r  channel1/kernel_in_reg[2][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  channel1/kernel_in_reg[2][0][0]/Q
                         net (fo=1, routed)           0.189     1.745    channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[0]
    DSP48_X0Y39          DSP48E1                                      r  channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.934     2.023    channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y39          DSP48E1                                      r  channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.501     1.522    
    DSP48_X0Y39          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     1.588    channel1/kernel/M2_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 channel1/kernel_in_reg[2][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.864%)  route 0.188ns (57.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.572     1.414    channel1/CLK
    SLICE_X11Y102        FDRE                                         r  channel1/kernel_in_reg[2][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141     1.555 r  channel1/kernel_in_reg[2][1][6]/Q
                         net (fo=1, routed)           0.188     1.743    channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[6]
    DSP48_X0Y40          DSP48E1                                      r  channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.932     2.021    channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y40          DSP48E1                                      r  channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.501     1.520    
    DSP48_X0Y40          DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                      0.066     1.586    channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 channel1/kernel_in_reg[2][1][11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.572     1.414    channel1/CLK
    SLICE_X11Y102        FDRE                                         r  channel1/kernel_in_reg[2][1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141     1.555 r  channel1/kernel_in_reg[2][1][11]/Q
                         net (fo=1, routed)           0.189     1.744    channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[11]
    DSP48_X0Y40          DSP48E1                                      r  channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.932     2.021    channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y40          DSP48E1                                      r  channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.501     1.520    
    DSP48_X0Y40          DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.066     1.586    channel1/kernel/M2_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 channel1/kernel_in_reg[0][2][15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channel1/kernel/M0_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.571     1.413    channel1/CLK
    SLICE_X11Y88         FDRE                                         r  channel1/kernel_in_reg[0][2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  channel1/kernel_in_reg[0][2][15]/Q
                         net (fo=1, routed)           0.189     1.743    channel1/kernel/M0_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[15]
    DSP48_X0Y35          DSP48E1                                      r  channel1/kernel/M0_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.931     2.020    channel1/kernel/M0_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y35          DSP48E1                                      r  channel1/kernel/M0_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.501     1.519    
    DSP48_X0Y35          DSP48E1 (Hold_dsp48e1_CLK_A[15])
                                                      0.066     1.585    channel1/kernel/M0_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 channel1/kernel_in_reg[1][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channel1/kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.572     1.414    channel1/CLK
    SLICE_X11Y92         FDRE                                         r  channel1/kernel_in_reg[1][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  channel1/kernel_in_reg[1][0][11]/Q
                         net (fo=1, routed)           0.189     1.744    channel1/kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[11]
    DSP48_X0Y36          DSP48E1                                      r  channel1/kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.932     2.021    channel1/kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y36          DSP48E1                                      r  channel1/kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.501     1.520    
    DSP48_X0Y36          DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.066     1.586    channel1/kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y38   in_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y38   in_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y42   out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y42   out_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X0Y34    channel1/kernel/M0_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X0Y35    channel1/kernel/M0_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X0Y36    channel1/kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X0Y37    channel1/kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X0Y38    channel1/kernel/M1_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y85   channel1/kernel_in_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y85   channel1/kernel_in_reg[0][0][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y85   channel1/kernel_in_reg[0][0][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y85   channel1/kernel_in_reg[0][0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y85   channel1/kernel_in_reg[0][0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y85   channel1/kernel_in_reg[0][0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y85   channel1/kernel_in_reg[0][0][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y85   channel1/kernel_in_reg[0][0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y85   channel1/kernel_in_reg[0][1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y87   channel1/kernel_in_reg[0][1][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y98   channel1/cell_col_offset_old_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y98   channel1/cell_col_offset_old_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y97   channel1/cell_col_offset_old_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y97   channel1/cell_col_offset_old_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y97   channel1/cell_col_offset_old_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y99    channel1/cell_col_offset_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y99    channel1/cell_col_offset_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y99    channel1/cell_col_offset_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y99    channel1/cell_col_offset_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y99    channel1/cell_col_offset_reg[4]/C



