<profile>

<section name = "Vitis HLS Report for 'iris_module'" level="0">
<item name = "Date">Thu Jul 28 18:23:12 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">iris_hls_vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">138, 138, 1.380 us, 1.380 us, 139, 139, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 696, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 894, 1614, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 874, -</column>
<column name="Register">-, -, 969, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_184_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_190_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_196_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_228_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln19_11_fu_401_p2">-, 0, 0, 38, 1, 31</column>
<column name="sub_ln19_13_fu_422_p2">-, 0, 0, 38, 1, 31</column>
<column name="sub_ln19_15_fu_447_p2">-, 0, 0, 38, 1, 31</column>
<column name="sub_ln19_1_fu_288_p2">-, 0, 0, 38, 1, 31</column>
<column name="sub_ln19_3_fu_313_p2">-, 0, 0, 38, 1, 31</column>
<column name="sub_ln19_5_fu_334_p2">-, 0, 0, 38, 1, 31</column>
<column name="sub_ln19_7_fu_359_p2">-, 0, 0, 38, 1, 31</column>
<column name="sub_ln19_9_fu_380_p2">-, 0, 0, 38, 1, 31</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="avg_1_fu_323_p3">select, 0, 0, 31, 1, 31</column>
<column name="avg_2_fu_344_p3">select, 0, 0, 31, 1, 31</column>
<column name="avg_3_fu_369_p3">select, 0, 0, 31, 1, 31</column>
<column name="avg_4_fu_390_p3">select, 0, 0, 31, 1, 31</column>
<column name="avg_5_fu_411_p3">select, 0, 0, 31, 1, 31</column>
<column name="avg_6_fu_432_p3">select, 0, 0, 31, 1, 31</column>
<column name="avg_7_fu_457_p3">select, 0, 0, 31, 1, 31</column>
<column name="avg_fu_298_p3">select, 0, 0, 31, 1, 31</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">748, 140, 1, 140</column>
<column name="gmem_WDATA">81, 17, 32, 544</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">139, 0, 139, 0</column>
<column name="avg_1_reg_523">31, 0, 31, 0</column>
<column name="avg_2_reg_533">31, 0, 31, 0</column>
<column name="avg_3_reg_548">31, 0, 31, 0</column>
<column name="avg_4_reg_558">31, 0, 31, 0</column>
<column name="avg_5_reg_568">31, 0, 31, 0</column>
<column name="avg_6_reg_578">31, 0, 31, 0</column>
<column name="avg_7_reg_593">31, 0, 31, 0</column>
<column name="avg_reg_508">31, 0, 31, 0</column>
<column name="gmem_addr_1_reg_490">64, 0, 64, 0</column>
<column name="gmem_addr_reg_484">64, 0, 64, 0</column>
<column name="reg_168">32, 0, 32, 0</column>
<column name="reg_172">32, 0, 32, 0</column>
<column name="reg_176">32, 0, 32, 0</column>
<column name="reg_180">32, 0, 32, 0</column>
<column name="reg_220">32, 0, 32, 0</column>
<column name="reg_224">30, 0, 30, 0</column>
<column name="sext_ln19_1_reg_513">32, 0, 32, 0</column>
<column name="sext_ln19_2_reg_543">32, 0, 32, 0</column>
<column name="sext_ln19_3_reg_583">32, 0, 32, 0</column>
<column name="sext_ln19_4_reg_598">32, 0, 32, 0</column>
<column name="sext_ln19_5_reg_603">32, 0, 32, 0</column>
<column name="sext_ln19_6_reg_608">32, 0, 32, 0</column>
<column name="sext_ln19_7_reg_613">32, 0, 32, 0</column>
<column name="sext_ln19_8_reg_618">32, 0, 32, 0</column>
<column name="tmp_1_reg_518">1, 0, 1, 0</column>
<column name="tmp_2_reg_528">1, 0, 1, 0</column>
<column name="tmp_3_reg_538">1, 0, 1, 0</column>
<column name="tmp_4_reg_553">1, 0, 1, 0</column>
<column name="tmp_5_reg_563">1, 0, 1, 0</column>
<column name="tmp_6_reg_573">1, 0, 1, 0</column>
<column name="tmp_7_reg_588">1, 0, 1, 0</column>
<column name="tmp_reg_503">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, iris_module, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, iris_module, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, iris_module, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
