#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* TACT */
TACT__0__DR EQU CYREG_GPIO_PRT2_DR
TACT__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TACT__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TACT__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TACT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TACT__0__HSIOM_MASK EQU 0x000000F0
TACT__0__HSIOM_SHIFT EQU 4
TACT__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TACT__0__INTR EQU CYREG_GPIO_PRT2_INTR
TACT__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TACT__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TACT__0__MASK EQU 0x02
TACT__0__PC EQU CYREG_GPIO_PRT2_PC
TACT__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TACT__0__PORT EQU 2
TACT__0__PS EQU CYREG_GPIO_PRT2_PS
TACT__0__SHIFT EQU 1
TACT__DR EQU CYREG_GPIO_PRT2_DR
TACT__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TACT__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TACT__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TACT__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TACT__INTR EQU CYREG_GPIO_PRT2_INTR
TACT__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TACT__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TACT__MASK EQU 0x02
TACT__PC EQU CYREG_GPIO_PRT2_PC
TACT__PC2 EQU CYREG_GPIO_PRT2_PC2
TACT__PORT EQU 2
TACT__PS EQU CYREG_GPIO_PRT2_PS
TACT__SHIFT EQU 1

/* UART_1_rx */
UART_1_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_1_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_1_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_1_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_1_rx__0__HSIOM_GPIO EQU 0
UART_1_rx__0__HSIOM_I2C EQU 14
UART_1_rx__0__HSIOM_I2C_SCL EQU 14
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__HSIOM_SPI EQU 15
UART_1_rx__0__HSIOM_SPI_MOSI EQU 15
UART_1_rx__0__HSIOM_UART EQU 9
UART_1_rx__0__HSIOM_UART_RX EQU 9
UART_1_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_1_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_1_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_1_rx__0__PORT EQU 1
UART_1_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_1_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_1_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_1_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_1_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_1_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_1_rx__MASK EQU 0x01
UART_1_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_1_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_1_rx__PORT EQU 1
UART_1_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_1_rx__SHIFT EQU 0

/* UART_1_SCB */
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_1_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_1_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_1_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_1_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_1_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_1_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_1_SCB_IRQ */
UART_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
UART_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
UART_1_SCB_IRQ__INTC_MASK EQU 0x80
UART_1_SCB_IRQ__INTC_NUMBER EQU 7
UART_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
UART_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR1
UART_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
UART_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* UART_1_SCBCLK */
UART_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
UART_1_SCBCLK__DIV_ID EQU 0x00000042
UART_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_1_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_1_tx */
UART_1_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_1_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_1_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_1_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_1_tx__0__HSIOM_GPIO EQU 0
UART_1_tx__0__HSIOM_I2C EQU 14
UART_1_tx__0__HSIOM_I2C_SDA EQU 14
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__HSIOM_SPI EQU 15
UART_1_tx__0__HSIOM_SPI_MISO EQU 15
UART_1_tx__0__HSIOM_UART EQU 9
UART_1_tx__0__HSIOM_UART_TX EQU 9
UART_1_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_1_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_1_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_1_tx__0__PORT EQU 1
UART_1_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_1_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_1_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_1_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_1_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_1_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_1_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_1_tx__PORT EQU 1
UART_1_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_1_tx__SHIFT EQU 1

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Timer_1_cy_m0s8_tcpwm_1 */
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* CapSense_CintA */
CapSense_CintA__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_CintA__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_CintA__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_CintA__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_CintA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_CintA__0__HSIOM_MASK EQU 0x00000F00
CapSense_CintA__0__HSIOM_SHIFT EQU 8
CapSense_CintA__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintA__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_CintA__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintA__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_CintA__0__MASK EQU 0x04
CapSense_CintA__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_CintA__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_CintA__0__PORT EQU 4
CapSense_CintA__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_CintA__0__SHIFT EQU 2
CapSense_CintA__DR EQU CYREG_GPIO_PRT4_DR
CapSense_CintA__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_CintA__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_CintA__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_CintA__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintA__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_CintA__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintA__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_CintA__MASK EQU 0x04
CapSense_CintA__PC EQU CYREG_GPIO_PRT4_PC
CapSense_CintA__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_CintA__PORT EQU 4
CapSense_CintA__PS EQU CYREG_GPIO_PRT4_PS
CapSense_CintA__SHIFT EQU 2

/* CapSense_CintB */
CapSense_CintB__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_CintB__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_CintB__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_CintB__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_CintB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_CintB__0__HSIOM_MASK EQU 0x0000F000
CapSense_CintB__0__HSIOM_SHIFT EQU 12
CapSense_CintB__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintB__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_CintB__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintB__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_CintB__0__MASK EQU 0x08
CapSense_CintB__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_CintB__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_CintB__0__PORT EQU 4
CapSense_CintB__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_CintB__0__SHIFT EQU 3
CapSense_CintB__DR EQU CYREG_GPIO_PRT4_DR
CapSense_CintB__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_CintB__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_CintB__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_CintB__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintB__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_CintB__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintB__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_CintB__MASK EQU 0x08
CapSense_CintB__PC EQU CYREG_GPIO_PRT4_PC
CapSense_CintB__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_CintB__PORT EQU 4
CapSense_CintB__PS EQU CYREG_GPIO_PRT4_PS
CapSense_CintB__SHIFT EQU 3

/* CapSense_Cmod */
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x000000F0
CapSense_Cmod__0__HSIOM_SHIFT EQU 4
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x02
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 1
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x02
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 1
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x02
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 1

/* CapSense_CSD */
CapSense_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
CapSense_CSD__HSCMP EQU CYREG_CSD_HSCMP
CapSense_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
CapSense_CSD__REFGEN EQU CYREG_CSD_REFGEN
CapSense_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
CapSense_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
CapSense_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
CapSense_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
CapSense_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
CapSense_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
CapSense_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
CapSense_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
CapSense_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
CapSense_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
CapSense_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
CapSense_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
CapSense_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
CapSense_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
CapSense_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
CapSense_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
CapSense_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
CapSense_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
CapSense_CSD__SW_RES EQU CYREG_CSD_SW_RES
CapSense_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL

/* CapSense_IDACComp */
CapSense_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
CapSense_IDACComp__IDAC EQU CYREG_CSD_IDACB
CapSense_IDACComp__POSITION EQU 1

/* CapSense_IDACMod */
CapSense_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
CapSense_IDACMod__IDAC EQU CYREG_CSD_IDACA
CapSense_IDACMod__POSITION EQU 0

/* CapSense_ISR */
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
CapSense_ISR__INTC_MASK EQU 0x400
CapSense_ISR__INTC_NUMBER EQU 10
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC00000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* CapSense_ModClk */
CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
CapSense_ModClk__DIV_ID EQU 0x00000040
CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_ModClk__PA_DIV_ID EQU 0x000000FF

/* CapSense_Rx */
CapSense_Rx__0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Rx__0__HSIOM_MASK EQU 0x0F000000
CapSense_Rx__0__HSIOM_SHIFT EQU 24
CapSense_Rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Rx__0__MASK EQU 0x40
CapSense_Rx__0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Rx__0__PORT EQU 0
CapSense_Rx__0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Rx__0__SHIFT EQU 6
CapSense_Rx__1__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Rx__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Rx__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Rx__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Rx__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Rx__1__HSIOM_MASK EQU 0x00F00000
CapSense_Rx__1__HSIOM_SHIFT EQU 20
CapSense_Rx__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Rx__1__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Rx__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Rx__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Rx__1__MASK EQU 0x20
CapSense_Rx__1__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Rx__1__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Rx__1__PORT EQU 0
CapSense_Rx__1__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Rx__1__SHIFT EQU 5
CapSense_Rx__BUT0_Rx0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Rx__BUT0_Rx0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Rx__BUT0_Rx0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Rx__BUT0_Rx0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Rx__BUT0_Rx0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Rx__BUT0_Rx0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Rx__BUT0_Rx0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Rx__BUT0_Rx0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Rx__BUT0_Rx0__MASK EQU 0x40
CapSense_Rx__BUT0_Rx0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Rx__BUT0_Rx0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Rx__BUT0_Rx0__PORT EQU 0
CapSense_Rx__BUT0_Rx0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Rx__BUT0_Rx0__SHIFT EQU 6
CapSense_Rx__BUT1_Rx0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Rx__BUT1_Rx0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Rx__BUT1_Rx0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Rx__BUT1_Rx0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Rx__BUT1_Rx0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Rx__BUT1_Rx0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Rx__BUT1_Rx0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Rx__BUT1_Rx0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Rx__BUT1_Rx0__MASK EQU 0x20
CapSense_Rx__BUT1_Rx0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Rx__BUT1_Rx0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Rx__BUT1_Rx0__PORT EQU 0
CapSense_Rx__BUT1_Rx0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Rx__BUT1_Rx0__SHIFT EQU 5
CapSense_Rx__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Rx__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Rx__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Rx__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Rx__PORT EQU 0
CapSense_Rx__PS EQU CYREG_GPIO_PRT0_PS

/* CapSense_Sns */
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__0__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__0__HSIOM_SHIFT EQU 8
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__MASK EQU 0x04
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__0__PORT EQU 2
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__0__SHIFT EQU 2
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__1__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__1__HSIOM_SHIFT EQU 12
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__1__MASK EQU 0x08
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__1__PORT EQU 2
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__1__SHIFT EQU 3
CapSense_Sns__10__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__10__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__10__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__10__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__10__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__10__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__10__HSIOM_SHIFT EQU 0
CapSense_Sns__10__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__10__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__10__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__10__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__10__MASK EQU 0x01
CapSense_Sns__10__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__10__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__10__PORT EQU 0
CapSense_Sns__10__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__10__SHIFT EQU 0
CapSense_Sns__11__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__11__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__11__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__11__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__11__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__11__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__11__HSIOM_SHIFT EQU 8
CapSense_Sns__11__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__11__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__11__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__11__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__11__MASK EQU 0x04
CapSense_Sns__11__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__11__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__11__PORT EQU 1
CapSense_Sns__11__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__11__SHIFT EQU 2
CapSense_Sns__2__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__2__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__2__HSIOM_SHIFT EQU 20
CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__2__MASK EQU 0x20
CapSense_Sns__2__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__2__PORT EQU 2
CapSense_Sns__2__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__2__SHIFT EQU 5
CapSense_Sns__3__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__3__HSIOM_MASK EQU 0x0F000000
CapSense_Sns__3__HSIOM_SHIFT EQU 24
CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__3__MASK EQU 0x40
CapSense_Sns__3__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__3__PORT EQU 2
CapSense_Sns__3__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__3__SHIFT EQU 6
CapSense_Sns__4__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__4__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__4__HSIOM_SHIFT EQU 28
CapSense_Sns__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__4__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__4__MASK EQU 0x80
CapSense_Sns__4__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__4__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__4__PORT EQU 2
CapSense_Sns__4__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__4__SHIFT EQU 7
CapSense_Sns__5__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__5__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__5__HSIOM_SHIFT EQU 28
CapSense_Sns__5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__5__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__5__MASK EQU 0x80
CapSense_Sns__5__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__5__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__5__PORT EQU 1
CapSense_Sns__5__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__5__SHIFT EQU 7
CapSense_Sns__6__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__6__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__6__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__6__HSIOM_SHIFT EQU 12
CapSense_Sns__6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__6__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__6__MASK EQU 0x08
CapSense_Sns__6__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__6__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__6__PORT EQU 1
CapSense_Sns__6__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__6__SHIFT EQU 3
CapSense_Sns__7__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__7__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__7__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__7__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__7__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__7__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__7__HSIOM_SHIFT EQU 12
CapSense_Sns__7__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__7__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__7__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__7__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__7__MASK EQU 0x08
CapSense_Sns__7__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__7__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__7__PORT EQU 0
CapSense_Sns__7__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__7__SHIFT EQU 3
CapSense_Sns__8__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__8__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__8__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__8__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__8__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__8__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__8__HSIOM_SHIFT EQU 8
CapSense_Sns__8__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__8__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__8__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__8__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__8__MASK EQU 0x04
CapSense_Sns__8__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__8__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__8__PORT EQU 0
CapSense_Sns__8__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__8__SHIFT EQU 2
CapSense_Sns__9__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__9__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__9__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__9__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__9__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__9__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__9__HSIOM_SHIFT EQU 4
CapSense_Sns__9__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__9__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__9__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__9__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__9__MASK EQU 0x02
CapSense_Sns__9__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__9__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__9__PORT EQU 0
CapSense_Sns__9__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__9__SHIFT EQU 1
CapSense_Sns__BUT3_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__BUT3_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__BUT3_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__BUT3_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__BUT3_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__BUT3_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__BUT3_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__BUT3_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__BUT3_Sns0__MASK EQU 0x08
CapSense_Sns__BUT3_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__BUT3_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__BUT3_Sns0__PORT EQU 0
CapSense_Sns__BUT3_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__BUT3_Sns0__SHIFT EQU 3
CapSense_Sns__BUT4_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__BUT4_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__BUT4_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__BUT4_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__BUT4_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__BUT4_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__BUT4_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__BUT4_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__BUT4_Sns0__MASK EQU 0x04
CapSense_Sns__BUT4_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__BUT4_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__BUT4_Sns0__PORT EQU 0
CapSense_Sns__BUT4_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__BUT4_Sns0__SHIFT EQU 2
CapSense_Sns__BUT5_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__BUT5_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__BUT5_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__BUT5_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__BUT5_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__BUT5_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__BUT5_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__BUT5_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__BUT5_Sns0__MASK EQU 0x02
CapSense_Sns__BUT5_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__BUT5_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__BUT5_Sns0__PORT EQU 0
CapSense_Sns__BUT5_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__BUT5_Sns0__SHIFT EQU 1
CapSense_Sns__BUT6_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__BUT6_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__BUT6_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__BUT6_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__BUT6_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__BUT6_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__BUT6_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__BUT6_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__BUT6_Sns0__MASK EQU 0x01
CapSense_Sns__BUT6_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__BUT6_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__BUT6_Sns0__PORT EQU 0
CapSense_Sns__BUT6_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__BUT6_Sns0__SHIFT EQU 0
CapSense_Sns__BUT8_Sns0__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__BUT8_Sns0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__BUT8_Sns0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__BUT8_Sns0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__BUT8_Sns0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__BUT8_Sns0__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__BUT8_Sns0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__BUT8_Sns0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__BUT8_Sns0__MASK EQU 0x04
CapSense_Sns__BUT8_Sns0__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__BUT8_Sns0__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__BUT8_Sns0__PORT EQU 1
CapSense_Sns__BUT8_Sns0__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__BUT8_Sns0__SHIFT EQU 2
CapSense_Sns__LinearSlider0_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns0__MASK EQU 0x04
CapSense_Sns__LinearSlider0_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns0__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns0__SHIFT EQU 2
CapSense_Sns__LinearSlider0_Sns1__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns1__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns1__MASK EQU 0x08
CapSense_Sns__LinearSlider0_Sns1__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns1__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns1__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns1__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns1__SHIFT EQU 3
CapSense_Sns__LinearSlider0_Sns2__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns2__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns2__MASK EQU 0x20
CapSense_Sns__LinearSlider0_Sns2__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns2__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns2__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns2__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns2__SHIFT EQU 5
CapSense_Sns__LinearSlider0_Sns3__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns3__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns3__MASK EQU 0x40
CapSense_Sns__LinearSlider0_Sns3__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns3__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns3__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns3__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns3__SHIFT EQU 6
CapSense_Sns__LinearSlider0_Sns4__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__LinearSlider0_Sns4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__LinearSlider0_Sns4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__LinearSlider0_Sns4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__LinearSlider0_Sns4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns4__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__LinearSlider0_Sns4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__LinearSlider0_Sns4__MASK EQU 0x80
CapSense_Sns__LinearSlider0_Sns4__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__LinearSlider0_Sns4__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__LinearSlider0_Sns4__PORT EQU 2
CapSense_Sns__LinearSlider0_Sns4__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__LinearSlider0_Sns4__SHIFT EQU 7
CapSense_Sns__LinearSlider0_Sns5__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__LinearSlider0_Sns5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__LinearSlider0_Sns5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__LinearSlider0_Sns5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__LinearSlider0_Sns5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__LinearSlider0_Sns5__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__LinearSlider0_Sns5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__LinearSlider0_Sns5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__LinearSlider0_Sns5__MASK EQU 0x80
CapSense_Sns__LinearSlider0_Sns5__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__LinearSlider0_Sns5__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__LinearSlider0_Sns5__PORT EQU 1
CapSense_Sns__LinearSlider0_Sns5__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__LinearSlider0_Sns5__SHIFT EQU 7
CapSense_Sns__LinearSlider0_Sns6__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__LinearSlider0_Sns6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__LinearSlider0_Sns6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__LinearSlider0_Sns6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__LinearSlider0_Sns6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__LinearSlider0_Sns6__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__LinearSlider0_Sns6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__LinearSlider0_Sns6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__LinearSlider0_Sns6__MASK EQU 0x08
CapSense_Sns__LinearSlider0_Sns6__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__LinearSlider0_Sns6__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__LinearSlider0_Sns6__PORT EQU 1
CapSense_Sns__LinearSlider0_Sns6__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__LinearSlider0_Sns6__SHIFT EQU 3

/* CapSense_Tx */
CapSense_Tx__0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Tx__0__HSIOM_MASK EQU 0x000F0000
CapSense_Tx__0__HSIOM_SHIFT EQU 16
CapSense_Tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__0__MASK EQU 0x10
CapSense_Tx__0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Tx__0__PORT EQU 0
CapSense_Tx__0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Tx__0__SHIFT EQU 4
CapSense_Tx__BUT0_Tx__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Tx__BUT0_Tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Tx__BUT0_Tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Tx__BUT0_Tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Tx__BUT0_Tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__BUT0_Tx__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__BUT0_Tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__BUT0_Tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__BUT0_Tx__MASK EQU 0x10
CapSense_Tx__BUT0_Tx__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Tx__BUT0_Tx__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Tx__BUT0_Tx__PORT EQU 0
CapSense_Tx__BUT0_Tx__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Tx__BUT0_Tx__SHIFT EQU 4
CapSense_Tx__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__MASK EQU 0x10
CapSense_Tx__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Tx__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Tx__PORT EQU 0
CapSense_Tx__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Tx__SHIFT EQU 4

/* TimerISR */
TimerISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
TimerISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
TimerISR__INTC_MASK EQU 0x800
TimerISR__INTC_NUMBER EQU 11
TimerISR__INTC_PRIOR_MASK EQU 0xC0000000
TimerISR__INTC_PRIOR_NUM EQU 3
TimerISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
TimerISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
TimerISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x190B11A9
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4J
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4J_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0xFF
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0200
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
