# fledgling_riscv
This is a simple RISC-V written in SystemVerilog.
