Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 16:58:16 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.946        0.000                      0                 1531        0.128        0.000                      0                 1531       54.305        0.000                       0                   563  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.946        0.000                      0                 1527        0.128        0.000                      0                 1527       54.305        0.000                       0                   563  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.028        0.000                      0                    4        0.901        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.578ns  (logic 60.496ns (58.406%)  route 43.082ns (41.594%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         2.678     8.277    sm/D_states_q[3]
    SLICE_X54Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  sm/D_game_tick_q_i_104/O
                         net (fo=4, routed)           0.466     8.867    sm/D_game_tick_q_i_104_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.620     9.611    sm/ram_reg_i_80_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.735 r  sm/ram_reg_i_64/O
                         net (fo=64, routed)          0.843    10.578    L_reg/M_sm_ra1[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.702 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.342    12.044    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.150    12.194 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.725    12.919    sm/M_alum_a[31]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    13.247 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.247    alum/S[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.779 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.779    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.893 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.893    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.007 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.121 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.009    14.130    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.586 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.586    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.857 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.888    15.745    alum/temp_out0[31]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.118 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.118    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.651 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.885    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.002 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.009    17.011    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.622    alum/temp_out0[30]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.410 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.009    19.761    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.875    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.103    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.217    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.374 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.179    21.552    alum/temp_out0[29]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    21.882 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.882    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.431 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.431    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.545 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.660 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.669    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.897 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.011 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.011    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.125 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.125    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.239 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.239    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.396 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.048    24.444    alum/temp_out0[28]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.773 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.773    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.323 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.323    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.437    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.560    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.674 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.674    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.788 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.788    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.902 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.902    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.016 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.016    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.130 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.130    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.287 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.922    27.208    alum/temp_out0[27]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.537 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.324    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.438    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.552    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.666    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.780    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.894 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.051 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.188    30.240    alum/temp_out0[26]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    30.569 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.569    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.102 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.102    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.219 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.336 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.345    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.462 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.462    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.579 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.579    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.696 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.696    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.813 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.813    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.930 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.087 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.817    32.904    alum/temp_out0[25]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.909    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.023 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.023    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.137 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.137    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.251 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.365 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.365    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.479 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.126    35.877    alum/temp_out0[24]
    SLICE_X55Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.662 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.662    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.785    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.013    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.127 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.127    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.241 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.241    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.355 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.469 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.626 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    38.580    alum/temp_out0[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.909 r  alum/D_registers_q[7][22]_i_53/O
                         net (fo=1, routed)           0.000    38.909    alum/D_registers_q[7][22]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.310 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.319    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.433 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.433    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.547 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.661 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.274 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.894    41.167    alum/temp_out0[22]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    41.496 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.496    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.029 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.029    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.146 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.146    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.263 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.380 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.380    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.497 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.497    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.614 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.614    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.731 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.005 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.045    44.050    alum/temp_out0[21]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.838 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.838    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.952 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.066 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.066    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.180    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.294    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.408    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.522    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.636    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.793 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.916    46.709    alum/temp_out0[20]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.038 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.038    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.571 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.571    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.688 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.688    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.805 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.922 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.198    49.745    alum/temp_out0[19]
    SLICE_X45Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.533 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.542    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.656 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.656    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.770 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.884 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.884    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.998 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.998    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.112 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.112    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.226 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.226    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.340 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.340    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.497 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.986    52.483    alum/temp_out0[18]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    52.812 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.812    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.362 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.476 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.485    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.599 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.599    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.713 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.713    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.827 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.827    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.941 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.941    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.055 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.055    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.169 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.169    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.326 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.954    55.280    alum/temp_out0[17]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.609 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.609    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.159 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.159    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.273 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.387 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.396    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.510    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.738    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.852 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.852    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.966 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.966    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.123 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.035    58.158    alum/temp_out0[16]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.487 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.487    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.037 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.037    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.151 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.151    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.265 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.265    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.379 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    59.388    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.616    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.730    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.844    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.001 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.842    60.844    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.173 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.173    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.723 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.723    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.837 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.846    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.960 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.960    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.074 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.074    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.188 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.188    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.302    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.416 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.416    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.530 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.530    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.687 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.870    63.557    alum/temp_out0[14]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    63.886 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.886    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.436 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    64.445    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.559 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.559    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.673 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.673    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.787 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.787    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.901 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.901    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.015 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.015    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.129 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.400 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.354    66.755    alum/temp_out0[13]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    67.084 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.084    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.634 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.634    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.748 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.748    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.862 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.976 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.090 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.090    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.203 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.203    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.317 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.317    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.431 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.431    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.588 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.119    69.707    alum/temp_out0[12]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.036 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.036    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.586 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.700 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.700    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.814 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.928 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.928    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.042 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.042    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.156 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.156    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.270 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.270    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.427 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.530    71.957    alum/temp_out0[11]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    72.286 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.286    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.836 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.836    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.950 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.950    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.064 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.073    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.187 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.187    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.301 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.301    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.415 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.415    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.529 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.529    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.643 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.800 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.189    74.989    alum/temp_out0[10]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    75.318 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.318    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.868 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.009    76.447    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.561 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.561    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.675 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.675    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.832 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.003    77.835    alum/temp_out0[9]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.164 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.164    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.697 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.697    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.814 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.814    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.931 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.931    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.048 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.048    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.165 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.165    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.282 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.399 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.408    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.525 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.682 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.153    80.835    alum/temp_out0[8]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.638 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.638    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.755 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.755    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.872 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.872    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.989 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.106 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.106    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.223 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.223    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.340 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.457 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.466    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.623 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.993    83.617    alum/temp_out0[7]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.142    86.596    alum/temp_out0[6]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.925 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.925    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.475 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.475    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.589 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.589    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.703 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.703    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.931 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.931    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.045 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.159 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.159    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.273 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.273    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.430 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.928    89.358    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.687 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.687    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.220 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.220    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.337 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.571 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.571    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.688 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.805 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.805    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.922 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.922    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.039 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.039    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.196 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.817    92.013    alum/temp_out0[4]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    92.345 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.345    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.895 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.009 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.009    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.123 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.123    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.237 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.237    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.351 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.465 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.465    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.579 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.579    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.693 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.693    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.850 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    94.836    alum/temp_out0[3]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    95.165 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.165    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.715 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.715    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.829 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.829    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.943 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.943    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.057    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.171    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.285    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.399    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.513    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.670 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.894    97.564    alum/temp_out0[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.893 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.443 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.127 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.127    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.241 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.398 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.904   100.301    alum/temp_out0[1]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329   100.630 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.630    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.163 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.163    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.280 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.280    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.397 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.397    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.514 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.514    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.748 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.748    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.865 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.982 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   101.991    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.148 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.657   102.805    sm/temp_out0[0]
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.137 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.137    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.349 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.470   103.819    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.299   104.118 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.930   105.048    sm/M_alum_out[0]
    SLICE_X54Y38         LUT6 (Prop_lut6_I5_O)        0.124   105.172 r  sm/ram_reg_i_27/O
                         net (fo=1, routed)           0.575   105.747    display/M_sm_bra[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I5_O)        0.124   105.871 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           2.133   108.004    display/brams/override_address
    SLICE_X49Y4          LUT4 (Prop_lut4_I0_O)        0.124   108.128 r  display/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.593   108.721    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.667    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.667    
                         arrival time                        -108.721    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.146ns  (logic 60.496ns (58.651%)  route 42.650ns (41.349%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 116.004 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         2.678     8.277    sm/D_states_q[3]
    SLICE_X54Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  sm/D_game_tick_q_i_104/O
                         net (fo=4, routed)           0.466     8.867    sm/D_game_tick_q_i_104_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.620     9.611    sm/ram_reg_i_80_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.735 r  sm/ram_reg_i_64/O
                         net (fo=64, routed)          0.843    10.578    L_reg/M_sm_ra1[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.702 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.342    12.044    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.150    12.194 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.725    12.919    sm/M_alum_a[31]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    13.247 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.247    alum/S[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.779 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.779    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.893 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.893    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.007 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.121 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.009    14.130    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.586 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.586    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.857 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.888    15.745    alum/temp_out0[31]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.118 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.118    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.651 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.885    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.002 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.009    17.011    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.622    alum/temp_out0[30]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.410 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.009    19.761    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.875    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.103    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.217    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.374 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.179    21.552    alum/temp_out0[29]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    21.882 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.882    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.431 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.431    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.545 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.660 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.669    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.897 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.011 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.011    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.125 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.125    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.239 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.239    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.396 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.048    24.444    alum/temp_out0[28]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.773 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.773    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.323 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.323    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.437    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.560    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.674 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.674    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.788 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.788    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.902 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.902    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.016 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.016    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.130 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.130    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.287 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.922    27.208    alum/temp_out0[27]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.537 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.324    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.438    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.552    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.666    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.780    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.894 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.051 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.188    30.240    alum/temp_out0[26]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    30.569 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.569    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.102 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.102    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.219 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.336 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.345    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.462 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.462    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.579 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.579    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.696 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.696    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.813 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.813    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.930 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.087 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.817    32.904    alum/temp_out0[25]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.909    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.023 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.023    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.137 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.137    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.251 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.365 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.365    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.479 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.126    35.877    alum/temp_out0[24]
    SLICE_X55Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.662 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.662    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.785    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.013    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.127 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.127    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.241 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.241    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.355 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.469 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.626 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    38.580    alum/temp_out0[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.909 r  alum/D_registers_q[7][22]_i_53/O
                         net (fo=1, routed)           0.000    38.909    alum/D_registers_q[7][22]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.310 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.319    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.433 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.433    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.547 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.661 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.274 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.894    41.167    alum/temp_out0[22]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    41.496 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.496    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.029 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.029    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.146 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.146    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.263 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.380 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.380    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.497 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.497    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.614 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.614    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.731 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.005 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.045    44.050    alum/temp_out0[21]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.838 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.838    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.952 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.066 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.066    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.180    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.294    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.408    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.522    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.636    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.793 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.916    46.709    alum/temp_out0[20]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.038 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.038    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.571 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.571    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.688 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.688    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.805 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.922 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.198    49.745    alum/temp_out0[19]
    SLICE_X45Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.533 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.542    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.656 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.656    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.770 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.884 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.884    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.998 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.998    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.112 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.112    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.226 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.226    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.340 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.340    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.497 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.986    52.483    alum/temp_out0[18]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    52.812 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.812    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.362 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.476 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.485    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.599 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.599    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.713 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.713    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.827 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.827    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.941 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.941    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.055 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.055    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.169 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.169    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.326 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.954    55.280    alum/temp_out0[17]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.609 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.609    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.159 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.159    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.273 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.387 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.396    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.510    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.738    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.852 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.852    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.966 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.966    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.123 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.035    58.158    alum/temp_out0[16]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.487 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.487    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.037 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.037    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.151 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.151    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.265 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.265    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.379 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    59.388    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.616    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.730    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.844    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.001 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.842    60.844    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.173 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.173    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.723 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.723    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.837 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.846    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.960 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.960    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.074 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.074    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.188 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.188    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.302    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.416 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.416    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.530 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.530    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.687 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.870    63.557    alum/temp_out0[14]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    63.886 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.886    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.436 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    64.445    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.559 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.559    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.673 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.673    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.787 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.787    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.901 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.901    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.015 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.015    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.129 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.400 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.354    66.755    alum/temp_out0[13]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    67.084 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.084    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.634 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.634    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.748 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.748    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.862 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.976 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.090 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.090    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.203 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.203    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.317 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.317    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.431 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.431    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.588 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.119    69.707    alum/temp_out0[12]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.036 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.036    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.586 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.700 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.700    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.814 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.928 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.928    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.042 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.042    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.156 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.156    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.270 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.270    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.427 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.530    71.957    alum/temp_out0[11]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    72.286 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.286    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.836 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.836    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.950 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.950    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.064 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.073    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.187 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.187    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.301 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.301    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.415 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.415    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.529 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.529    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.643 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.800 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.189    74.989    alum/temp_out0[10]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    75.318 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.318    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.868 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.009    76.447    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.561 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.561    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.675 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.675    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.832 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.003    77.835    alum/temp_out0[9]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.164 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.164    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.697 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.697    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.814 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.814    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.931 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.931    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.048 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.048    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.165 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.165    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.282 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.399 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.408    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.525 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.682 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.153    80.835    alum/temp_out0[8]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.638 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.638    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.755 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.755    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.872 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.872    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.989 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.106 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.106    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.223 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.223    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.340 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.457 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.466    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.623 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.993    83.617    alum/temp_out0[7]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.142    86.596    alum/temp_out0[6]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.925 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.925    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.475 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.475    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.589 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.589    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.703 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.703    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.931 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.931    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.045 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.159 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.159    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.273 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.273    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.430 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.928    89.358    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.687 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.687    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.220 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.220    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.337 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.571 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.571    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.688 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.805 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.805    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.922 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.922    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.039 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.039    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.196 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.817    92.013    alum/temp_out0[4]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    92.345 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.345    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.895 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.009 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.009    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.123 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.123    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.237 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.237    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.351 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.465 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.465    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.579 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.579    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.693 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.693    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.850 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    94.836    alum/temp_out0[3]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    95.165 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.165    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.715 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.715    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.829 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.829    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.943 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.943    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.057    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.171    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.285    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.399    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.513    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.670 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.894    97.564    alum/temp_out0[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.893 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.443 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.127 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.127    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.241 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.398 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.904   100.301    alum/temp_out0[1]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329   100.630 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.630    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.163 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.163    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.280 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.280    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.397 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.397    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.514 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.514    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.748 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.748    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.865 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.982 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   101.991    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.148 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.657   102.805    sm/temp_out0[0]
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.137 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.137    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.349 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.470   103.819    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.299   104.118 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.930   105.048    sm/M_alum_out[0]
    SLICE_X54Y38         LUT6 (Prop_lut6_I5_O)        0.124   105.172 r  sm/ram_reg_i_27/O
                         net (fo=1, routed)           0.575   105.747    display/M_sm_bra[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I5_O)        0.124   105.871 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.717   107.589    display/brams/override_address
    SLICE_X49Y12         LUT5 (Prop_lut5_I2_O)        0.124   107.713 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.576   108.289    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.489   116.004    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.264    
                         clock uncertainty           -0.035   116.229    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.663    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.663    
                         arrival time                        -108.289    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.474ns  (logic 60.968ns (58.921%)  route 42.506ns (41.079%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         2.678     8.277    sm/D_states_q[3]
    SLICE_X54Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  sm/D_game_tick_q_i_104/O
                         net (fo=4, routed)           0.466     8.867    sm/D_game_tick_q_i_104_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.620     9.611    sm/ram_reg_i_80_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.735 r  sm/ram_reg_i_64/O
                         net (fo=64, routed)          0.843    10.578    L_reg/M_sm_ra1[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.702 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.342    12.044    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.150    12.194 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.725    12.919    sm/M_alum_a[31]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    13.247 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.247    alum/S[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.779 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.779    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.893 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.893    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.007 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.121 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.009    14.130    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.586 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.586    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.857 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.888    15.745    alum/temp_out0[31]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.118 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.118    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.651 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.885    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.002 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.009    17.011    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.622    alum/temp_out0[30]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.410 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.009    19.761    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.875    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.103    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.217    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.374 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.179    21.552    alum/temp_out0[29]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    21.882 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.882    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.431 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.431    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.545 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.660 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.669    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.897 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.011 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.011    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.125 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.125    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.239 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.239    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.396 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.048    24.444    alum/temp_out0[28]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.773 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.773    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.323 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.323    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.437    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.560    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.674 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.674    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.788 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.788    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.902 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.902    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.016 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.016    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.130 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.130    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.287 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.922    27.208    alum/temp_out0[27]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.537 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.324    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.438    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.552    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.666    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.780    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.894 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.051 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.188    30.240    alum/temp_out0[26]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    30.569 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.569    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.102 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.102    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.219 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.336 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.345    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.462 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.462    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.579 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.579    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.696 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.696    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.813 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.813    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.930 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.087 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.817    32.904    alum/temp_out0[25]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.909    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.023 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.023    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.137 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.137    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.251 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.365 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.365    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.479 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.126    35.877    alum/temp_out0[24]
    SLICE_X55Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.662 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.662    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.785    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.013    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.127 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.127    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.241 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.241    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.355 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.469 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.626 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    38.580    alum/temp_out0[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.909 r  alum/D_registers_q[7][22]_i_53/O
                         net (fo=1, routed)           0.000    38.909    alum/D_registers_q[7][22]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.310 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.319    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.433 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.433    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.547 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.661 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.274 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.894    41.167    alum/temp_out0[22]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    41.496 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.496    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.029 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.029    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.146 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.146    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.263 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.380 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.380    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.497 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.497    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.614 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.614    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.731 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.005 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.045    44.050    alum/temp_out0[21]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.838 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.838    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.952 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.066 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.066    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.180    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.294    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.408    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.522    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.636    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.793 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.916    46.709    alum/temp_out0[20]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.038 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.038    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.571 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.571    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.688 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.688    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.805 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.922 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.198    49.745    alum/temp_out0[19]
    SLICE_X45Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.533 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.542    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.656 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.656    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.770 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.884 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.884    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.998 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.998    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.112 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.112    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.226 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.226    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.340 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.340    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.497 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.986    52.483    alum/temp_out0[18]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    52.812 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.812    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.362 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.476 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.485    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.599 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.599    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.713 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.713    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.827 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.827    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.941 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.941    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.055 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.055    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.169 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.169    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.326 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.954    55.280    alum/temp_out0[17]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.609 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.609    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.159 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.159    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.273 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.387 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.396    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.510    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.738    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.852 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.852    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.966 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.966    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.123 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.035    58.158    alum/temp_out0[16]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.487 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.487    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.037 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.037    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.151 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.151    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.265 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.265    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.379 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    59.388    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.616    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.730    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.844    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.001 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.842    60.844    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.173 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.173    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.723 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.723    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.837 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.846    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.960 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.960    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.074 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.074    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.188 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.188    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.302    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.416 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.416    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.530 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.530    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.687 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.870    63.557    alum/temp_out0[14]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    63.886 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.886    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.436 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    64.445    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.559 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.559    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.673 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.673    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.787 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.787    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.901 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.901    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.015 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.015    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.129 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.400 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.354    66.755    alum/temp_out0[13]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    67.084 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.084    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.634 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.634    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.748 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.748    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.862 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.976 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.090 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.090    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.203 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.203    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.317 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.317    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.431 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.431    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.588 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.119    69.707    alum/temp_out0[12]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.036 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.036    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.586 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.700 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.700    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.814 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.928 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.928    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.042 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.042    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.156 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.156    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.270 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.270    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.427 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.530    71.957    alum/temp_out0[11]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    72.286 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.286    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.836 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.836    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.950 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.950    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.064 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.073    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.187 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.187    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.301 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.301    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.415 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.415    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.529 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.529    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.643 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.800 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.189    74.989    alum/temp_out0[10]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    75.318 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.318    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.868 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.009    76.447    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.561 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.561    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.675 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.675    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.832 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.003    77.835    alum/temp_out0[9]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.164 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.164    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.697 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.697    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.814 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.814    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.931 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.931    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.048 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.048    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.165 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.165    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.282 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.399 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.408    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.525 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.682 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.153    80.835    alum/temp_out0[8]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.638 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.638    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.755 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.755    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.872 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.872    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.989 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.106 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.106    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.223 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.223    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.340 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.457 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.466    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.623 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.993    83.617    alum/temp_out0[7]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.142    86.596    alum/temp_out0[6]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.925 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.925    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.475 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.475    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.589 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.589    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.703 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.703    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.931 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.931    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.045 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.159 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.159    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.273 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.273    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.430 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.928    89.358    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.687 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.687    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.220 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.220    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.337 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.571 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.571    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.688 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.805 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.805    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.922 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.922    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.039 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.039    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.196 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.817    92.013    alum/temp_out0[4]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    92.345 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.345    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.895 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.009 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.009    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.123 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.123    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.237 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.237    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.351 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.465 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.465    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.579 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.579    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.693 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.693    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.850 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    94.836    alum/temp_out0[3]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    95.165 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.165    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.715 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.715    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.829 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.829    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.943 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.943    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.057    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.171    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.285    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.399    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.513    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.670 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.894    97.564    alum/temp_out0[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.893 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.443 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.127 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.127    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.241 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.398 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.904   100.301    alum/temp_out0[1]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329   100.630 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.630    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.163 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.163    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.280 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.280    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.397 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.397    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.514 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.514    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.748 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.748    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.865 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.982 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   101.991    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.148 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.657   102.805    sm/temp_out0[0]
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.137 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.137    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.349 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.470   103.819    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.299   104.118 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.591   105.709    sm/M_alum_out[0]
    SLICE_X51Y35         LUT4 (Prop_lut4_I1_O)        0.152   105.861 r  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           1.095   106.956    sm/D_states_q[4]_i_21_n_0
    SLICE_X41Y35         LUT3 (Prop_lut3_I0_O)        0.360   107.316 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.645   107.961    sm/D_states_q[4]_i_5_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.332   108.293 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.324   108.617    sm/D_states_d__0[4]
    SLICE_X42Y36         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X42Y36         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.273   116.231    
                         clock uncertainty           -0.035   116.196    
    SLICE_X42Y36         FDSE (Setup_fdse_C_D)       -0.031   116.165    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.165    
                         arrival time                        -108.617    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.912ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.074ns  (logic 60.692ns (58.882%)  route 42.382ns (41.118%))
  Logic Levels:           325  (CARRY4=287 LUT2=3 LUT3=27 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         2.678     8.277    sm/D_states_q[3]
    SLICE_X54Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  sm/D_game_tick_q_i_104/O
                         net (fo=4, routed)           0.466     8.867    sm/D_game_tick_q_i_104_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.620     9.611    sm/ram_reg_i_80_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.735 r  sm/ram_reg_i_64/O
                         net (fo=64, routed)          0.843    10.578    L_reg/M_sm_ra1[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.702 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.342    12.044    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.150    12.194 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.725    12.919    sm/M_alum_a[31]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    13.247 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.247    alum/S[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.779 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.779    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.893 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.893    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.007 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.121 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.009    14.130    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.586 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.586    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.857 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.888    15.745    alum/temp_out0[31]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.118 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.118    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.651 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.885    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.002 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.009    17.011    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.622    alum/temp_out0[30]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.410 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.009    19.761    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.875    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.103    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.217    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.374 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.179    21.552    alum/temp_out0[29]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    21.882 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.882    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.431 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.431    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.545 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.660 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.669    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.897 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.011 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.011    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.125 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.125    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.239 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.239    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.396 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.048    24.444    alum/temp_out0[28]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.773 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.773    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.323 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.323    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.437    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.560    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.674 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.674    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.788 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.788    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.902 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.902    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.016 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.016    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.130 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.130    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.287 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.922    27.208    alum/temp_out0[27]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.537 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.324    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.438    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.552    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.666    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.780    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.894 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.051 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.188    30.240    alum/temp_out0[26]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    30.569 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.569    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.102 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.102    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.219 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.336 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.345    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.462 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.462    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.579 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.579    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.696 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.696    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.813 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.813    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.930 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.087 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.817    32.904    alum/temp_out0[25]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.909    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.023 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.023    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.137 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.137    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.251 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.365 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.365    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.479 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.126    35.877    alum/temp_out0[24]
    SLICE_X55Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.662 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.662    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.785    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.013    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.127 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.127    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.241 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.241    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.355 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.469 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.626 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    38.580    alum/temp_out0[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.909 r  alum/D_registers_q[7][22]_i_53/O
                         net (fo=1, routed)           0.000    38.909    alum/D_registers_q[7][22]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.310 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.319    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.433 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.433    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.547 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.661 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.274 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.894    41.167    alum/temp_out0[22]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    41.496 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.496    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.029 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.029    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.146 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.146    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.263 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.380 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.380    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.497 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.497    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.614 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.614    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.731 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.005 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.045    44.050    alum/temp_out0[21]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.838 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.838    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.952 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.066 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.066    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.180    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.294    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.408    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.522    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.636    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.793 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.916    46.709    alum/temp_out0[20]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.038 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.038    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.571 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.571    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.688 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.688    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.805 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.922 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.198    49.745    alum/temp_out0[19]
    SLICE_X45Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.533 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.542    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.656 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.656    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.770 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.884 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.884    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.998 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.998    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.112 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.112    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.226 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.226    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.340 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.340    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.497 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.986    52.483    alum/temp_out0[18]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    52.812 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.812    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.362 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.476 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.485    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.599 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.599    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.713 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.713    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.827 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.827    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.941 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.941    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.055 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.055    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.169 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.169    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.326 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.954    55.280    alum/temp_out0[17]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.609 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.609    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.159 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.159    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.273 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.387 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.396    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.510    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.738    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.852 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.852    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.966 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.966    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.123 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.035    58.158    alum/temp_out0[16]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.487 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.487    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.037 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.037    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.151 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.151    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.265 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.265    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.379 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    59.388    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.616    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.730    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.844    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.001 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.842    60.844    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.173 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.173    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.723 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.723    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.837 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.846    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.960 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.960    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.074 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.074    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.188 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.188    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.302    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.416 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.416    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.530 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.530    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.687 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.870    63.557    alum/temp_out0[14]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    63.886 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.886    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.436 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    64.445    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.559 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.559    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.673 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.673    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.787 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.787    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.901 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.901    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.015 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.015    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.129 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.400 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.354    66.755    alum/temp_out0[13]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    67.084 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.084    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.634 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.634    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.748 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.748    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.862 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.976 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.090 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.090    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.203 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.203    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.317 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.317    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.431 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.431    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.588 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.119    69.707    alum/temp_out0[12]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.036 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.036    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.586 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.700 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.700    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.814 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.928 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.928    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.042 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.042    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.156 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.156    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.270 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.270    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.427 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.530    71.957    alum/temp_out0[11]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    72.286 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.286    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.836 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.836    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.950 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.950    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.064 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.073    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.187 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.187    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.301 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.301    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.415 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.415    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.529 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.529    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.643 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.800 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.189    74.989    alum/temp_out0[10]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    75.318 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.318    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.868 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.009    76.447    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.561 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.561    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.675 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.675    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.832 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.003    77.835    alum/temp_out0[9]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.164 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.164    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.697 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.697    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.814 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.814    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.931 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.931    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.048 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.048    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.165 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.165    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.282 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.399 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.408    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.525 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.682 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.153    80.835    alum/temp_out0[8]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.638 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.638    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.755 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.755    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.872 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.872    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.989 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.106 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.106    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.223 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.223    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.340 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.457 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.466    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.623 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.993    83.617    alum/temp_out0[7]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.142    86.596    alum/temp_out0[6]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.925 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.925    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.475 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.475    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.589 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.589    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.703 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.703    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.931 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.931    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.045 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.159 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.159    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.273 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.273    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.430 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.928    89.358    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.687 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.687    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.220 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.220    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.337 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.571 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.571    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.688 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.805 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.805    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.922 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.922    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.039 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.039    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.196 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.817    92.013    alum/temp_out0[4]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    92.345 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.345    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.895 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.009 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.009    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.123 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.123    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.237 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.237    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.351 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.465 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.465    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.579 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.579    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.693 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.693    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.850 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    94.836    alum/temp_out0[3]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    95.165 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.165    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.715 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.715    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.829 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.829    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.943 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.943    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.057    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.171    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.285    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.399    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.513    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.670 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.894    97.564    alum/temp_out0[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.893 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.443 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.127 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.127    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.241 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.398 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.904   100.301    alum/temp_out0[1]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329   100.630 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.630    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.163 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.163    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.280 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.280    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.397 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.397    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.514 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.514    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.748 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.748    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.865 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.982 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   101.991    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.148 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.657   102.805    sm/temp_out0[0]
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.137 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.137    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.349 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.470   103.819    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.299   104.118 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.580   105.698    sm/M_alum_out[0]
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.118   105.816 f  sm/D_states_q[4]_i_24/O
                         net (fo=2, routed)           0.703   106.519    sm/D_states_q[4]_i_24_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.326   106.845 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.640   107.485    sm/D_states_q[1]_i_6_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.124   107.609 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.608   108.217    sm/D_states_d__0[1]
    SLICE_X41Y35         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.273   116.231    
                         clock uncertainty           -0.035   116.196    
    SLICE_X41Y35         FDRE (Setup_fdre_C_D)       -0.067   116.129    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.129    
                         arrival time                        -108.217    
  -------------------------------------------------------------------
                         slack                                  7.912    

Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.680ns  (logic 60.732ns (59.147%)  route 41.948ns (40.853%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         2.678     8.277    sm/D_states_q[3]
    SLICE_X54Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  sm/D_game_tick_q_i_104/O
                         net (fo=4, routed)           0.466     8.867    sm/D_game_tick_q_i_104_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.620     9.611    sm/ram_reg_i_80_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.735 r  sm/ram_reg_i_64/O
                         net (fo=64, routed)          0.843    10.578    L_reg/M_sm_ra1[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.702 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.342    12.044    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.150    12.194 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.725    12.919    sm/M_alum_a[31]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    13.247 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.247    alum/S[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.779 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.779    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.893 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.893    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.007 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.121 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.009    14.130    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.586 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.586    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.857 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.888    15.745    alum/temp_out0[31]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.118 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.118    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.651 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.885    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.002 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.009    17.011    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.622    alum/temp_out0[30]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.410 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.009    19.761    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.875    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.103    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.217    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.374 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.179    21.552    alum/temp_out0[29]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    21.882 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.882    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.431 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.431    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.545 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.660 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.669    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.897 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.011 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.011    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.125 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.125    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.239 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.239    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.396 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.048    24.444    alum/temp_out0[28]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.773 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.773    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.323 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.323    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.437    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.560    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.674 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.674    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.788 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.788    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.902 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.902    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.016 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.016    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.130 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.130    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.287 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.922    27.208    alum/temp_out0[27]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.537 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.324    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.438    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.552    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.666    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.780    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.894 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.051 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.188    30.240    alum/temp_out0[26]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    30.569 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.569    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.102 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.102    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.219 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.336 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.345    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.462 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.462    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.579 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.579    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.696 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.696    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.813 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.813    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.930 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.087 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.817    32.904    alum/temp_out0[25]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.909    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.023 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.023    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.137 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.137    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.251 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.365 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.365    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.479 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.126    35.877    alum/temp_out0[24]
    SLICE_X55Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.662 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.662    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.785    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.013    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.127 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.127    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.241 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.241    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.355 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.469 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.626 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    38.580    alum/temp_out0[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.909 r  alum/D_registers_q[7][22]_i_53/O
                         net (fo=1, routed)           0.000    38.909    alum/D_registers_q[7][22]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.310 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.319    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.433 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.433    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.547 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.661 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.274 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.894    41.167    alum/temp_out0[22]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    41.496 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.496    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.029 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.029    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.146 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.146    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.263 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.380 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.380    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.497 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.497    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.614 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.614    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.731 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.005 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.045    44.050    alum/temp_out0[21]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.838 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.838    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.952 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.066 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.066    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.180    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.294    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.408    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.522    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.636    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.793 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.916    46.709    alum/temp_out0[20]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.038 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.038    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.571 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.571    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.688 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.688    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.805 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.922 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.198    49.745    alum/temp_out0[19]
    SLICE_X45Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.533 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.542    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.656 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.656    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.770 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.884 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.884    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.998 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.998    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.112 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.112    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.226 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.226    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.340 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.340    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.497 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.986    52.483    alum/temp_out0[18]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    52.812 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.812    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.362 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.476 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.485    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.599 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.599    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.713 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.713    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.827 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.827    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.941 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.941    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.055 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.055    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.169 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.169    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.326 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.954    55.280    alum/temp_out0[17]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.609 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.609    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.159 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.159    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.273 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.387 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.396    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.510    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.738    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.852 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.852    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.966 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.966    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.123 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.035    58.158    alum/temp_out0[16]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.487 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.487    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.037 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.037    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.151 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.151    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.265 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.265    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.379 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    59.388    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.616    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.730    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.844    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.001 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.842    60.844    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.173 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.173    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.723 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.723    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.837 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.846    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.960 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.960    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.074 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.074    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.188 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.188    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.302    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.416 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.416    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.530 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.530    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.687 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.870    63.557    alum/temp_out0[14]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    63.886 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.886    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.436 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    64.445    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.559 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.559    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.673 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.673    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.787 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.787    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.901 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.901    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.015 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.015    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.129 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.400 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.354    66.755    alum/temp_out0[13]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    67.084 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.084    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.634 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.634    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.748 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.748    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.862 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.976 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.090 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.090    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.203 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.203    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.317 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.317    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.431 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.431    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.588 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.119    69.707    alum/temp_out0[12]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.036 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.036    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.586 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.700 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.700    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.814 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.928 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.928    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.042 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.042    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.156 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.156    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.270 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.270    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.427 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.530    71.957    alum/temp_out0[11]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    72.286 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.286    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.836 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.836    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.950 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.950    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.064 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.073    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.187 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.187    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.301 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.301    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.415 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.415    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.529 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.529    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.643 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.800 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.189    74.989    alum/temp_out0[10]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    75.318 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.318    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.868 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.009    76.447    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.561 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.561    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.675 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.675    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.832 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.003    77.835    alum/temp_out0[9]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.164 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.164    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.697 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.697    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.814 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.814    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.931 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.931    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.048 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.048    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.165 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.165    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.282 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.399 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.408    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.525 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.682 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.153    80.835    alum/temp_out0[8]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.638 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.638    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.755 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.755    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.872 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.872    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.989 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.106 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.106    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.223 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.223    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.340 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.457 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.466    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.623 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.993    83.617    alum/temp_out0[7]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.142    86.596    alum/temp_out0[6]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.925 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.925    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.475 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.475    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.589 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.589    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.703 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.703    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.931 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.931    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.045 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.159 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.159    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.273 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.273    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.430 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.928    89.358    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.687 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.687    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.220 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.220    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.337 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.571 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.571    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.688 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.805 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.805    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.922 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.922    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.039 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.039    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.196 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.817    92.013    alum/temp_out0[4]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    92.345 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.345    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.895 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.009 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.009    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.123 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.123    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.237 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.237    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.351 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.465 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.465    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.579 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.579    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.693 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.693    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.850 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    94.836    alum/temp_out0[3]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    95.165 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.165    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.715 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.715    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.829 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.829    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.943 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.943    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.057    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.171    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.285    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.399    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.513    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.670 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.894    97.564    alum/temp_out0[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.893 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.443 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.127 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.127    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.241 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.398 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.904   100.301    alum/temp_out0[1]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329   100.630 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.630    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.163 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.163    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.280 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.280    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.397 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.397    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.514 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.514    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.748 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.748    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.865 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.982 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   101.991    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.148 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.657   102.805    sm/temp_out0[0]
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.137 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.137    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.349 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.470   103.819    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.299   104.118 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.591   105.709    sm/M_alum_out[0]
    SLICE_X51Y35         LUT4 (Prop_lut4_I1_O)        0.152   105.861 f  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           0.720   106.581    sm/D_states_q[4]_i_21_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.332   106.913 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.407   107.320    sm/D_states_q[3]_i_7_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124   107.444 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379   107.823    sm/D_states_d__0[3]
    SLICE_X41Y34         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.297   116.254    
                         clock uncertainty           -0.035   116.219    
    SLICE_X41Y34         FDSE (Setup_fdse_C_D)       -0.067   116.152    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.152    
                         arrival time                        -107.823    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.369ns  (logic 60.400ns (59.002%)  route 41.969ns (40.998%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         2.678     8.277    sm/D_states_q[3]
    SLICE_X54Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  sm/D_game_tick_q_i_104/O
                         net (fo=4, routed)           0.466     8.867    sm/D_game_tick_q_i_104_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.620     9.611    sm/ram_reg_i_80_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.735 r  sm/ram_reg_i_64/O
                         net (fo=64, routed)          0.843    10.578    L_reg/M_sm_ra1[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.702 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.342    12.044    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.150    12.194 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.725    12.919    sm/M_alum_a[31]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    13.247 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.247    alum/S[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.779 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.779    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.893 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.893    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.007 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.121 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.009    14.130    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.586 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.586    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.857 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.888    15.745    alum/temp_out0[31]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.118 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.118    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.651 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.885    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.002 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.009    17.011    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.622    alum/temp_out0[30]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.410 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.009    19.761    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.875    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.103    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.217    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.374 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.179    21.552    alum/temp_out0[29]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    21.882 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.882    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.431 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.431    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.545 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.660 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.669    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.897 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.011 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.011    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.125 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.125    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.239 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.239    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.396 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.048    24.444    alum/temp_out0[28]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.773 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.773    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.323 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.323    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.437    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.560    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.674 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.674    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.788 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.788    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.902 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.902    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.016 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.016    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.130 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.130    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.287 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.922    27.208    alum/temp_out0[27]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.537 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.324    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.438    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.552    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.666    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.780    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.894 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.051 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.188    30.240    alum/temp_out0[26]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    30.569 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.569    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.102 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.102    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.219 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.336 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.345    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.462 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.462    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.579 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.579    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.696 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.696    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.813 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.813    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.930 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.087 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.817    32.904    alum/temp_out0[25]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.909    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.023 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.023    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.137 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.137    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.251 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.365 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.365    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.479 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.126    35.877    alum/temp_out0[24]
    SLICE_X55Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.662 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.662    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.785    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.013    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.127 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.127    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.241 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.241    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.355 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.469 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.626 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    38.580    alum/temp_out0[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.909 r  alum/D_registers_q[7][22]_i_53/O
                         net (fo=1, routed)           0.000    38.909    alum/D_registers_q[7][22]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.310 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.319    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.433 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.433    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.547 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.661 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.274 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.894    41.167    alum/temp_out0[22]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    41.496 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.496    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.029 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.029    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.146 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.146    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.263 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.380 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.380    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.497 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.497    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.614 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.614    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.731 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.005 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.045    44.050    alum/temp_out0[21]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.838 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.838    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.952 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.066 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.066    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.180    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.294    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.408    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.522    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.636    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.793 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.916    46.709    alum/temp_out0[20]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.038 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.038    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.571 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.571    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.688 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.688    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.805 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.922 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.198    49.745    alum/temp_out0[19]
    SLICE_X45Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.533 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.542    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.656 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.656    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.770 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.884 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.884    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.998 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.998    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.112 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.112    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.226 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.226    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.340 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.340    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.497 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.986    52.483    alum/temp_out0[18]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    52.812 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.812    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.362 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.476 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.485    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.599 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.599    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.713 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.713    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.827 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.827    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.941 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.941    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.055 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.055    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.169 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.169    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.326 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.954    55.280    alum/temp_out0[17]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.609 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.609    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.159 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.159    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.273 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.387 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.396    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.510    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.738    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.852 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.852    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.966 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.966    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.123 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.035    58.158    alum/temp_out0[16]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.487 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.487    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.037 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.037    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.151 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.151    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.265 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.265    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.379 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    59.388    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.616    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.730    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.844    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.001 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.842    60.844    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.173 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.173    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.723 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.723    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.837 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.846    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.960 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.960    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.074 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.074    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.188 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.188    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.302    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.416 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.416    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.530 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.530    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.687 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.870    63.557    alum/temp_out0[14]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    63.886 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.886    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.436 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    64.445    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.559 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.559    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.673 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.673    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.787 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.787    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.901 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.901    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.015 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.015    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.129 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.400 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.354    66.755    alum/temp_out0[13]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    67.084 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.084    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.634 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.634    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.748 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.748    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.862 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.976 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.090 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.090    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.203 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.203    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.317 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.317    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.431 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.431    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.588 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.119    69.707    alum/temp_out0[12]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.036 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.036    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.586 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.700 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.700    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.814 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.928 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.928    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.042 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.042    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.156 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.156    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.270 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.270    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.427 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.530    71.957    alum/temp_out0[11]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    72.286 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.286    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.836 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.836    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.950 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.950    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.064 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.073    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.187 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.187    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.301 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.301    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.415 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.415    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.529 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.529    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.643 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.800 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.189    74.989    alum/temp_out0[10]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    75.318 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.318    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.868 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.009    76.447    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.561 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.561    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.675 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.675    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.832 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.003    77.835    alum/temp_out0[9]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.164 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.164    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.697 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.697    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.814 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.814    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.931 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.931    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.048 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.048    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.165 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.165    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.282 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.399 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.408    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.525 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.682 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.153    80.835    alum/temp_out0[8]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.638 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.638    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.755 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.755    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.872 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.872    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.989 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.106 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.106    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.223 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.223    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.340 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.457 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.466    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.623 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.993    83.617    alum/temp_out0[7]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.142    86.596    alum/temp_out0[6]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.925 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.925    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.475 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.475    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.589 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.589    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.703 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.703    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.931 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.931    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.045 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.159 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.159    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.273 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.273    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.430 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.928    89.358    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.687 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.687    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.220 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.220    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.337 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.571 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.571    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.688 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.805 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.805    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.922 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.922    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.039 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.039    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.196 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.817    92.013    alum/temp_out0[4]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    92.345 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.345    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.895 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.009 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.009    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.123 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.123    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.237 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.237    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.351 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.465 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.465    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.579 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.579    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.693 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.693    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.850 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    94.836    alum/temp_out0[3]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    95.165 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.165    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.715 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.715    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.829 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.829    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.943 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.943    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.057    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.171    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.285    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.399    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.513    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.670 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.894    97.564    alum/temp_out0[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.893 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.443 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.127 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.127    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.241 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.398 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.904   100.301    alum/temp_out0[1]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329   100.630 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.630    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.163 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.163    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.280 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.280    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.397 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.397    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.514 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.514    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.748 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.748    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.865 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.982 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   101.991    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.148 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.657   102.805    sm/temp_out0[0]
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.137 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.137    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.349 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.470   103.819    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.299   104.118 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.110   105.228    sm/M_alum_out[0]
    SLICE_X54Y34         LUT5 (Prop_lut5_I0_O)        0.124   105.352 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           1.477   106.829    sm/D_states_q[7]_i_11_n_0
    SLICE_X44Y37         LUT4 (Prop_lut4_I0_O)        0.152   106.981 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.531   107.512    sm/D_states_d__0[6]
    SLICE_X43Y37         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.273   116.232    
                         clock uncertainty           -0.035   116.197    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)       -0.269   115.928    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.928    
                         arrival time                        -107.512    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.569ns  (logic 60.724ns (59.203%)  route 41.845ns (40.797%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         2.678     8.277    sm/D_states_q[3]
    SLICE_X54Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  sm/D_game_tick_q_i_104/O
                         net (fo=4, routed)           0.466     8.867    sm/D_game_tick_q_i_104_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.620     9.611    sm/ram_reg_i_80_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.735 r  sm/ram_reg_i_64/O
                         net (fo=64, routed)          0.843    10.578    L_reg/M_sm_ra1[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.702 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.342    12.044    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.150    12.194 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.725    12.919    sm/M_alum_a[31]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    13.247 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.247    alum/S[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.779 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.779    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.893 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.893    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.007 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.121 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.009    14.130    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.586 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.586    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.857 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.888    15.745    alum/temp_out0[31]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.118 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.118    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.651 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.885    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.002 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.009    17.011    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.622    alum/temp_out0[30]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.410 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.009    19.761    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.875    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.103    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.217    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.374 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.179    21.552    alum/temp_out0[29]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    21.882 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.882    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.431 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.431    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.545 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.660 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.669    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.897 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.011 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.011    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.125 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.125    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.239 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.239    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.396 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.048    24.444    alum/temp_out0[28]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.773 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.773    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.323 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.323    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.437    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.560    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.674 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.674    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.788 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.788    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.902 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.902    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.016 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.016    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.130 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.130    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.287 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.922    27.208    alum/temp_out0[27]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.537 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.324    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.438    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.552    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.666    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.780    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.894 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.051 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.188    30.240    alum/temp_out0[26]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    30.569 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.569    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.102 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.102    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.219 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.336 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.345    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.462 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.462    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.579 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.579    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.696 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.696    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.813 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.813    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.930 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.087 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.817    32.904    alum/temp_out0[25]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.909    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.023 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.023    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.137 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.137    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.251 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.365 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.365    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.479 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.126    35.877    alum/temp_out0[24]
    SLICE_X55Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.662 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.662    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.785    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.013    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.127 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.127    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.241 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.241    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.355 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.469 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.626 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    38.580    alum/temp_out0[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.909 r  alum/D_registers_q[7][22]_i_53/O
                         net (fo=1, routed)           0.000    38.909    alum/D_registers_q[7][22]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.310 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.319    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.433 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.433    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.547 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.661 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.274 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.894    41.167    alum/temp_out0[22]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    41.496 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.496    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.029 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.029    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.146 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.146    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.263 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.380 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.380    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.497 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.497    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.614 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.614    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.731 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.005 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.045    44.050    alum/temp_out0[21]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.838 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.838    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.952 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.066 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.066    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.180    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.294    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.408    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.522    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.636    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.793 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.916    46.709    alum/temp_out0[20]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.038 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.038    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.571 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.571    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.688 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.688    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.805 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.922 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.198    49.745    alum/temp_out0[19]
    SLICE_X45Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.533 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.542    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.656 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.656    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.770 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.884 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.884    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.998 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.998    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.112 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.112    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.226 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.226    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.340 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.340    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.497 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.986    52.483    alum/temp_out0[18]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    52.812 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.812    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.362 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.476 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.485    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.599 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.599    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.713 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.713    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.827 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.827    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.941 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.941    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.055 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.055    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.169 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.169    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.326 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.954    55.280    alum/temp_out0[17]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.609 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.609    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.159 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.159    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.273 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.387 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.396    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.510    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.738    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.852 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.852    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.966 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.966    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.123 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.035    58.158    alum/temp_out0[16]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.487 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.487    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.037 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.037    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.151 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.151    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.265 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.265    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.379 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    59.388    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.616    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.730    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.844    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.001 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.842    60.844    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.173 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.173    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.723 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.723    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.837 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.846    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.960 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.960    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.074 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.074    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.188 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.188    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.302    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.416 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.416    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.530 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.530    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.687 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.870    63.557    alum/temp_out0[14]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    63.886 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.886    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.436 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    64.445    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.559 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.559    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.673 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.673    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.787 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.787    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.901 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.901    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.015 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.015    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.129 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.400 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.354    66.755    alum/temp_out0[13]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    67.084 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.084    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.634 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.634    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.748 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.748    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.862 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.976 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.090 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.090    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.203 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.203    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.317 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.317    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.431 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.431    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.588 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.119    69.707    alum/temp_out0[12]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.036 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.036    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.586 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.700 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.700    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.814 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.928 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.928    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.042 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.042    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.156 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.156    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.270 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.270    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.427 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.530    71.957    alum/temp_out0[11]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    72.286 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.286    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.836 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.836    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.950 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.950    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.064 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.073    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.187 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.187    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.301 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.301    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.415 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.415    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.529 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.529    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.643 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.800 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.189    74.989    alum/temp_out0[10]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    75.318 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.318    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.868 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.009    76.447    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.561 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.561    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.675 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.675    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.832 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.003    77.835    alum/temp_out0[9]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.164 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.164    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.697 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.697    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.814 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.814    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.931 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.931    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.048 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.048    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.165 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.165    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.282 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.399 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.408    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.525 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.682 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.153    80.835    alum/temp_out0[8]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.638 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.638    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.755 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.755    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.872 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.872    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.989 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.106 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.106    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.223 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.223    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.340 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.457 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.466    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.623 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.993    83.617    alum/temp_out0[7]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.142    86.596    alum/temp_out0[6]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.925 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.925    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.475 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.475    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.589 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.589    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.703 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.703    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.931 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.931    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.045 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.159 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.159    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.273 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.273    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.430 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.928    89.358    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.687 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.687    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.220 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.220    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.337 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.571 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.571    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.688 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.805 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.805    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.922 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.922    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.039 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.039    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.196 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.817    92.013    alum/temp_out0[4]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    92.345 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.345    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.895 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.009 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.009    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.123 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.123    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.237 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.237    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.351 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.465 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.465    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.579 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.579    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.693 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.693    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.850 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    94.836    alum/temp_out0[3]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    95.165 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.165    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.715 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.715    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.829 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.829    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.943 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.943    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.057    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.171    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.285    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.399    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.513    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.670 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.894    97.564    alum/temp_out0[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.893 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.443 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.127 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.127    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.241 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.398 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.904   100.301    alum/temp_out0[1]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329   100.630 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.630    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.163 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.163    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.280 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.280    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.397 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.397    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.514 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.514    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.748 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.748    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.865 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.982 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   101.991    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.148 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.657   102.805    sm/temp_out0[0]
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.137 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.137    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.349 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.470   103.819    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.299   104.118 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.569   105.687    sm/M_alum_out[0]
    SLICE_X40Y32         LUT5 (Prop_lut5_I2_O)        0.150   105.837 f  sm/D_states_q[2]_i_14/O
                         net (fo=1, routed)           0.441   106.278    sm/D_states_q[2]_i_14_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.326   106.604 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.985   107.588    sm/D_states_q[2]_i_3_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I1_O)        0.124   107.712 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   107.712    sm/D_states_d__0[2]
    SLICE_X40Y36         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.273   116.231    
                         clock uncertainty           -0.035   116.196    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.029   116.225    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.225    
                         arrival time                        -107.712    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             8.647ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.335ns  (logic 60.496ns (59.116%)  route 41.839ns (40.884%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         2.678     8.277    sm/D_states_q[3]
    SLICE_X54Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  sm/D_game_tick_q_i_104/O
                         net (fo=4, routed)           0.466     8.867    sm/D_game_tick_q_i_104_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.620     9.611    sm/ram_reg_i_80_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.735 r  sm/ram_reg_i_64/O
                         net (fo=64, routed)          0.843    10.578    L_reg/M_sm_ra1[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.702 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.342    12.044    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.150    12.194 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.725    12.919    sm/M_alum_a[31]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    13.247 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.247    alum/S[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.779 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.779    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.893 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.893    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.007 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.121 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.009    14.130    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.586 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.586    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.857 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.888    15.745    alum/temp_out0[31]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.118 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.118    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.651 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.885    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.002 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.009    17.011    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.622    alum/temp_out0[30]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.410 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.009    19.761    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.875    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.103    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.217    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.374 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.179    21.552    alum/temp_out0[29]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    21.882 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.882    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.431 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.431    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.545 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.660 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.669    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.897 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.011 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.011    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.125 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.125    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.239 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.239    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.396 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.048    24.444    alum/temp_out0[28]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.773 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.773    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.323 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.323    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.437    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.560    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.674 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.674    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.788 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.788    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.902 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.902    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.016 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.016    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.130 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.130    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.287 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.922    27.208    alum/temp_out0[27]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.537 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.324    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.438    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.552    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.666    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.780    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.894 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.051 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.188    30.240    alum/temp_out0[26]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    30.569 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.569    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.102 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.102    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.219 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.336 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.345    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.462 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.462    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.579 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.579    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.696 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.696    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.813 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.813    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.930 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.087 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.817    32.904    alum/temp_out0[25]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.909    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.023 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.023    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.137 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.137    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.251 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.365 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.365    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.479 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.126    35.877    alum/temp_out0[24]
    SLICE_X55Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.662 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.662    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.785    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.013    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.127 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.127    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.241 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.241    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.355 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.469 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.626 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    38.580    alum/temp_out0[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.909 r  alum/D_registers_q[7][22]_i_53/O
                         net (fo=1, routed)           0.000    38.909    alum/D_registers_q[7][22]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.310 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.319    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.433 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.433    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.547 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.661 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.274 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.894    41.167    alum/temp_out0[22]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    41.496 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.496    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.029 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.029    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.146 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.146    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.263 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.380 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.380    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.497 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.497    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.614 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.614    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.731 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.005 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.045    44.050    alum/temp_out0[21]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.838 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.838    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.952 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.066 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.066    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.180    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.294    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.408    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.522    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.636    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.793 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.916    46.709    alum/temp_out0[20]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.038 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.038    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.571 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.571    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.688 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.688    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.805 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.922 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.198    49.745    alum/temp_out0[19]
    SLICE_X45Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.533 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.542    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.656 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.656    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.770 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.884 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.884    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.998 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.998    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.112 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.112    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.226 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.226    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.340 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.340    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.497 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.986    52.483    alum/temp_out0[18]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    52.812 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.812    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.362 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.476 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.485    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.599 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.599    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.713 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.713    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.827 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.827    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.941 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.941    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.055 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.055    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.169 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.169    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.326 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.954    55.280    alum/temp_out0[17]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.609 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.609    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.159 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.159    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.273 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.387 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.396    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.510    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.738    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.852 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.852    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.966 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.966    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.123 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.035    58.158    alum/temp_out0[16]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.487 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.487    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.037 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.037    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.151 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.151    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.265 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.265    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.379 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    59.388    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.616    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.730    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.844    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.001 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.842    60.844    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.173 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.173    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.723 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.723    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.837 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.846    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.960 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.960    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.074 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.074    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.188 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.188    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.302    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.416 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.416    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.530 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.530    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.687 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.870    63.557    alum/temp_out0[14]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    63.886 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.886    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.436 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    64.445    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.559 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.559    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.673 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.673    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.787 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.787    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.901 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.901    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.015 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.015    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.129 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.400 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.354    66.755    alum/temp_out0[13]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    67.084 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.084    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.634 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.634    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.748 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.748    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.862 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.976 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.090 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.090    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.203 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.203    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.317 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.317    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.431 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.431    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.588 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.119    69.707    alum/temp_out0[12]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.036 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.036    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.586 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.700 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.700    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.814 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.928 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.928    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.042 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.042    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.156 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.156    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.270 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.270    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.427 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.530    71.957    alum/temp_out0[11]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    72.286 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.286    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.836 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.836    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.950 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.950    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.064 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.073    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.187 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.187    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.301 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.301    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.415 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.415    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.529 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.529    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.643 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.800 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.189    74.989    alum/temp_out0[10]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    75.318 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.318    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.868 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.009    76.447    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.561 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.561    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.675 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.675    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.832 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.003    77.835    alum/temp_out0[9]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.164 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.164    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.697 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.697    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.814 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.814    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.931 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.931    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.048 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.048    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.165 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.165    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.282 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.399 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.408    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.525 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.682 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.153    80.835    alum/temp_out0[8]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.638 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.638    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.755 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.755    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.872 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.872    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.989 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.106 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.106    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.223 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.223    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.340 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.457 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.466    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.623 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.993    83.617    alum/temp_out0[7]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.142    86.596    alum/temp_out0[6]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.925 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.925    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.475 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.475    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.589 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.589    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.703 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.703    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.931 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.931    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.045 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.159 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.159    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.273 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.273    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.430 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.928    89.358    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.687 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.687    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.220 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.220    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.337 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.571 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.571    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.688 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.805 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.805    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.922 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.922    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.039 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.039    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.196 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.817    92.013    alum/temp_out0[4]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    92.345 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.345    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.895 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.009 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.009    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.123 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.123    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.237 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.237    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.351 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.465 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.465    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.579 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.579    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.693 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.693    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.850 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    94.836    alum/temp_out0[3]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    95.165 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.165    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.715 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.715    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.829 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.829    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.943 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.943    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.057    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.171    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.285    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.399    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.513    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.670 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.894    97.564    alum/temp_out0[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.893 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.443 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.127 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.127    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.241 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.398 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.904   100.301    alum/temp_out0[1]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329   100.630 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.630    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.163 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.163    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.280 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.280    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.397 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.397    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.514 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.514    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.748 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.748    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.865 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.982 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   101.991    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.148 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.657   102.805    sm/temp_out0[0]
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.137 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.137    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.349 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.470   103.819    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.299   104.118 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.009   105.126    sm/M_alum_out[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124   105.250 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.622   105.872    sm/D_states_q[0]_i_15_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I4_O)        0.124   105.996 r  sm/D_states_q[0]_i_7/O
                         net (fo=3, routed)           0.537   106.533    sm/D_states_q[0]_i_7_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.124   106.657 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.821   107.478    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X46Y36         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X46Y36         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X46Y36         FDSE (Setup_fdse_C_D)       -0.058   116.125    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.125    
                         arrival time                        -107.478    
  -------------------------------------------------------------------
                         slack                                  8.647    

Slack (MET) :             9.072ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.901ns  (logic 60.372ns (59.246%)  route 41.529ns (40.754%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=27 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         2.678     8.277    sm/D_states_q[3]
    SLICE_X54Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  sm/D_game_tick_q_i_104/O
                         net (fo=4, routed)           0.466     8.867    sm/D_game_tick_q_i_104_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.620     9.611    sm/ram_reg_i_80_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.735 r  sm/ram_reg_i_64/O
                         net (fo=64, routed)          0.843    10.578    L_reg/M_sm_ra1[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.702 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.342    12.044    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.150    12.194 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.725    12.919    sm/M_alum_a[31]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    13.247 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.247    alum/S[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.779 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.779    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.893 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.893    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.007 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.121 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.009    14.130    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.586 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.586    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.857 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.888    15.745    alum/temp_out0[31]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.118 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.118    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.651 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.885    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.002 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.009    17.011    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.622    alum/temp_out0[30]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.410 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.009    19.761    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.875    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.103    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.217    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.374 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.179    21.552    alum/temp_out0[29]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    21.882 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.882    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.431 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.431    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.545 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.660 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.669    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.897 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.011 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.011    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.125 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.125    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.239 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.239    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.396 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.048    24.444    alum/temp_out0[28]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.773 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.773    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.323 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.323    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.437    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.560    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.674 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.674    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.788 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.788    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.902 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.902    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.016 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.016    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.130 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.130    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.287 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.922    27.208    alum/temp_out0[27]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.537 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.324    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.438    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.552    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.666    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.780    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.894 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.051 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.188    30.240    alum/temp_out0[26]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    30.569 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.569    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.102 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.102    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.219 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.336 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.345    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.462 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.462    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.579 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.579    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.696 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.696    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.813 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.813    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.930 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.087 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.817    32.904    alum/temp_out0[25]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.909    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.023 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.023    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.137 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.137    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.251 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.365 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.365    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.479 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.126    35.877    alum/temp_out0[24]
    SLICE_X55Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.662 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.662    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.785    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.013    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.127 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.127    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.241 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.241    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.355 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.469 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.626 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    38.580    alum/temp_out0[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.909 r  alum/D_registers_q[7][22]_i_53/O
                         net (fo=1, routed)           0.000    38.909    alum/D_registers_q[7][22]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.310 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.319    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.433 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.433    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.547 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.661 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.274 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.894    41.167    alum/temp_out0[22]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    41.496 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.496    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.029 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.029    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.146 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.146    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.263 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.380 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.380    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.497 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.497    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.614 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.614    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.731 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.005 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.045    44.050    alum/temp_out0[21]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.838 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.838    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.952 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.066 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.066    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.180    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.294    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.408    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.522    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.636    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.793 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.916    46.709    alum/temp_out0[20]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.038 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.038    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.571 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.571    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.688 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.688    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.805 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.922 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.198    49.745    alum/temp_out0[19]
    SLICE_X45Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.533 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.542    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.656 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.656    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.770 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.884 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.884    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.998 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.998    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.112 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.112    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.226 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.226    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.340 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.340    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.497 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.986    52.483    alum/temp_out0[18]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    52.812 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.812    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.362 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.476 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.485    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.599 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.599    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.713 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.713    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.827 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.827    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.941 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.941    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.055 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.055    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.169 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.169    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.326 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.954    55.280    alum/temp_out0[17]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.609 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.609    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.159 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.159    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.273 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.387 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.396    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.510    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.738    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.852 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.852    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.966 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.966    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.123 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.035    58.158    alum/temp_out0[16]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.487 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.487    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.037 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.037    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.151 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.151    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.265 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.265    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.379 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    59.388    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.616    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.730    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.844    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.001 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.842    60.844    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.173 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.173    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.723 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.723    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.837 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.846    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.960 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.960    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.074 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.074    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.188 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.188    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.302    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.416 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.416    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.530 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.530    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.687 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.870    63.557    alum/temp_out0[14]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    63.886 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.886    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.436 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    64.445    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.559 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.559    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.673 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.673    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.787 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.787    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.901 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.901    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.015 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.015    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.129 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.400 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.354    66.755    alum/temp_out0[13]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    67.084 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.084    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.634 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.634    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.748 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.748    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.862 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.976 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.090 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.090    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.203 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.203    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.317 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.317    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.431 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.431    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.588 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.119    69.707    alum/temp_out0[12]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.036 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.036    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.586 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.700 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.700    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.814 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.928 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.928    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.042 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.042    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.156 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.156    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.270 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.270    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.427 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.530    71.957    alum/temp_out0[11]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    72.286 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.286    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.836 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.836    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.950 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.950    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.064 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.073    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.187 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.187    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.301 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.301    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.415 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.415    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.529 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.529    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.643 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.800 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.189    74.989    alum/temp_out0[10]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    75.318 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.318    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.868 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.009    76.447    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.561 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.561    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.675 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.675    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.832 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.003    77.835    alum/temp_out0[9]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.164 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.164    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.697 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.697    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.814 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.814    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.931 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.931    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.048 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.048    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.165 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.165    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.282 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.399 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.408    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.525 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.682 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.153    80.835    alum/temp_out0[8]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.638 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.638    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.755 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.755    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.872 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.872    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.989 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.106 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.106    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.223 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.223    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.340 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.457 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.466    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.623 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.993    83.617    alum/temp_out0[7]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.142    86.596    alum/temp_out0[6]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.925 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.925    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.475 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.475    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.589 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.589    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.703 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.703    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.931 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.931    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.045 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.159 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.159    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.273 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.273    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.430 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.928    89.358    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.687 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.687    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.220 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.220    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.337 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.571 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.571    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.688 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.805 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.805    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.922 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.922    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.039 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.039    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.196 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.817    92.013    alum/temp_out0[4]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    92.345 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.345    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.895 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.009 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.009    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.123 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.123    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.237 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.237    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.351 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.465 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.465    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.579 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.579    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.693 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.693    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.850 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    94.836    alum/temp_out0[3]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    95.165 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.165    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.715 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.715    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.829 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.829    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.943 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.943    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.057    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.171    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.285    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.399    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.513    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.670 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.894    97.564    alum/temp_out0[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.893 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.443 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.127 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.127    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.241 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.398 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.904   100.301    alum/temp_out0[1]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329   100.630 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.630    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.163 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.163    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.280 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.280    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.397 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.397    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.514 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.514    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.748 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.748    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.865 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.982 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   101.991    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.148 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.657   102.805    sm/temp_out0[0]
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.137 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.137    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.349 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.470   103.819    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.299   104.118 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.110   105.228    sm/M_alum_out[0]
    SLICE_X54Y34         LUT5 (Prop_lut5_I0_O)        0.124   105.352 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           1.047   106.399    sm/D_states_q[7]_i_11_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.124   106.523 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.521   107.044    sm/D_states_d__0[7]
    SLICE_X43Y37         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X43Y37         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.273   116.232    
                         clock uncertainty           -0.035   116.197    
    SLICE_X43Y37         FDSE (Setup_fdse_C_D)       -0.081   116.116    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.116    
                         arrival time                        -107.044    
  -------------------------------------------------------------------
                         slack                                  9.072    

Slack (MET) :             9.145ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.849ns  (logic 60.496ns (59.398%)  route 41.353ns (40.602%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         2.678     8.277    sm/D_states_q[3]
    SLICE_X54Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  sm/D_game_tick_q_i_104/O
                         net (fo=4, routed)           0.466     8.867    sm/D_game_tick_q_i_104_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.620     9.611    sm/ram_reg_i_80_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.735 r  sm/ram_reg_i_64/O
                         net (fo=64, routed)          0.843    10.578    L_reg/M_sm_ra1[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.702 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.342    12.044    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.150    12.194 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.725    12.919    sm/M_alum_a[31]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.328    13.247 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.247    alum/S[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.779 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.779    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.893 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.893    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.007 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.121 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.009    14.130    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.244 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.244    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.358 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.358    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.472 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.586 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.586    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.857 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.888    15.745    alum/temp_out0[31]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.118 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.118    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.651 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.885    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.002 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.009    17.011    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.622    alum/temp_out0[30]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.410 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.524    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.009    19.761    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.875    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.103    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.217    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.374 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.179    21.552    alum/temp_out0[29]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    21.882 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.882    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.431 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.431    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.545 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.660 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.669    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.783    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.897 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.011 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.011    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.125 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.125    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.239 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.239    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.396 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.048    24.444    alum/temp_out0[28]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.773 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.773    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.323 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.323    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.437    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.560    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.674 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.674    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.788 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.788    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.902 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.902    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.016 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.016    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.130 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.130    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.287 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.922    27.208    alum/temp_out0[27]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.537 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    28.324    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.438    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.552    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.666    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.780    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.894 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.051 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.188    30.240    alum/temp_out0[26]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    30.569 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.569    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.102 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.102    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.219 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.219    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.336 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.345    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.462 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.462    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.579 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.579    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.696 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.696    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.813 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.813    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.930 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.087 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.817    32.904    alum/temp_out0[25]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.909    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.023 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.023    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.137 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.137    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.251 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.365 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.365    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.479 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.126    35.877    alum/temp_out0[24]
    SLICE_X55Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.662 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.662    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.785    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.013 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.013    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.127 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.127    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.241 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.241    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.355 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.469 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.626 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    38.580    alum/temp_out0[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.909 r  alum/D_registers_q[7][22]_i_53/O
                         net (fo=1, routed)           0.000    38.909    alum/D_registers_q[7][22]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.310 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.319    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.433 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.433    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.547 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.661 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.775 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.775    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.889 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.003 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.003    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.117 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.117    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.274 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.894    41.167    alum/temp_out0[22]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    41.496 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.496    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.029 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.029    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.146 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.146    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.263 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.263    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.380 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.380    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.497 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.497    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.614 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.614    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.731 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.005 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.045    44.050    alum/temp_out0[21]
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.838 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.838    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.952 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.066 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.066    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.180    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.294    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.408    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.522    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.636    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.793 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.916    46.709    alum/temp_out0[20]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.038 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.038    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.571 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.571    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.688 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.688    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.805 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.805    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.922 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.198    49.745    alum/temp_out0[19]
    SLICE_X45Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.533 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.542    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.656 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.656    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.770 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.884 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.884    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.998 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.998    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.112 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.112    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.226 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.226    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.340 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.340    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.497 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.986    52.483    alum/temp_out0[18]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    52.812 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.812    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.362 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.476 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    53.485    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.599 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.599    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.713 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.713    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.827 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.827    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.941 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.941    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.055 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.055    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.169 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.169    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.326 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.954    55.280    alum/temp_out0[17]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.609 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.609    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.159 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.159    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.273 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.387 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.396    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.510    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.738    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.852 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.852    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.966 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.966    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.123 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.035    58.158    alum/temp_out0[16]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.487 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.487    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.037 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.037    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.151 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.151    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.265 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.265    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.379 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    59.388    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.616    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.730    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.844    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.001 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.842    60.844    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.173 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.173    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.723 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.723    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.837 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.846    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.960 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.960    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.074 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.074    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.188 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.188    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.302    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.416 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.416    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.530 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.530    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.687 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.870    63.557    alum/temp_out0[14]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    63.886 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.886    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.436 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    64.445    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.559 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.559    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.673 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.673    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.787 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.787    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.901 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.901    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.015 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.015    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.129 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.400 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.354    66.755    alum/temp_out0[13]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    67.084 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.084    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.634 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.634    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.748 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.748    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.862 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.976 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.090 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.090    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.203 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.203    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.317 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.317    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.431 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.431    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.588 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.119    69.707    alum/temp_out0[12]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.036 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.036    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.586 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.700 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.700    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.814 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.928 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.928    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.042 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.042    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.156 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.156    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.270 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.270    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.427 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.530    71.957    alum/temp_out0[11]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    72.286 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.286    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.836 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.836    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.950 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.950    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.064 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.073    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.187 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.187    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.301 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.301    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.415 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.415    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.529 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.529    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.643 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.800 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.189    74.989    alum/temp_out0[10]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    75.318 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.318    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.868 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.009    76.447    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.561 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.561    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.675 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.675    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.832 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.003    77.835    alum/temp_out0[9]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.164 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.164    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.697 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.697    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.814 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.814    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.931 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.931    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.048 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.048    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.165 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.165    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.282 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.399 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.408    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.525 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.525    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.682 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.153    80.835    alum/temp_out0[8]
    SLICE_X42Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.638 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.638    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.755 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.755    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.872 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.872    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.989 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.989    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.106 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.106    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.223 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.223    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.340 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.457 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.466    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.623 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.993    83.617    alum/temp_out0[7]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.142    86.596    alum/temp_out0[6]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.925 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.925    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.475 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.475    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.589 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.589    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.703 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.703    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.931 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.931    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.045 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.159 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.159    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.273 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.273    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.430 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.928    89.358    alum/temp_out0[5]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.687 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.687    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.220 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.220    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.337 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.571 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.571    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.688 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.805 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.805    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.922 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.922    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.039 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.039    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.196 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.817    92.013    alum/temp_out0[4]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    92.345 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.345    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.895 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.009 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.009    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.123 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.123    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.237 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.237    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.351 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.465 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.465    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.579 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.579    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.693 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.693    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.850 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    94.836    alum/temp_out0[3]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    95.165 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.165    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.715 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.715    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.829 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.829    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.943 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.943    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.057    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.171    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.285    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.399    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.513    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.670 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.894    97.564    alum/temp_out0[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.893 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.443 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.127 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.127    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.241 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.398 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.904   100.301    alum/temp_out0[1]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329   100.630 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.630    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.163 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.163    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.280 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.280    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.397 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.397    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.514 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.514    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.748 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.748    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.865 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.982 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   101.991    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.148 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.657   102.805    sm/temp_out0[0]
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.137 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.137    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.349 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.470   103.819    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.299   104.118 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.009   105.126    sm/M_alum_out[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124   105.250 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.622   105.872    sm/D_states_q[0]_i_15_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I4_O)        0.124   105.996 r  sm/D_states_q[0]_i_7/O
                         net (fo=3, routed)           0.532   106.528    sm/D_states_q[0]_i_7_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.124   106.652 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.340   106.992    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X47Y37         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X47Y37         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X47Y37         FDSE (Setup_fdse_C_D)       -0.047   116.137    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.137    
                         arrival time                        -106.992    
  -------------------------------------------------------------------
                         slack                                  9.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.560     1.504    forLoop_idx_0_959564817[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.702    forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.828     2.018    forLoop_idx_0_959564817[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.071     1.575    forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.551     1.495    forLoop_idx_0_959564817[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.701    forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.818     2.008    forLoop_idx_0_959564817[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.075     1.570    forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.560     1.504    forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.710    forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.828     2.018    forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.075     1.579    forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.762%)  route 0.295ns (64.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.295     1.964    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y39         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y39         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.762%)  route 0.295ns (64.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.295     1.964    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y39         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y39         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.762%)  route 0.295ns (64.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.295     1.964    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y39         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y39         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.762%)  route 0.295ns (64.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.295     1.964    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y39         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y39         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.692%)  route 0.334ns (70.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.334     1.981    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y39         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y39         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.692%)  route 0.334ns (70.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.334     1.981    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y39         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y39         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.692%)  route 0.334ns (70.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.334     1.981    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y39         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y39         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y4    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y12   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y14   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y14   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y15   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y14   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y18   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y17   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y39   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y39   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y39   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y39   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y39   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y39   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y39   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y39   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y39   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y39   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y39   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y39   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y39   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y39   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y39   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y39   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y39   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y39   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y39   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y39   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.901ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.028ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.704ns (12.456%)  route 4.948ns (87.544%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  sm/D_states_q_reg[1]/Q
                         net (fo=241, routed)         3.100     8.702    sm/D_states_q_reg[2]_0[0]
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.826 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.224    10.050    sm/D_stage_q[3]_i_2_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.174 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.623    10.797    fifo_reset_cond/AS[0]
    SLICE_X46Y39         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y39         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X46Y39         FDPE (Recov_fdpe_C_PRE)     -0.361   115.825    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.825    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                105.028    

Slack (MET) :             105.028ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.704ns (12.456%)  route 4.948ns (87.544%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  sm/D_states_q_reg[1]/Q
                         net (fo=241, routed)         3.100     8.702    sm/D_states_q_reg[2]_0[0]
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.826 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.224    10.050    sm/D_stage_q[3]_i_2_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.174 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.623    10.797    fifo_reset_cond/AS[0]
    SLICE_X46Y39         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y39         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X46Y39         FDPE (Recov_fdpe_C_PRE)     -0.361   115.825    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.825    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                105.028    

Slack (MET) :             105.028ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.704ns (12.456%)  route 4.948ns (87.544%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  sm/D_states_q_reg[1]/Q
                         net (fo=241, routed)         3.100     8.702    sm/D_states_q_reg[2]_0[0]
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.826 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.224    10.050    sm/D_stage_q[3]_i_2_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.174 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.623    10.797    fifo_reset_cond/AS[0]
    SLICE_X46Y39         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y39         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X46Y39         FDPE (Recov_fdpe_C_PRE)     -0.361   115.825    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.825    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                105.028    

Slack (MET) :             105.028ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.704ns (12.456%)  route 4.948ns (87.544%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  sm/D_states_q_reg[1]/Q
                         net (fo=241, routed)         3.100     8.702    sm/D_states_q_reg[2]_0[0]
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.826 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.224    10.050    sm/D_stage_q[3]_i_2_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.174 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.623    10.797    fifo_reset_cond/AS[0]
    SLICE_X46Y39         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y39         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X46Y39         FDPE (Recov_fdpe_C_PRE)     -0.361   115.825    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.825    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                105.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.227ns (26.798%)  route 0.620ns (73.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X47Y37         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDSE (Prop_fdse_C_Q)         0.128     1.633 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.406     2.038    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X46Y39         LUT6 (Prop_lut6_I3_O)        0.099     2.137 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.214     2.352    fifo_reset_cond/AS[0]
    SLICE_X46Y39         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y39         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X46Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     1.451    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.227ns (26.798%)  route 0.620ns (73.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X47Y37         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDSE (Prop_fdse_C_Q)         0.128     1.633 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.406     2.038    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X46Y39         LUT6 (Prop_lut6_I3_O)        0.099     2.137 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.214     2.352    fifo_reset_cond/AS[0]
    SLICE_X46Y39         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y39         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X46Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     1.451    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.227ns (26.798%)  route 0.620ns (73.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X47Y37         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDSE (Prop_fdse_C_Q)         0.128     1.633 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.406     2.038    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X46Y39         LUT6 (Prop_lut6_I3_O)        0.099     2.137 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.214     2.352    fifo_reset_cond/AS[0]
    SLICE_X46Y39         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y39         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X46Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     1.451    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.227ns (26.798%)  route 0.620ns (73.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X47Y37         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDSE (Prop_fdse_C_Q)         0.128     1.633 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.406     2.038    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X46Y39         LUT6 (Prop_lut6_I3_O)        0.099     2.137 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.214     2.352    fifo_reset_cond/AS[0]
    SLICE_X46Y39         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y39         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X46Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     1.451    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.901    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.650ns  (logic 11.428ns (29.567%)  route 27.223ns (70.433%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.691     8.363    L_reg/M_sm_timer[8]
    SLICE_X42Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.487 r  L_reg/L_0a296541_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.308     8.795    L_reg/L_0a296541_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.919 f  L_reg/L_0a296541_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.016     9.935    L_reg/L_0a296541_remainder0_carry__1_i_7__1_n_0
    SLICE_X44Y12         LUT3 (Prop_lut3_I2_O)        0.152    10.087 f  L_reg/L_0a296541_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.828    10.915    L_reg/L_0a296541_remainder0_carry_i_20__1_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.354    11.269 r  L_reg/L_0a296541_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    12.087    L_reg/L_0a296541_remainder0_carry_i_10__1_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.413 r  L_reg/L_0a296541_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.413    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.945 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.945    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.059    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.298 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.582    14.880    L_reg/L_0a296541_remainder0_3[10]
    SLICE_X47Y11         LUT5 (Prop_lut5_I0_O)        0.302    15.182 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.042    16.224    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y10         LUT4 (Prop_lut4_I0_O)        0.124    16.348 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.643    16.991    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.115 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.836    17.951    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y9          LUT3 (Prop_lut3_I2_O)        0.150    18.101 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.925    19.026    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.354    19.380 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    20.492    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.818 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.465    21.283    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.803 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.803    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.920 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.920    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.159 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.111    23.270    L_reg/L_0a296541_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X45Y6          LUT5 (Prop_lut5_I1_O)        0.301    23.571 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.004    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y6          LUT5 (Prop_lut5_I0_O)        0.124    24.128 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    25.174    L_reg/i__carry_i_14__1_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.124    25.298 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.276    25.573    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I0_O)        0.124    25.697 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.228    26.926    L_reg/i__carry_i_14__1_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124    27.050 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.822    27.872    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y4          LUT3 (Prop_lut3_I1_O)        0.152    28.024 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.818    28.842    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y4          LUT5 (Prop_lut5_I0_O)        0.326    29.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.718 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.718    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.832    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.054 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.914    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y6          LUT6 (Prop_lut6_I1_O)        0.299    31.213 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.290    31.503    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.627 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.872    32.498    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    32.622 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    33.430    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.554 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.315    34.869    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y8          LUT4 (Prop_lut4_I1_O)        0.152    35.021 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.079    40.100    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.767    43.867 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.867    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.859ns  (logic 11.177ns (29.523%)  route 26.681ns (70.477%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.691     8.363    L_reg/M_sm_timer[8]
    SLICE_X42Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.487 r  L_reg/L_0a296541_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.308     8.795    L_reg/L_0a296541_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.919 f  L_reg/L_0a296541_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.016     9.935    L_reg/L_0a296541_remainder0_carry__1_i_7__1_n_0
    SLICE_X44Y12         LUT3 (Prop_lut3_I2_O)        0.152    10.087 f  L_reg/L_0a296541_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.828    10.915    L_reg/L_0a296541_remainder0_carry_i_20__1_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.354    11.269 r  L_reg/L_0a296541_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    12.087    L_reg/L_0a296541_remainder0_carry_i_10__1_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.413 r  L_reg/L_0a296541_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.413    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.945 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.945    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.059    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.298 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.582    14.880    L_reg/L_0a296541_remainder0_3[10]
    SLICE_X47Y11         LUT5 (Prop_lut5_I0_O)        0.302    15.182 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.042    16.224    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y10         LUT4 (Prop_lut4_I0_O)        0.124    16.348 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.643    16.991    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.115 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.836    17.951    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y9          LUT3 (Prop_lut3_I2_O)        0.150    18.101 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.925    19.026    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.354    19.380 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    20.492    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.818 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.465    21.283    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.803 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.803    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.920 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.920    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.159 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.111    23.270    L_reg/L_0a296541_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X45Y6          LUT5 (Prop_lut5_I1_O)        0.301    23.571 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.004    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y6          LUT5 (Prop_lut5_I0_O)        0.124    24.128 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    25.174    L_reg/i__carry_i_14__1_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.124    25.298 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.276    25.573    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I0_O)        0.124    25.697 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.228    26.926    L_reg/i__carry_i_14__1_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124    27.050 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.822    27.872    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y4          LUT3 (Prop_lut3_I1_O)        0.152    28.024 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.818    28.842    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y4          LUT5 (Prop_lut5_I0_O)        0.326    29.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.718 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.718    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.832    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.054 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.914    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y6          LUT6 (Prop_lut6_I1_O)        0.299    31.213 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.290    31.503    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.627 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.872    32.498    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    32.622 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    33.430    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.554 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.148    34.702    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y8          LUT4 (Prop_lut4_I1_O)        0.124    34.826 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.705    39.531    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    43.075 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.075    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.855ns  (logic 11.184ns (29.544%)  route 26.671ns (70.456%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.691     8.363    L_reg/M_sm_timer[8]
    SLICE_X42Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.487 r  L_reg/L_0a296541_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.308     8.795    L_reg/L_0a296541_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.919 f  L_reg/L_0a296541_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.016     9.935    L_reg/L_0a296541_remainder0_carry__1_i_7__1_n_0
    SLICE_X44Y12         LUT3 (Prop_lut3_I2_O)        0.152    10.087 f  L_reg/L_0a296541_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.828    10.915    L_reg/L_0a296541_remainder0_carry_i_20__1_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.354    11.269 r  L_reg/L_0a296541_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    12.087    L_reg/L_0a296541_remainder0_carry_i_10__1_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.413 r  L_reg/L_0a296541_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.413    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.945 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.945    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.059    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.298 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.582    14.880    L_reg/L_0a296541_remainder0_3[10]
    SLICE_X47Y11         LUT5 (Prop_lut5_I0_O)        0.302    15.182 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.042    16.224    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y10         LUT4 (Prop_lut4_I0_O)        0.124    16.348 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.643    16.991    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.115 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.836    17.951    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y9          LUT3 (Prop_lut3_I2_O)        0.150    18.101 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.925    19.026    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.354    19.380 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    20.492    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.818 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.465    21.283    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.803 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.803    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.920 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.920    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.159 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.111    23.270    L_reg/L_0a296541_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X45Y6          LUT5 (Prop_lut5_I1_O)        0.301    23.571 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.004    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y6          LUT5 (Prop_lut5_I0_O)        0.124    24.128 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    25.174    L_reg/i__carry_i_14__1_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.124    25.298 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.276    25.573    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I0_O)        0.124    25.697 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.228    26.926    L_reg/i__carry_i_14__1_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124    27.050 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.822    27.872    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y4          LUT3 (Prop_lut3_I1_O)        0.152    28.024 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.818    28.842    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y4          LUT5 (Prop_lut5_I0_O)        0.326    29.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.718 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.718    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.832    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.054 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.914    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y6          LUT6 (Prop_lut6_I1_O)        0.299    31.213 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.290    31.503    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.627 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.872    32.498    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    32.622 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    33.430    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.554 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.315    34.869    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y8          LUT4 (Prop_lut4_I0_O)        0.124    34.993 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.527    39.520    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    43.071 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    43.071    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.830ns  (logic 11.188ns (29.576%)  route 26.642ns (70.424%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.691     8.363    L_reg/M_sm_timer[8]
    SLICE_X42Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.487 r  L_reg/L_0a296541_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.308     8.795    L_reg/L_0a296541_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.919 f  L_reg/L_0a296541_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.016     9.935    L_reg/L_0a296541_remainder0_carry__1_i_7__1_n_0
    SLICE_X44Y12         LUT3 (Prop_lut3_I2_O)        0.152    10.087 f  L_reg/L_0a296541_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.828    10.915    L_reg/L_0a296541_remainder0_carry_i_20__1_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.354    11.269 r  L_reg/L_0a296541_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    12.087    L_reg/L_0a296541_remainder0_carry_i_10__1_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.413 r  L_reg/L_0a296541_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.413    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.945 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.945    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.059    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.298 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.582    14.880    L_reg/L_0a296541_remainder0_3[10]
    SLICE_X47Y11         LUT5 (Prop_lut5_I0_O)        0.302    15.182 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.042    16.224    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y10         LUT4 (Prop_lut4_I0_O)        0.124    16.348 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.643    16.991    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.115 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.836    17.951    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y9          LUT3 (Prop_lut3_I2_O)        0.150    18.101 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.925    19.026    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.354    19.380 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    20.492    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.818 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.465    21.283    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.803 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.803    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.920 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.920    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.159 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.111    23.270    L_reg/L_0a296541_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X45Y6          LUT5 (Prop_lut5_I1_O)        0.301    23.571 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.004    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y6          LUT5 (Prop_lut5_I0_O)        0.124    24.128 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    25.174    L_reg/i__carry_i_14__1_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.124    25.298 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.276    25.573    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I0_O)        0.124    25.697 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.228    26.926    L_reg/i__carry_i_14__1_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124    27.050 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.822    27.872    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y4          LUT3 (Prop_lut3_I1_O)        0.152    28.024 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.818    28.842    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y4          LUT5 (Prop_lut5_I0_O)        0.326    29.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.718 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.718    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.832    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.054 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.914    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y6          LUT6 (Prop_lut6_I1_O)        0.299    31.213 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.290    31.503    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.627 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.872    32.498    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    32.622 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    33.430    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.554 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.910    34.464    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y8          LUT4 (Prop_lut4_I0_O)        0.124    34.588 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.903    39.491    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.047 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.047    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.785ns  (logic 11.414ns (30.207%)  route 26.371ns (69.793%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.691     8.363    L_reg/M_sm_timer[8]
    SLICE_X42Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.487 r  L_reg/L_0a296541_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.308     8.795    L_reg/L_0a296541_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.919 f  L_reg/L_0a296541_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.016     9.935    L_reg/L_0a296541_remainder0_carry__1_i_7__1_n_0
    SLICE_X44Y12         LUT3 (Prop_lut3_I2_O)        0.152    10.087 f  L_reg/L_0a296541_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.828    10.915    L_reg/L_0a296541_remainder0_carry_i_20__1_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.354    11.269 r  L_reg/L_0a296541_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    12.087    L_reg/L_0a296541_remainder0_carry_i_10__1_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.413 r  L_reg/L_0a296541_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.413    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.945 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.945    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.059    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.298 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.582    14.880    L_reg/L_0a296541_remainder0_3[10]
    SLICE_X47Y11         LUT5 (Prop_lut5_I0_O)        0.302    15.182 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.042    16.224    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y10         LUT4 (Prop_lut4_I0_O)        0.124    16.348 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.643    16.991    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.115 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.836    17.951    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y9          LUT3 (Prop_lut3_I2_O)        0.150    18.101 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.925    19.026    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.354    19.380 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    20.492    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.818 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.465    21.283    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.803 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.803    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.920 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.920    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.159 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.111    23.270    L_reg/L_0a296541_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X45Y6          LUT5 (Prop_lut5_I1_O)        0.301    23.571 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.004    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y6          LUT5 (Prop_lut5_I0_O)        0.124    24.128 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    25.174    L_reg/i__carry_i_14__1_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.124    25.298 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.276    25.573    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I0_O)        0.124    25.697 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.228    26.926    L_reg/i__carry_i_14__1_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124    27.050 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.822    27.872    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y4          LUT3 (Prop_lut3_I1_O)        0.152    28.024 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.818    28.842    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y4          LUT5 (Prop_lut5_I0_O)        0.326    29.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.718 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.718    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.832    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.054 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.914    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y6          LUT6 (Prop_lut6_I1_O)        0.299    31.213 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.290    31.503    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.627 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.872    32.498    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    32.622 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    33.430    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.554 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.148    34.702    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y8          LUT4 (Prop_lut4_I0_O)        0.153    34.855 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.394    39.250    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.752    43.001 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.001    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.404ns  (logic 11.186ns (29.906%)  route 26.218ns (70.094%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.691     8.363    L_reg/M_sm_timer[8]
    SLICE_X42Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.487 r  L_reg/L_0a296541_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.308     8.795    L_reg/L_0a296541_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.919 f  L_reg/L_0a296541_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.016     9.935    L_reg/L_0a296541_remainder0_carry__1_i_7__1_n_0
    SLICE_X44Y12         LUT3 (Prop_lut3_I2_O)        0.152    10.087 f  L_reg/L_0a296541_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.828    10.915    L_reg/L_0a296541_remainder0_carry_i_20__1_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.354    11.269 r  L_reg/L_0a296541_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    12.087    L_reg/L_0a296541_remainder0_carry_i_10__1_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.413 r  L_reg/L_0a296541_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.413    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.945 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.945    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.059    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.298 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.582    14.880    L_reg/L_0a296541_remainder0_3[10]
    SLICE_X47Y11         LUT5 (Prop_lut5_I0_O)        0.302    15.182 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.042    16.224    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y10         LUT4 (Prop_lut4_I0_O)        0.124    16.348 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.643    16.991    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.115 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.836    17.951    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y9          LUT3 (Prop_lut3_I2_O)        0.150    18.101 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.925    19.026    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.354    19.380 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    20.492    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.818 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.465    21.283    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.803 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.803    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.920 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.920    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.159 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.111    23.270    L_reg/L_0a296541_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X45Y6          LUT5 (Prop_lut5_I1_O)        0.301    23.571 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.004    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y6          LUT5 (Prop_lut5_I0_O)        0.124    24.128 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    25.174    L_reg/i__carry_i_14__1_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.124    25.298 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.276    25.573    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I0_O)        0.124    25.697 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.228    26.926    L_reg/i__carry_i_14__1_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124    27.050 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.822    27.872    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y4          LUT3 (Prop_lut3_I1_O)        0.152    28.024 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.818    28.842    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y4          LUT5 (Prop_lut5_I0_O)        0.326    29.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.718 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.718    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.832    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.054 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.914    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y6          LUT6 (Prop_lut6_I1_O)        0.299    31.213 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.290    31.503    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.627 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    32.436    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.560 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    33.229    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.124    33.353 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.892    34.245    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y8          LUT3 (Prop_lut3_I2_O)        0.124    34.369 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.699    39.067    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.621 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.621    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.375ns  (logic 11.381ns (30.452%)  route 25.994ns (69.548%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.691     8.363    L_reg/M_sm_timer[8]
    SLICE_X42Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.487 r  L_reg/L_0a296541_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.308     8.795    L_reg/L_0a296541_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.919 f  L_reg/L_0a296541_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.016     9.935    L_reg/L_0a296541_remainder0_carry__1_i_7__1_n_0
    SLICE_X44Y12         LUT3 (Prop_lut3_I2_O)        0.152    10.087 f  L_reg/L_0a296541_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.828    10.915    L_reg/L_0a296541_remainder0_carry_i_20__1_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.354    11.269 r  L_reg/L_0a296541_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    12.087    L_reg/L_0a296541_remainder0_carry_i_10__1_n_0
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.413 r  L_reg/L_0a296541_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.413    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.945 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.945    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.059    timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.298 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.582    14.880    L_reg/L_0a296541_remainder0_3[10]
    SLICE_X47Y11         LUT5 (Prop_lut5_I0_O)        0.302    15.182 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.042    16.224    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y10         LUT4 (Prop_lut4_I0_O)        0.124    16.348 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.643    16.991    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.115 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.836    17.951    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y9          LUT3 (Prop_lut3_I2_O)        0.150    18.101 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.925    19.026    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.354    19.380 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.112    20.492    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.818 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.465    21.283    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.803 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.803    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.920 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.920    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.159 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.111    23.270    L_reg/L_0a296541_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X45Y6          LUT5 (Prop_lut5_I1_O)        0.301    23.571 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.004    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y6          LUT5 (Prop_lut5_I0_O)        0.124    24.128 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    25.174    L_reg/i__carry_i_14__1_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.124    25.298 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.276    25.573    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I0_O)        0.124    25.697 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.228    26.926    L_reg/i__carry_i_14__1_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124    27.050 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.822    27.872    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y4          LUT3 (Prop_lut3_I1_O)        0.152    28.024 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.818    28.842    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y4          LUT5 (Prop_lut5_I0_O)        0.326    29.168 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.168    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.718 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.718    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.832    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.054 f  timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.914    timerseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y6          LUT6 (Prop_lut6_I1_O)        0.299    31.213 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.290    31.503    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.627 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.872    32.498    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    32.622 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    33.430    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.554 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.910    34.464    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y8          LUT4 (Prop_lut4_I0_O)        0.117    34.581 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.255    38.836    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.755    42.592 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.592    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.142ns  (logic 11.898ns (32.921%)  route 24.243ns (67.079%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.541     7.216    L_reg/M_sm_pbc[8]
    SLICE_X58Y11         LUT3 (Prop_lut3_I1_O)        0.154     7.370 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.841     8.211    L_reg/i__carry_i_14__3_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I2_O)        0.327     8.538 f  L_reg/L_0a296541_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.963     9.500    L_reg/L_0a296541_remainder0_carry_i_16__0_n_0
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.152     9.652 f  L_reg/L_0a296541_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.335    L_reg/L_0a296541_remainder0_carry_i_19__0_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.360    10.695 r  L_reg/L_0a296541_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.006    11.700    L_reg/L_0a296541_remainder0_carry_i_10__0_n_0
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.326    12.026 r  L_reg/L_0a296541_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.026    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.606 f  bseg_driver/decimal_renderer/L_0a296541_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.250    L_reg/L_0a296541_remainder0_1[2]
    SLICE_X59Y11         LUT4 (Prop_lut4_I1_O)        0.328    13.578 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.299    14.877    L_reg/i__carry_i_13__2_n_0
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.326    15.203 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           1.260    16.462    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124    16.586 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.823    17.410    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I1_O)        0.150    17.560 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.620    18.180    L_reg/i__carry_i_20__2_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.320    18.500 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.006    19.506    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    19.832 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.303    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X63Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.810 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.810    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.924 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.924    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.258 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.284    22.542    L_reg/L_0a296541_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X63Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.845 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.278    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.402 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.764    24.166    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y8          LUT2 (Prop_lut2_I0_O)        0.124    24.290 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.708    24.998    L_reg/i__carry_i_13__1_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    25.150 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.100    26.250    L_reg/i__carry_i_18__1_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.326    26.576 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.830    27.406    L_reg/i__carry_i_13__1_n_0
    SLICE_X60Y8          LUT3 (Prop_lut3_I1_O)        0.150    27.556 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.671    28.228    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y9          LUT5 (Prop_lut5_I0_O)        0.328    28.556 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.556    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.089 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.089    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.206    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.323 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.323    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.542 f  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.104    30.646    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.295    30.941 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.858    31.799    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.923 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.305    32.228    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.124    32.352 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.827    33.179    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I3_O)        0.124    33.303 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.104    34.408    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.153    34.561 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.098    37.659    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.360 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.360    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.177ns  (logic 11.509ns (31.812%)  route 24.668ns (68.188%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=3 LUT4=1 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          1.681     7.290    L_reg/M_sm_pac[4]
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.414 f  L_reg/L_0a296541_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.981     8.395    L_reg/L_0a296541_remainder0_carry__0_i_12_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.519 r  L_reg/L_0a296541_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.007     9.526    L_reg/L_0a296541_remainder0_carry__0_i_9_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.154     9.680 f  L_reg/L_0a296541_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.407    10.086    L_reg/L_0a296541_remainder0_carry_i_15_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I3_O)        0.327    10.413 r  L_reg/L_0a296541_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.052    11.465    L_reg/L_0a296541_remainder0_carry_i_8_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.589 r  L_reg/L_0a296541_remainder0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.589    aseg_driver/decimal_renderer/i__carry_i_6__2[3]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.965 r  aseg_driver/decimal_renderer/L_0a296541_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.965    aseg_driver/decimal_renderer/L_0a296541_remainder0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.184 r  aseg_driver/decimal_renderer/L_0a296541_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.943    13.127    L_reg/L_0a296541_remainder0[4]
    SLICE_X54Y2          LUT3 (Prop_lut3_I0_O)        0.321    13.448 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.877    14.326    L_reg/i__carry__1_i_14_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I4_O)        0.348    14.674 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.990    15.664    L_reg/i__carry__1_i_15_n_0
    SLICE_X54Y2          LUT5 (Prop_lut5_I3_O)        0.146    15.810 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.031    16.841    L_reg/i__carry__1_i_9_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.356    17.197 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.801    17.999    L_reg/i__carry_i_19_n_0
    SLICE_X57Y3          LUT3 (Prop_lut3_I0_O)        0.352    18.351 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.948    19.299    L_reg/i__carry_i_11_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.625 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.425    20.050    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.570 r  aseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.570    aseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.687 r  aseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.687    aseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.926 r  aseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.917    21.843    L_reg/L_0a296541_remainder0_inferred__1/i__carry__2[2]
    SLICE_X58Y3          LUT5 (Prop_lut5_I1_O)        0.301    22.144 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.303    22.447    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.571 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.425    22.996    aseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.124    23.120 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.074    24.194    L_reg/i__carry_i_13_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.152    24.346 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.807    25.153    L_reg/i__carry_i_23_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.479 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.839    26.318    L_reg/i__carry_i_13_n_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.470 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    27.193    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.326    27.519 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.519    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.052 r  aseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.052    aseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.291 f  aseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.978    29.269    aseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X61Y3          LUT6 (Prop_lut6_I4_O)        0.301    29.570 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.144    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.268 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.645    30.913    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.037 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.789    31.827    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.951 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.359    33.309    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y7          LUT4 (Prop_lut4_I0_O)        0.152    33.461 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.090    37.552    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.330 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.330    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.810ns  (logic 11.678ns (32.611%)  route 24.132ns (67.389%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=7 LUT4=2 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.541     7.216    L_reg/M_sm_pbc[8]
    SLICE_X58Y11         LUT3 (Prop_lut3_I1_O)        0.154     7.370 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.841     8.211    L_reg/i__carry_i_14__3_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I2_O)        0.327     8.538 f  L_reg/L_0a296541_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.963     9.500    L_reg/L_0a296541_remainder0_carry_i_16__0_n_0
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.152     9.652 f  L_reg/L_0a296541_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.335    L_reg/L_0a296541_remainder0_carry_i_19__0_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.360    10.695 r  L_reg/L_0a296541_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.006    11.700    L_reg/L_0a296541_remainder0_carry_i_10__0_n_0
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.326    12.026 r  L_reg/L_0a296541_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.026    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.606 f  bseg_driver/decimal_renderer/L_0a296541_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.250    L_reg/L_0a296541_remainder0_1[2]
    SLICE_X59Y11         LUT4 (Prop_lut4_I1_O)        0.328    13.578 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.299    14.877    L_reg/i__carry_i_13__2_n_0
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.326    15.203 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           1.260    16.462    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124    16.586 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.823    17.410    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I1_O)        0.150    17.560 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.620    18.180    L_reg/i__carry_i_20__2_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.320    18.500 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.006    19.506    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    19.832 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.303    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X63Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.810 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.810    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.924 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.924    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.258 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.284    22.542    L_reg/L_0a296541_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X63Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.845 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.278    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.402 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.764    24.166    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y8          LUT2 (Prop_lut2_I0_O)        0.124    24.290 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.708    24.998    L_reg/i__carry_i_13__1_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I1_O)        0.152    25.150 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.100    26.250    L_reg/i__carry_i_18__1_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.326    26.576 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.830    27.406    L_reg/i__carry_i_13__1_n_0
    SLICE_X60Y8          LUT3 (Prop_lut3_I1_O)        0.150    27.556 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.671    28.228    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y9          LUT5 (Prop_lut5_I0_O)        0.328    28.556 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.556    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.089 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.089    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.206    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.323 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.323    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.542 r  bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.104    30.646    bseg_driver/decimal_renderer/L_0a296541_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.295    30.941 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.858    31.799    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.923 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.305    32.228    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.124    32.352 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.002    33.354    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.478 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.834    34.312    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.124    34.436 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.082    37.518    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.028 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.028    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.420ns (80.456%)  route 0.345ns (19.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.148     1.686 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.345     2.031    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.272     3.303 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.303    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.383ns (73.963%)  route 0.487ns (26.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.487     2.166    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.408 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.408    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.409ns (74.442%)  route 0.484ns (25.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.484     2.185    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.430 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.430    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.395ns (73.154%)  route 0.512ns (26.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.512     2.214    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.444 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.444    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.429ns (72.268%)  route 0.548ns (27.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.148     1.686 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.548     2.234    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.281     3.515 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.515    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.373ns (68.264%)  route 0.638ns (31.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.638     2.317    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.549 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.549    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.373ns (64.872%)  route 0.743ns (35.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X52Y40         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.743     2.416    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.624 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.624    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.406ns (64.792%)  route 0.764ns (35.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.568     1.512    display/clk_IBUF_BUFG
    SLICE_X56Y45         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.764     2.440    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.682 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.682    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.432ns (63.205%)  route 0.834ns (36.795%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.164     1.702 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.117     1.819    aseg_driver/ctr/S[0]
    SLICE_X65Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.864 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.716     2.580    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.803 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.803    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.407ns (60.426%)  route 0.922ns (39.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.922     2.561    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.827 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.827    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.752ns  (logic 1.643ns (28.560%)  route 4.109ns (71.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.211     4.730    reset_cond/butt_reset_IBUF
    SLICE_X54Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.854 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.898     5.752    reset_cond/M_reset_cond_in
    SLICE_X54Y30         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.410ns  (logic 1.643ns (30.369%)  route 3.767ns (69.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.211     4.730    reset_cond/butt_reset_IBUF
    SLICE_X54Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.854 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.556     5.410    reset_cond/M_reset_cond_in
    SLICE_X55Y37         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y37         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.643ns (30.374%)  route 3.766ns (69.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.211     4.730    reset_cond/butt_reset_IBUF
    SLICE_X54Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.854 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.555     5.409    reset_cond/M_reset_cond_in
    SLICE_X55Y38         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.449     4.854    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y38         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.643ns (30.374%)  route 3.766ns (69.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.211     4.730    reset_cond/butt_reset_IBUF
    SLICE_X54Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.854 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.555     5.409    reset_cond/M_reset_cond_in
    SLICE_X55Y38         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.449     4.854    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y38         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.255ns  (logic 1.653ns (38.848%)  route 2.602ns (61.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.602     4.131    forLoop_idx_0_959564817[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.255 r  forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.255    forLoop_idx_0_959564817[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.441     4.846    forLoop_idx_0_959564817[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.240ns  (logic 1.640ns (38.681%)  route 2.600ns (61.319%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.600     4.116    forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.240 r  forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.240    forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.441     4.846    forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_959564817[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 1.624ns (42.015%)  route 2.242ns (57.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.242     3.742    forLoop_idx_0_959564817[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y17         LUT1 (Prop_lut1_I0_O)        0.124     3.866 r  forLoop_idx_0_959564817[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.866    forLoop_idx_0_959564817[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_959564817[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.437     4.842    forLoop_idx_0_959564817[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_959564817[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.742ns  (logic 1.641ns (43.864%)  route 2.101ns (56.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.101     3.618    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.742 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.742    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y20         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.434     4.839    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.638ns  (logic 1.474ns (40.508%)  route 2.164ns (59.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.164     3.638    butt_cond/sync/D[0]
    SLICE_X52Y44         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.452     4.857    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.612ns  (logic 1.658ns (45.918%)  route 1.953ns (54.082%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.953     3.488    forLoop_idx_0_959564817[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.612 r  forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.612    forLoop_idx_0_959564817[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.432     4.837    forLoop_idx_0_959564817[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_959564817[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.319ns (30.228%)  route 0.736ns (69.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.736     1.010    forLoop_idx_0_959564817[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.055 r  forLoop_idx_0_959564817[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.055    forLoop_idx_0_959564817[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_959564817[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.824     2.014    forLoop_idx_0_959564817[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_959564817[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.242ns (21.178%)  route 0.899ns (78.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.141    butt_cond/sync/D[0]
    SLICE_X52Y44         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.837     2.027    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_902370188[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.327ns (27.611%)  route 0.857ns (72.389%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.857     1.139    forLoop_idx_0_902370188[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.184 r  forLoop_idx_0_902370188[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.184    forLoop_idx_0_902370188[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y20         FDRE                                         r  forLoop_idx_0_902370188[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.821     2.011    forLoop_idx_0_902370188[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  forLoop_idx_0_902370188[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.347ns (28.006%)  route 0.891ns (71.994%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.891     1.193    forLoop_idx_0_959564817[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.238 r  forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.238    forLoop_idx_0_959564817[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.818     2.008    forLoop_idx_0_959564817[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_959564817[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.330ns (26.359%)  route 0.922ns (73.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.922     1.207    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.252 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.252    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y20         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.821     2.011    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_959564817[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.313ns (24.206%)  route 0.980ns (75.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.980     1.247    forLoop_idx_0_959564817[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.292 r  forLoop_idx_0_959564817[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.292    forLoop_idx_0_959564817[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_959564817[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.824     2.014    forLoop_idx_0_959564817[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_959564817[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.329ns (22.074%)  route 1.160ns (77.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.160     1.444    forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.489 r  forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.489    forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.828     2.018    forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_902370188[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.341ns (22.616%)  route 1.168ns (77.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.168     1.465    forLoop_idx_0_959564817[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.510 r  forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.510    forLoop_idx_0_959564817[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.828     2.018    forLoop_idx_0_959564817[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  forLoop_idx_0_959564817[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.940ns  (logic 0.331ns (17.077%)  route 1.609ns (82.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.407     1.694    reset_cond/butt_reset_IBUF
    SLICE_X54Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.202     1.940    reset_cond/M_reset_cond_in
    SLICE_X55Y38         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y38         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.940ns  (logic 0.331ns (17.077%)  route 1.609ns (82.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.407     1.694    reset_cond/butt_reset_IBUF
    SLICE_X54Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.202     1.940    reset_cond/M_reset_cond_in
    SLICE_X55Y38         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y38         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





