# CISC

Up: [RISC and CISC](risc_and_cisc)
Brother: [RISC](risc)
TARGET DECK

CISC uses more addresses per instructions and more registers, which has the effect of faster [Register to register architecture|register-to-register](register_to_register_architecture|register-to-register) operations and fewer operations per program 



































#### Why:
#### How:









