/*
 * Copyright (c) 2022-2025 Rafael Microelectronics Inc. All rights reserved.
 * 
 * SPDX-License-Identifier: LicenseRef-RafaelMicro-Proprietary-1.0
 *
 */

/**
 * @file common_init.c
 * @author
 * @date
 * @brief Brief single line description use for indexing
 *
 * More detailed description can go here
 *
 *
 * @see http://
 */
/**************************************************************************************************
*    INCLUDES
*************************************************************************************************/
#include <stdbool.h>
#include <string.h>
#include <stdio.h>
#include <inttypes.h>

#if 0
#include "chip_define.h"
#endif

#include "rf_mcu.h"
#include "rf_mcu_chip.h"
#include "rf_common_init.h"
#include "ruci.h"
#include "sysctrl.h"
#include "mp_sector.h"
#include "rf_tx_comp.h"
#if (RF_CAL_TYPE & RF_CAL_FT_MODE)
#include "ft_sector.h"
#endif
#include "system_mcu.h"
#include "sysfun.h"

/**************************************************************************************************
*    GLOBAL PARAMETERS
*************************************************************************************************/
#if (RF_MCU_CHIP_BASE == BASE_RAM_TYPE)
#if (CONFIG_RF_FW_INCLUDE_PCI == TRUE)
extern const uint32_t firmware_size_ruci;
extern const uint8_t firmware_program_ruci[];
#endif
#if (CONFIG_RF_FW_INCLUDE_BLE == TRUE)
extern const uint32_t firmware_size_ble;
extern const uint8_t firmware_program_ble[];
#endif
#if (CONFIG_RF_FW_INCLUDE_MULTI_2P4G == TRUE)
extern const uint32_t firmware_size_multi;
extern const uint8_t firmware_program_multi[];
#endif
#if (RF_CAL_TYPE & RF_CAL_PWR_ON_MODE)
extern const uint32_t firmware_size_rfk;
extern const uint8_t firmware_program_rfk[];
#endif
#endif
#if (CONFIG_RF_FW_INCLUDE_MAC_ACC == TRUE)
extern const uint32_t firmware_size_mac_acc;
extern const uint8_t firmware_program_mac_acc[];
#endif
#if (CONFIG_RF_FW_INCLUDE_INTERNAL_TEST == TRUE)
extern const uint32_t firmware_size_it;
extern const uint8_t firmware_program_it[];
#ifdef RF_MCU_CONST_LOAD_SUPPORTED
#undef RF_MCU_CONST_LOAD_SUPPORTED
#define RF_MCU_CONST_LOAD_SUPPORTED (0)
#endif
#if (RF_MCU_CONST_LOAD_SUPPORTED)
extern const uint32_t const_size_it;
extern const uint8_t firmware_const_it[];
#endif

#endif
#if ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569S) || (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569MP))
mp_cal_rf_band_support_t    rf_band_info;
#if (RF_CAL_TYPE & (RF_CAL_PWR_ON_MODE|RF_CAL_MP_MODE))
MPK_RF_TRIM_T             rf_cal_info[RF_BAND_MAX];
#endif
#elif ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569M0) && (RF_MCU_CHIP_VER == RF_MCU_CHIP_VER_B))
#if (RF_CAL_TYPE & RF_CAL_PWR_ON_MODE)
mp_cal_rf_band_support_t    rf_band_info;
#endif
#elif (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569M0)
/* RT569S calibration */
#endif
#if (RF_MCU_PATCH_SUPPORTED)
#if ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569M0) && (RF_MCU_CHIP_VER == RF_MCU_CHIP_VER_A))
#include "prg_multi_m0_patch.h"
#elif ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569M0) && (RF_MCU_CHIP_VER == RF_MCU_CHIP_VER_B))
#include "prg_pmac_m2_patch.h"
#endif
#endif

#if (RF_CAL_TYPE & RF_CAL_FT_MODE)
#if ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569M0) && (RF_MCU_CHIP_VER == RF_MCU_CHIP_VER_B))
#define EEPROM_DEV_ADDR             (0x50)
#define EEPROM_PAGE_SIZE            (8)
#define EEPROM_MAX_SIZE             (256)
#define EEPROM_WRITE_CYCLE          (5)     // Unit: ms

#define EEPROM_GPIO_SCL             (20)    // GPIO 22 is used to be GPIO interrupt for RF MCU
#define EEPROM_GPIO_SDA             (21)
#endif

ft_sector_t g_rf_ft_info;
#endif


/**************************************************************************************************
 *    LOCAL FUNCTIONS
 *************************************************************************************************/
RF_MCU_RX_CMDQ_ERROR rf_common_event_get(uint8_t *packet_length, uint8_t *event_address)
{
    RF_MCU_RX_CMDQ_ERROR rx_confirm_error = RF_MCU_RX_CMDQ_ERR_INIT;
    uint8_t state = 0;
    do
    {
        state = (uint8_t)RfMcu_McuStateRead();
        state = state & RF_MCU_STATE_EVENT_DONE;
    } while (RF_MCU_STATE_EVENT_DONE != state);
    RfMcu_HostCmdSet(RF_MCU_STATE_EVENT_DONE);
    state = 0;
    do
    {
        state = (uint8_t)RfMcu_McuStateRead();
        state = state & RF_MCU_STATE_EVENT_DONE;
    } while (0 != state);

    while (!RfMcu_EvtQueueCheck());

    (*packet_length)  = RfMcu_EvtQueueRead(event_address, &rx_confirm_error);

    return rx_confirm_error;
}

void rf_common_cmd_send(uint8_t *cmd_address, uint8_t cmd_length)
{
    while (RF_MCU_TX_CMDQ_SET_SUCCESS != RfMcu_CmdQueueSend(cmd_address, cmd_length))
    {
        // printf("[E] command queue is FULL\n");
    }
}

bool ruci_ver_check(void)
{
    ruci_para_get_fw_ver_t sGetRfbVerCmd = {0};
    ruci_para_get_fw_ver_event_t sGetRfbVerEvent = {0};
    ruci_para_cmn_cnf_event_t sCmnCnfEvent = {0};
    uint8_t event_len = 0;
    RF_MCU_RX_CMDQ_ERROR event_status = RF_MCU_RX_CMDQ_ERR_INIT;
    uint8_t get_rfb_ver_event_len = 0;
    RF_MCU_RX_CMDQ_ERROR get_rfb_ver_event_status = RF_MCU_RX_CMDQ_ERR_INIT;

    SET_RUCI_PARA_GET_FW_VER(&sGetRfbVerCmd);

    RUCI_ENDIAN_CONVERT((uint8_t *)&sGetRfbVerCmd, RUCI_GET_FW_VER);

    enter_critical_section();
    rf_common_cmd_send((uint8_t *)&sGetRfbVerCmd, RUCI_LEN_GET_FW_VER);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
    get_rfb_ver_event_status = rf_common_event_get(&get_rfb_ver_event_len, (uint8_t *)&sGetRfbVerEvent);
    leave_critical_section();

    RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CNF_EVENT);
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS)
            || (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_GET_FW_VER)
            || (sCmnCnfEvent.status != 0))
    {
        return false;
    }

    RUCI_ENDIAN_CONVERT((uint8_t *)&sGetRfbVerEvent, RUCI_GET_FW_VER_EVENT);
    if ((get_rfb_ver_event_status != RF_MCU_RX_CMDQ_GET_SUCCESS)
            || (sGetRfbVerEvent.sub_header != RUCI_CODE_GET_FW_VER_EVENT))
    {
        return false;
    }
    if (RUCI_VERSION != sGetRfbVerEvent.ruci_fw_ver)
    {
        return false;
    }
    return true;
}

bool rf_common_sync_ic_ver(void)
{
    uint16_t                                        int_enable;
    ruci_para_set_ic_version_t                      sSetIcVersion;
    ruci_para_cmn_cnf_event_t                       sCmnCnfEvent;
    uint8_t                                         event_len = 0;
    RF_MCU_RX_CMDQ_ERROR                            event_status = RF_MCU_RX_CMDQ_ERR_INIT;
    ic_version_t                                    ic_ver;

    /* Store interrupt setting and disable all interrupt */
    int_enable = RfMcu_InterruptEnGet();
    RfMcu_InterruptEnSet(0x0000);

    ic_ver = GetOtpICVersion();
    printf("IC Version:0x%02x\n", ic_ver);

    /* Sync IC version to lower layer HW */
    SET_RUCI_PARA_SET_IC_VERSION(&sSetIcVersion, ic_ver);
    RUCI_ENDIAN_CONVERT((uint8_t *)&sSetIcVersion, RUCI_SET_IC_VERSION);

    enter_critical_section();
    event_len = 0;
    rf_common_cmd_send((uint8_t *)&sSetIcVersion, RUCI_LEN_SET_IC_VERSION);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
    leave_critical_section();

    /* Enable interrupt */
    RfMcu_InterruptClear(0xFF);
    RfMcu_InterruptEnSet(int_enable);

    RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_SET_IC_VERSION) ||
            (sCmnCnfEvent.status != 0))
    {
        return false;
    }

    return true;
}

bool rf_common_pmu_operation_mode(pmu_mode_cfg_t pmu_mode, slow_clock_mode_cfg_t slow_clock)
{
    uint16_t                                        int_enable;
    ruci_para_set_pmu_op_mode_t                     sSetPmuOpMode;
    ruci_para_cmn_cnf_event_t                       sCmnCnfEvent;
    uint8_t                                         event_len = 0;
    RF_MCU_RX_CMDQ_ERROR                            event_status = RF_MCU_RX_CMDQ_ERR_INIT;

    /* Store interrupt setting and disable all interrupt */
    int_enable = RfMcu_InterruptEnGet();
    RfMcu_InterruptEnSet(0x0000);

    pmu_mode |= (slow_clock << 4);

    /* Update tx power compensation setting to lower layer HW */
    SET_RUCI_PARA_SET_PMU_OP_MODE(&sSetPmuOpMode, pmu_mode);
    RUCI_ENDIAN_CONVERT((uint8_t *)&sSetPmuOpMode, RUCI_SET_PMU_OP_MODE);

    enter_critical_section();
    event_len = 0;
    rf_common_cmd_send((uint8_t *)&sSetPmuOpMode, RUCI_LEN_SET_PMU_OP_MODE);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
    leave_critical_section();

    /* Enable interrupt */
    RfMcu_InterruptClear(0xFF);
    RfMcu_InterruptEnSet(int_enable);

    RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_SET_PMU_OP_MODE) ||
            (sCmnCnfEvent.status != 0))
    {
        return false;
    }

    return true;
}


#if ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569S) || (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569MP))
#if (RF_CAL_TYPE & RF_CAL_PWR_ON_MODE)
void rf_common_cal_isr_hdlr(uint8_t interrupt_status)
{
    RfMcu_InterruptClear(interrupt_status);
}

#if(RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569S)
void Delay(uint16_t times)
{
    volatile uint32_t i;

    for (i = 0; i < (32000 * times); i++)
    {}
}
#endif

bool rf_common_cal_enable(RF_BAND band_idx, MPK_RF_TRIM_T *p_rf_cal_info)
{
    ruci_para_initiate_ble_t sBleInitCmd;
#if ((RF_MCU_CHIP_MODEL != RF_MCU_CHIP_569S)  || (defined(CONFIG_RF1301)))
    ruci_para_initiate_fsk_t sFskInitCmd;
#else
    ruci_para_initiate_zwave_t sZwaveInitCmd;
    ruci_para_set_zwave_modem_t sZwaveModemCmd;
#endif
    ruci_para_set_calibration_enable_t sRfCalCmd;
    ruci_para_set_calibration_enable_event_t sRfCalCmdEvent;
    ruci_para_cnf_event_t sCnfEvent;
    ruci_para_cmn_cnf_event_t sCmnCnfEvent;
    uint8_t event_len;
    RF_MCU_RX_CMDQ_ERROR event_status = RF_MCU_RX_CMDQ_ERR_INIT;
    uint8_t set_calibration_enable_event_len = 0;
    RF_MCU_RX_CMDQ_ERROR set_calibration_enable_event_status = RF_MCU_RX_CMDQ_ERR_INIT;
    uint16_t                            int_enable;

    /* Send HW initialization command */
#if ((RF_MCU_CHIP_MODEL != RF_MCU_CHIP_569S)  || (defined(CONFIG_RF1301)))
#if (1)
    // if (band_idx == RF_BAND_2P4G)
    if (0)
#else
    if (1)      /* Forced RF calibration at 2.4GHz RF band */
#endif
    {
        SET_RUCI_PARA_INITIATE_BLE(&sBleInitCmd);
        RUCI_ENDIAN_CONVERT((uint8_t *)&sBleInitCmd, RUCI_INITIATE_BLE);

        enter_critical_section();
        event_len = 0;
        rf_common_cmd_send((uint8_t *)&sBleInitCmd, RUCI_LEN_INITIATE_BLE);
        event_status = rf_common_event_get(&event_len, (uint8_t *)&sCnfEvent);
        leave_critical_section();

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
                (sCnfEvent.pci_cmd_subheader != RUCI_CODE_INITIATE_BLE) ||
                (sCnfEvent.status != 0))
        {
            return false;
        }
    }
    else
    {
        /* Store interrupt setting and disable all interrupt */
        int_enable = RfMcu_InterruptEnGet();
        RfMcu_InterruptEnSet(0x0000);

        SET_RUCI_PARA_INITIATE_FSK(&sFskInitCmd, 0);
#if (RUCI_ENDIAN_INVERSE)
        RUCI_ENDIAN_CONVERT((uint8_t *)&sFskInitCmd, RUCI_INITIATE_FSK);
#endif

        enter_critical_section();
        event_len = 0;

        rf_common_cmd_send((uint8_t *)&sFskInitCmd, RUCI_LEN_INITIATE_FSK);
        event_status = rf_common_event_get(&event_len, (uint8_t *)&sCnfEvent);
        leave_critical_section();

#if (RUCI_ENDIAN_INVERSE)
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
#endif
        if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
                (sCnfEvent.pci_cmd_subheader != RUCI_CODE_INITIATE_FSK) ||
                (sCnfEvent.status != 0))
        {
            /* Enable interrupt */
            RfMcu_InterruptClear(0xFF);
            RfMcu_InterruptEnSet(int_enable);
            return false;
        }
    }
#elif (defined(CONFIG_RF1301Z))
    /* Store interrupt setting and disable all interrupt */
    int_enable = RfMcu_InterruptEnGet();
    RfMcu_InterruptEnSet(0x0000);

    SET_RUCI_PARA_INITIATE_ZWAVE(&sZwaveInitCmd, 0);
#if (RUCI_ENDIAN_INVERSE)
    RUCI_ENDIAN_CONVERT((uint8_t *)&sZwaveInitCmd, RUCI_INITIATE_ZWAVE);
#endif
    enter_critical_section();
    event_len = 0;

    rf_common_cmd_send((uint8_t *)&sZwaveInitCmd, RUCI_LEN_INITIATE_ZWAVE);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCnfEvent);
    leave_critical_section();
#if (RUCI_ENDIAN_INVERSE)
    RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
#endif
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sCnfEvent.pci_cmd_subheader != RUCI_CODE_INITIATE_ZWAVE) ||
            (sCnfEvent.status != 0))
    {
        if ((sCnfEvent.status != 1) && (sCnfEvent.status != 5))
        {
            return false;
        }
        else
        {
            RfMcu_InterruptClear(0xFF);
            RfMcu_InterruptEnSet(int_enable);
            /* Bypass Calibration if Z-Wave is not supported */
            return true;
        }
    }


    SET_RUCI_PARA_SET_ZWAVE_MODEM(&sZwaveModemCmd, 3);
#if (RUCI_ENDIAN_INVERSE)
    RUCI_ENDIAN_CONVERT((uint8_t *)&sZwaveModemCmd, RUCI_SET_ZWAVE_MODEM);
#endif
    enter_critical_section();
    rf_common_cmd_send((uint8_t *)&sZwaveModemCmd, RUCI_LEN_SET_ZWAVE_MODEM);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCnfEvent);
    leave_critical_section();
#if (RUCI_ENDIAN_INVERSE)
    RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
#endif
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_ZWAVE_MODEM) ||
            (sCnfEvent.status != 0))
    {
        return false;
    }
#endif

    /* Send Calibration command */
    SET_RUCI_PARA_SET_CALIBRATION_ENABLE(&sRfCalCmd, 0);
    RUCI_ENDIAN_CONVERT((uint8_t *)&sRfCalCmd, RUCI_SET_CALIBRATION_ENABLE);

    enter_critical_section();
    event_len = 0;
    rf_common_cmd_send((uint8_t *)&sRfCalCmd, RUCI_LEN_SET_CALIBRATION_ENABLE);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
    set_calibration_enable_event_status = rf_common_event_get(&set_calibration_enable_event_len, (uint8_t *)&sRfCalCmdEvent);
    leave_critical_section();

#if (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569S)
    /* Enable interrupt */
    RfMcu_InterruptClear(0xFF);
    RfMcu_InterruptEnSet(int_enable);
#endif

    RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_SET_CALIBRATION_ENABLE) ||
            (sCmnCnfEvent.status != 0))
    {
        return false;
    }

    RUCI_ENDIAN_CONVERT((uint8_t *)&sRfCalCmdEvent, RUCI_SET_CALIBRATION_ENABLE_EVENT);
    if ((set_calibration_enable_event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sRfCalCmdEvent.sub_header != RUCI_CODE_SET_CALIBRATION_ENABLE_EVENT))
    {
        return false;
    }

    /* Update calibration results */
    p_rf_cal_info->cal_cfg = sRfCalCmdEvent.status;
    p_rf_cal_info->rx_filter_cap = sRfCalCmdEvent.rx_filter;
    p_rf_cal_info->rx_tia_dc_i_code = sRfCalCmdEvent.rx_tia_dc[0];
    p_rf_cal_info->rx_tia_dc_i_path = sRfCalCmdEvent.rx_tia_dc[1];
    p_rf_cal_info->rx_tia_dc_q_code = sRfCalCmdEvent.rx_tia_dc[2];
    p_rf_cal_info->rx_tia_dc_q_path = sRfCalCmdEvent.rx_tia_dc[3];
    p_rf_cal_info->tx_dc_offset_i = sRfCalCmdEvent.tx_lo[0];
    p_rf_cal_info->tx_dc_offset_q = sRfCalCmdEvent.tx_lo[1];
    p_rf_cal_info->tx_iqc_a = sRfCalCmdEvent.tx_sb[0];
    p_rf_cal_info->tx_iqc_b = sRfCalCmdEvent.tx_sb[1];
    p_rf_cal_info->tx_iqc_c = sRfCalCmdEvent.tx_sb[2];

    return true;
}
#endif

void rf_common_update_band_info()
{
    /* Read RF band info from MP sector */
    if (mpcalrftrimread(MP_ID_RF_BAND_SUPPORT, MP_CNT_RF_BAND_SUPPORT, (uint8_t *)(&rf_band_info)) != STATUS_SUCCESS)
    {
#if (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569S) && (!(defined(CONFIG_RT584H) || defined(CONFIG_RT584HA4) || defined(CONFIG_RT584L)))
        // Force to subGHz RF if MP sector doesn't exist
        rf_band_info.rf_band = RF_BAND_SUPP(RF_BAND_SUB1G0);
#else
        // Force to 2.4GHz RF if MP sector doesn't exist
        rf_band_info.rf_band = RF_BAND_SUPP(RF_BAND_2P4G);
#endif
    }
    else if ((rf_band_info.flag != 1) && (rf_band_info.flag != 2))
    {
#if (defined(CONFIG_RT584H) || defined(CONFIG_RT584HA4) || defined(CONFIG_RT584L))
        // Force to 2.4GHz RF if flag isn't tool k and sw k
        rf_band_info.rf_band = RF_BAND_SUPP(RF_BAND_2P4G);
#else
        // Force to subGHz RF if flag isn't tool k and sw k
        rf_band_info.rf_band = RF_BAND_SUPP(RF_BAND_SUB1G0);
#endif
    }
}

bool rf_common_cal_init(COMM_SUBSYSTEM_ISR_t isr_func)
{
#if (RF_CAL_TYPE & (RF_CAL_PWR_ON_MODE|RF_CAL_MP_MODE))
#if (RF_CAL_TYPE & RF_CAL_PWR_ON_MODE)
    COMM_SUBSYSTEM_ISR_CONFIG   isr_config;
    bool                        is_fw_loaded;
    uint8_t                     sadcZone = 0;
    uint8_t                     mpIdIdx;
#endif
    MPK_RF_TRIM_T               *p_rf_cal_info;
    RF_BAND                     band_idx;
    bool                        retStatus;
    uint32_t                    mp_id_map[RF_BAND_MAX] = {MP_ID_RF_TRIM_584_2P4G, MP_ID_RF_TRIM_584_SUBG0, MP_ID_RF_TRIM_584_SUBG1, MP_ID_RF_TRIM_584_SUBG2, MP_ID_RF_TRIM_584_SUBG3};

    /* Initial setting */
    retStatus = true;
#if (RF_CAL_TYPE & RF_CAL_PWR_ON_MODE)
    is_fw_loaded = false;
#endif

    /* Check if it's start-up or not */
    // Check retention register. If bit 0 = 0 or bit 1 = 0, it means the calibration has been executed at start-up.
#if (RF_CAL_TYPE & RF_CAL_PWR_ON_MODE)
    sadcZone = 0; /// Read value from related function()
#endif

    /* Set PMU state to LDO mode */
    sys_pmu_setmode(PMU_MODE_LDO);

    /* RF calibration loop */
    for (band_idx = 0; band_idx < RF_BAND_MAX; band_idx++)
    {
        /* By RF band if it's not supported */
        if (!(rf_band_info.rf_band & RF_BAND_SUPP(band_idx)))
        {
            continue;
        }

        if (band_idx == RF_BAND_SUB1G0)
        {
            mpIdIdx = (sadcZone != 0) ? (band_idx + sadcZone + 1) : band_idx;
        }
        else
        {
            mpIdIdx = band_idx;
        }

        /* Read from MP sector */
        p_rf_cal_info = &rf_cal_info[mpIdIdx];

        if (mpcalrftrimread(mp_id_map[mpIdIdx], MP_CNT_RFTRIM1, (uint8_t *)(p_rf_cal_info)) != STATUS_SUCCESS)
        {
#if (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569S) && (!(defined(CONFIG_RT584H) || defined(CONFIG_RT584HA4) || defined(CONFIG_RT584L)))
            // Force to AON mode if MP sector doesn't exist
            p_rf_cal_info->mode = RF_CAL_AON;
#else
            continue;
#endif
        }
        else if ((p_rf_cal_info->flag == 0) || (p_rf_cal_info->flag > 2))
        {
            // Bypass mode
            continue;
        }
        else if ((p_rf_cal_info->mode != RF_CAL_MP) && (p_rf_cal_info->mode != RF_CAL_STARTUP) && (p_rf_cal_info->mode != RF_CAL_AON))
        {
            // Force to AON mode if flag or calibration mode is out of range
            p_rf_cal_info->mode = RF_CAL_AON;
        }

#if (RF_CAL_TYPE & RF_CAL_PWR_ON_MODE)
        /* Bypass calibration if it's in MP calibration mode */
        if (p_rf_cal_info->mode == RF_CAL_MP)
        {
            continue;
        }

        /* Bypass calibration if it's not (AON calibration mode) or (empty calibration default setting) */
        if (!((p_rf_cal_info->mode == RF_CAL_AON) ||
                ((p_rf_cal_info->cal_cfg == 0xFFFF) && (p_rf_cal_info->rx_filter_cap == 0xFFFF) &&
                 (p_rf_cal_info->rx_tia_dc_i_code == 0xFF) && (p_rf_cal_info->rx_tia_dc_i_path == 0xFF) &&
                 (p_rf_cal_info->rx_tia_dc_q_code == 0xFF) && (p_rf_cal_info->rx_tia_dc_q_path == 0xFF))))
        {
            continue;
        }

        /* Download RF calibration FW */
        if (!is_fw_loaded)
        {
#if (RF_MCU_CHIP_MODEL != RF_MCU_CHIP_569S)
            isr_config.commsubsystem_isr = rf_common_cal_isr_hdlr;
#else
            isr_config.commsubsystem_isr = isr_func;
#endif
            isr_config.content = 0;
            if (RfMcu_SysInit(true, firmware_program_rfk, firmware_size_rfk, isr_config, RF_MCU_INIT_NO_ERROR) != RF_MCU_INIT_NO_ERROR)
            {
                retStatus = false;
                break;
            }
            is_fw_loaded = true;
        }

        /* RF calibration */
        if (rf_common_cal_enable(mpIdIdx, p_rf_cal_info) == false)
        {
            retStatus = false;
            break;
        }

        /* Store calibration results if RF calibration is in STARTUP mode */
        if (p_rf_cal_info->mode == RF_CAL_STARTUP)
        {
            mpcalrftrimwrite(mp_id_map[mpIdIdx], p_rf_cal_info);
        }
#endif
    }

    /* Reset PMU state */
    sys_pmu_setmode(PMU_MODE_DCDC);

    return retStatus;
#else
    return true;
#endif
}

bool rf_common_cal_set()
{
#if (RF_CAL_TYPE & (RF_CAL_PWR_ON_MODE|RF_CAL_MP_MODE))
    MPK_RF_TRIM_T                           *p_rf_cal_info;
    uint16_t                                int_enable;
    ruci_para_set_calibration_setting_s_t   sRfCalSettingCmd;
    ruci_para_cmn_cnf_event_t               sCmnCnfEvent;
    uint8_t                                 event_len = 0;
    RF_MCU_RX_CMDQ_ERROR                    event_status = RF_MCU_RX_CMDQ_ERR_INIT;
    RF_BAND                                 band_idx;
    bool                                    retStatus = true;
    uint8_t                                 sadcZone = 0;
    uint8_t                                 mpIdIdx;

#if (RF_CAL_TYPE & RF_CAL_PWR_ON_MODE)
    sadcZone = 0; /// Read value from related function()
#endif

    /* Using polling mode. Store interrupt setting and disable all interrupt */
    int_enable = RfMcu_InterruptEnGet();
    RfMcu_InterruptEnSet(0x0000);

    /* Send calibration setting */
    for (band_idx = 0; band_idx < RF_BAND_MAX; band_idx++)
    {
        /* By RF band if it's not supported */
        if (!(rf_band_info.rf_band & RF_BAND_SUPP(band_idx)))
        {
            continue;
        }

        if (band_idx == RF_BAND_SUB1G0)
        {
            mpIdIdx = (sadcZone != 0) ? (band_idx + sadcZone + 1) : band_idx;
        }
        else
        {
            mpIdIdx = band_idx;
        }

        /* Read setting from MP sector */
        p_rf_cal_info = &rf_cal_info[mpIdIdx];
        if ((p_rf_cal_info->flag == 0) || (p_rf_cal_info->flag > 2))
        {
            // Bypass mode
            continue;
        }
#if (RF_CAL_TYPE == RF_CAL_MP_MODE)
        else if (p_rf_cal_info->mode != RF_CAL_MP)
        {
            // Only support MP RF calibration
            continue;
        }
#endif

        /* Update calibration setting to lower layer HW */
        SET_RUCI_PARA_SET_CALIBRATION_SETTING_S(&sRfCalSettingCmd, band_idx, (uint8_t)(p_rf_cal_info->cal_cfg),
                                                (uint8_t)(p_rf_cal_info->rx_filter_cap),
                                                (uint8_t)(p_rf_cal_info->tx_dc_offset_i), (uint8_t)(p_rf_cal_info->tx_dc_offset_q),
                                                (uint8_t)(p_rf_cal_info->tx_iqc_a), (uint8_t)(p_rf_cal_info->tx_iqc_b), (uint8_t)(p_rf_cal_info->tx_iqc_c),
                                                (uint8_t)(p_rf_cal_info->rx_tia_dc_i_code), (uint8_t)(p_rf_cal_info->rx_tia_dc_i_path), (uint8_t)(p_rf_cal_info->rx_tia_dc_q_code), (uint8_t)(p_rf_cal_info->rx_tia_dc_q_path),
                                                (uint8_t)(p_rf_cal_info->rx_iq_gain), (uint8_t)(p_rf_cal_info->rx_iq_gain_sel), (uint8_t)(p_rf_cal_info->rx_iq_phase), (uint8_t)(p_rf_cal_info->rx_iq_phase_sel),
                                                (uint8_t)(p_rf_cal_info->tx_hd3_lpf_pw), (uint8_t)(p_rf_cal_info->tx_hd3_mixer_gain), (uint8_t)(p_rf_cal_info->tx_hd3_mixer_lovcm), (uint8_t)(p_rf_cal_info->tx_hd3_txlo_pw), (uint8_t)(p_rf_cal_info->tx_hd3_poly_gain));
        RUCI_ENDIAN_CONVERT((uint8_t *)&sRfCalSettingCmd, RUCI_SET_CALIBRATION_SETTING_S);

        enter_critical_section();
        event_len = 0;
        rf_common_cmd_send((uint8_t *)&sRfCalSettingCmd, RUCI_LEN_SET_CALIBRATION_SETTING_S);
        event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
        leave_critical_section();

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
        if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
                (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_SET_CALIBRATION_SETTING_S) ||
                (sCmnCnfEvent.status != 0))
        {
            retStatus = false;
            break;
        }
    }

    /* Enable interrupt */
    RfMcu_InterruptClear(0xFF);
    RfMcu_InterruptEnSet(int_enable);

    return retStatus;
#else
    return true;
#endif
}

bool rf_common_tx_pwr_set()
{
    mp_tx_power_trim_t                  sTx_power_trim;
    mp_tx_power_trim_2_t                sTx_power_oqpsk_trim;
    uint16_t                            int_enable;
    ruci_para_set_tx_power_t            sSetTxPower;
    ruci_para_set_tx_power_oqpsk_t      sSetTxPower_oqpsk;
    ruci_para_cmn_cnf_event_t           sCmnCnfEvent;
    uint8_t                             event_len = 0;
    RF_MCU_RX_CMDQ_ERROR                event_status = RF_MCU_RX_CMDQ_ERR_INIT;
    RF_BAND                             band_idx;
    bool                                retStatus = true;

    /* Read TX power setting from MP sector */
    if (mpcalrftrimread(MP_ID_TX_POWER_TRIM, MP_CNT_TX_POWER_TRIM, (uint8_t *)(&sTx_power_trim)) != STATUS_SUCCESS)
    {
        // No MP sector. Bypass procedure.
        return true;
    }
    if ((sTx_power_trim.flag != 1) && (sTx_power_trim.flag != 2))
    {
        // Bypass mode
        return true;
    }

    /* Store interrupt setting and disable all interrupt */
    int_enable = RfMcu_InterruptEnGet();
    RfMcu_InterruptEnSet(0x0000);

    for (band_idx = 0; band_idx < RF_BAND_MAX; band_idx++)
    {
        /* By RF band if it's not supported */
        if (!((rf_band_info.rf_band & RF_BAND_SUPP(band_idx)) && (sTx_power_trim.mode & RF_BAND_SUPP(band_idx))))
        {
            continue;
        }

        /* Update tx power setting to lower layer HW */
        SET_RUCI_PARA_SET_TX_POWER(&sSetTxPower, band_idx, (*(&(sTx_power_trim.tx_gain_idx_2g_fsk) + band_idx)))
        RUCI_ENDIAN_CONVERT((uint8_t *)&sSetTxPower, RUCI_SET_TX_POWER);

        enter_critical_section();
        event_len = 0;
        rf_common_cmd_send((uint8_t *)&sSetTxPower, RUCI_LEN_SET_TX_POWER);
        event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
        leave_critical_section();

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
        if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
                (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_SET_TX_POWER) ||
                (sCmnCnfEvent.status != 0))
        {
            retStatus = false;
            break;
        }
    }

    if (mpcalrftrimread(MP_ID_TX_POWER_TRIM_2, MP_CNT_TX_POWER_TRIM_2, (uint8_t *)(&sTx_power_oqpsk_trim)) == STATUS_SUCCESS)
    {
        if ((sTx_power_oqpsk_trim.flag == 1) || (sTx_power_oqpsk_trim.flag == 2))
        {
            for (band_idx = 0; band_idx < RF_BAND_MAX; band_idx++)
            {
                /* By RF band if it's not supported */
                if (!((rf_band_info.rf_band & RF_BAND_SUPP(band_idx)) && (sTx_power_trim.mode & RF_BAND_SUPP(band_idx))))
                {
                    continue;
                }

                /* Update tx power setting to lower layer HW */
                SET_RUCI_PARA_SET_TX_POWER_OQPSK(&sSetTxPower_oqpsk, band_idx, (*(&(sTx_power_oqpsk_trim.tx_gain_idx_2g_oqpsk) + band_idx)))
                RUCI_ENDIAN_CONVERT((uint8_t *)&sSetTxPower_oqpsk, RUCI_SET_TX_POWER_OQPSK);

                enter_critical_section();
                event_len = 0;
                rf_common_cmd_send((uint8_t *)&sSetTxPower_oqpsk, RUCI_LEN_SET_TX_POWER_OQPSK);
                event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
                leave_critical_section();

                RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
                if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
                        (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_SET_TX_POWER_OQPSK) ||
                        (sCmnCnfEvent.status != 0))
                {
                    retStatus = false;
                    break;
                }
            }
        }
    }

    /* Enable interrupt */
    RfMcu_InterruptClear(0xFF);
    RfMcu_InterruptEnSet(int_enable);

    return retStatus;
}

bool rf_common_rssi_offset_set()
{
#if 1
    bool                                retStatus = true;
#else
    mp_rssi_trim_t                      sRssi_trim;
    uint16_t                            int_enable;
    ruci_para_set_rssi_offset_t         sSetRssiOffset;
    ruci_para_cmn_cnf_event_t           sCmnCnfEvent;
    uint8_t                             event_len = 0;
    RF_MCU_RX_CMDQ_ERROR                event_status = RF_MCU_RX_CMDQ_ERR_INIT;
    RF_BAND                             band_idx;
    bool                                retStatus = true;

    /* Read RSSI setting from MP sector */
    if (mpcalrftrimread(MP_ID_RSSI_TRIM, MP_CNT_RSSI_TRIM, (uint8_t *)(&sRssi_trim)) != STATUS_SUCCESS)
    {
        // No MP sector. Bypass procedure.
        return true;
    }
    if ((sRssi_trim.flag != 1) && (sRssi_trim.flag != 2))
    {
        // Bypass mode
        return true;
    }

    /* Store interrupt setting and disable all interrupt */
    int_enable = RfMcu_InterruptEnGet();
    RfMcu_InterruptEnSet(0x0000);

    for (band_idx = 0; band_idx < RF_BAND_MAX; band_idx++)
    {
        /* By RF band if it's not supported */
        if (!((rf_band_info.rf_band & RF_BAND_SUPP(band_idx)) && (sRssi_trim.mode & RF_BAND_SUPP(band_idx))))
        {
            continue;
        }

        /* Update rssi offset to lower layer HW */
        SET_RUCI_PARA_SET_RSSI_OFFSET(&sSetRssiOffset, band_idx, (*(&(sRssi_trim.offset_2g) + band_idx)))
        RUCI_ENDIAN_CONVERT((uint8_t *)&sSetRssiOffset, RUCI_SET_RSSI_OFFSET);

        enter_critical_section();
        event_len = 0;
        rf_common_cmd_send((uint8_t *)&sSetRssiOffset, RUCI_LEN_SET_RSSI_OFFSET);
        event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
        leave_critical_section();

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
        if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
                (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_SET_RSSI_OFFSET) ||
                (sCmnCnfEvent.status != 0))
        {
            retStatus = false;
            break;
        }
    }

    /* Enable interrupt */
    RfMcu_InterruptClear(0xFF);
    RfMcu_InterruptEnSet(int_enable);
#endif
    return retStatus;
}

#elif ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569M0) && (RF_MCU_CHIP_VER == RF_MCU_CHIP_VER_B))
bool rf_common_update_from_ft_info(void)
{
#if (RF_CAL_TYPE & RF_CAL_FT_MODE)
    ft_sector_t *p_ft_info = &g_rf_ft_info;
    ruci_para_set_pmu_mpk_setting_t sRfPmuMpk;
    ruci_para_cmn_cnf_event_t sCmnCnfEvent;
    uint8_t event_len;
    uint16_t int_enable;
    RF_MCU_RX_CMDQ_ERROR event_status = RF_MCU_RX_CMDQ_ERR_INIT;
    uint32_t status;

    status = Ft_FtInfoGet(p_ft_info,
                          EEPROM_DEV_ADDR,
                          EEPROM_PAGE_SIZE,
                          EEPROM_MAX_SIZE,
                          EEPROM_WRITE_CYCLE,
                          EEPROM_GPIO_SCL,
                          EEPROM_GPIO_SDA,
                          I2C_CLOCK_400K);

    if (status != STATUS_SUCCESS)
    {
        return true;
    }

    if (p_ft_info->status == 0)
    {
        return true;
    }

    /* Using polling mode. Store interrupt setting and disable all interrupt */
    int_enable = RfMcu_InterruptEnGet();
    RfMcu_InterruptDisableAll();

    /* Send RUCI command to update PMU setting */
    SET_RUCI_PARA_SET_PMU_MPK_SETTING(&sRfPmuMpk, p_ft_info->status, 0,
                                      p_ft_info->sldo.vosel_targ_0, p_ft_info->sldo.vosel_targ_1, p_ft_info->sldo.vosel_targ_2,
                                      p_ft_info->ldolv.vosel_targ_0, p_ft_info->dcdc.vosel_targ_1, p_ft_info->ldomv.vosel_targ_1,
                                      p_ft_info->dcdc.vosel_targ_0, p_ft_info->ldomv.vosel_targ_0, 0, 0);
    RUCI_ENDIAN_CONVERT((uint8_t *)&sRfPmuMpk, RUCI_SET_PMU_MPK_SETTING);

    event_len = 0;
    rf_common_cmd_send((uint8_t *)&sRfPmuMpk, RUCI_LEN_SET_PMU_MPK_SETTING);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);

    /* Enable interrupt */
    RfMcu_InterruptClear(COMM_SUBSYSTEM_INT_ALL_MASK);
    RfMcu_InterruptEnSet(int_enable);

    RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_SET_PMU_MPK_SETTING) ||
            (sCmnCnfEvent.status != 0))
    {
        return false;
    }

#endif
    return true;
}

#if (RF_CAL_TYPE & RF_CAL_PWR_ON_MODE)
bool rf_common_cal_enable(RF_BAND band_idx, MPK_RF_TRIM_T *p_rf_cal_info)
{
    ruci_para_initiate_ble_t sBleInitCmd;
    ruci_para_set_calibration_enable_t sRfCalCmd;
    ruci_para_set_calibration_enable_event_t sRfCalCmdEvent;
    ruci_para_cnf_event_t sCnfEvent;
    ruci_para_cmn_cnf_event_t sCmnCnfEvent;
    uint16_t int_enable;
    uint8_t event_len;
    RF_MCU_RX_CMDQ_ERROR event_status = RF_MCU_RX_CMDQ_ERR_INIT;
    uint8_t set_calibration_enable_event_len = 0;
    RF_MCU_RX_CMDQ_ERROR set_calibration_enable_event_status = RF_MCU_RX_CMDQ_ERR_INIT;
    bool status;

    /* Using polling mode. Store interrupt setting and disable all interrupt */
    int_enable = RfMcu_InterruptEnGet();
    RfMcu_InterruptDisableAll();

    /* Send HW initialization command */
    SET_RUCI_PARA_INITIATE_BLE(&sBleInitCmd);
    RUCI_ENDIAN_CONVERT((uint8_t *)&sBleInitCmd, RUCI_INITIATE_BLE);

    event_len = 0;
    rf_common_cmd_send((uint8_t *)&sBleInitCmd, RUCI_LEN_INITIATE_BLE);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCnfEvent);

    RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sCnfEvent.pci_cmd_subheader != RUCI_CODE_INITIATE_BLE) ||
            (sCnfEvent.status != 0))
    {
        status = false;

        goto DONE;
    }

    /* Send Calibration command */
    SET_RUCI_PARA_SET_CALIBRATION_ENABLE(&sRfCalCmd, 0);
    RUCI_ENDIAN_CONVERT((uint8_t *)&sRfCalCmd, RUCI_SET_CALIBRATION_ENABLE);

    event_len = 0;
    rf_common_cmd_send((uint8_t *)&sRfCalCmd, RUCI_LEN_SET_CALIBRATION_ENABLE);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
    set_calibration_enable_event_status = rf_common_event_get(&set_calibration_enable_event_len, (uint8_t *)&sRfCalCmdEvent);

    RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_SET_CALIBRATION_ENABLE) ||
            (sCmnCnfEvent.status != 0))
    {
        status = false;

        goto DONE;
    }

    RUCI_ENDIAN_CONVERT((uint8_t *)&sRfCalCmdEvent, RUCI_SET_CALIBRATION_ENABLE_EVENT);
    if ((set_calibration_enable_event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sRfCalCmdEvent.sub_header != RUCI_CODE_SET_CALIBRATION_ENABLE_EVENT))
    {
        status = false;

        goto DONE;
    }

    /* Update calibration results */
    if (p_rf_cal_info)
    {
        p_rf_cal_info->cal_cfg = sRfCalCmdEvent.status;
        p_rf_cal_info->rx_filter_cap = sRfCalCmdEvent.rx_filter;
        p_rf_cal_info->tx_dc_offset_i = sRfCalCmdEvent.tx_lo[0];
        p_rf_cal_info->tx_dc_offset_q = sRfCalCmdEvent.tx_lo[1];
        p_rf_cal_info->tx_iqc_a = sRfCalCmdEvent.tx_sb[0];
        p_rf_cal_info->tx_iqc_b = sRfCalCmdEvent.tx_sb[1];
        p_rf_cal_info->tx_iqc_c = sRfCalCmdEvent.tx_sb[2];
    }

    status = true;

DONE:
    /* Enable interrupt */
    RfMcu_InterruptClear(COMM_SUBSYSTEM_INT_ALL_MASK);
    RfMcu_InterruptEnSet(int_enable);

    return status;
}
#endif

void rf_common_update_band_info()
{
#if (RF_CAL_TYPE & RF_CAL_PWR_ON_MODE)
    /* Force to 2.4GHz RF */
    rf_band_info.rf_band = RF_BAND_SUPP(RF_BAND_2P4G);
#endif
}

bool rf_common_cal_init()
{
#if (RF_CAL_TYPE & RF_CAL_PWR_ON_MODE)
    uint32_t                    regValue;
    RF_BAND                     band_idx;
    bool                        retStatus;

    /* Initial setting */
    retStatus = true;

    /* Check if it's start-up or not */
    // Check retention register. If bit 0 = 0 or bit 1 = 0, it means the calibration has been executed at start-up.
    sys_get_retention_reg(7, &regValue);
    if (((regValue & 0x00000003) == 0x00000003))
    {
        goto DONE;
    }

    /* RF calibration loop */
    for (band_idx = 0; band_idx < RF_BAND_MAX; band_idx++)
    {
        /* By RF band if it's not supported */
        if (!(rf_band_info.rf_band & RF_BAND_SUPP(band_idx)))
        {
            continue;
        }

        /* RF calibration */
        if (rf_common_cal_enable(band_idx, NULL) == false)
        {
            retStatus = false;
            break;
        }
    }

    /* Update retention register */
    if (retStatus == true)
    {
        sys_set_retention_reg(7, regValue | 0x00000003);    // Raise bit 0 and bit 1
    }

DONE:
    return retStatus;
#else
    return true;
#endif
}

#endif

/**************************************************************************************************
 *    GLOBAL FUNCTIONS
 *************************************************************************************************/
bool rf_common_tx_pwr_comp_set(
    int8_t  offset,
    uint8_t poly_gain,
    uint8_t pa_pw_pre,
    uint8_t modemType
)
{
#if ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569S) || (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569MP))
#if (0) // Workaround for UART bridge and DTM project issue
    ruci_para_set_tx_power_compensation_t   sSetTxPwrComp;
    ruci_para_cmn_cnf_event_t               sCmnCnfEvent;
    uint8_t                                 event_len = 0;
    RF_MCU_RX_CMDQ_ERROR                    event_status = RF_MCU_RX_CMDQ_ERR_INIT;

    /* Update tx power compensation setting to lower layer HW */
    SET_RUCI_PARA_SET_TX_POWER_COMPENSATION(&sSetTxPwrComp, (uint8_t)(offset), poly_gain, pa_pw_pre, modemType);
    RUCI_ENDIAN_CONVERT((uint8_t *)&sSetTxPwrComp, RUCI_SET_TX_POWER_COMPENSATION);

    enter_critical_section();
    event_len = 0;
    rf_common_cmd_send((uint8_t *)&sSetTxPwrComp, RUCI_LEN_SET_TX_POWER_COMPENSATION);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
    leave_critical_section();

    RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_SET_TX_POWER_COMPENSATION) ||
            (sCmnCnfEvent.status != 0))
    {
        return false;
    }

#else
    ruci_para_set_tx_power_compensation_t   sSetTxPwrComp;

    /* Update tx power compensation setting to lower layer HW */
    SET_RUCI_PARA_SET_TX_POWER_COMPENSATION(&sSetTxPwrComp, (uint8_t)(offset), poly_gain, pa_pw_pre, modemType);
    RUCI_ENDIAN_CONVERT((uint8_t *)&sSetTxPwrComp, RUCI_SET_TX_POWER_COMPENSATION);

    //enter_critical_section();
    rf_common_cmd_send((uint8_t *)&sSetTxPwrComp, RUCI_LEN_SET_TX_POWER_COMPENSATION);
    //leave_critical_section();
#endif
#endif

    return true;
}

bool rf_common_tx_pwr_ch_comp_set(
    int8_t  offset0,
    int8_t  offset1,
    int8_t  offset2,
    int8_t  offset3,
    int8_t  modemType
)
{
#if ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569S) || (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569MP))
    ruci_para_set_tx_power_channel_compensation_t   sSetTxPwrChComp;
    ruci_para_cmn_cnf_event_t                       sCmnCnfEvent;
    uint8_t                                         event_len = 0;
    RF_MCU_RX_CMDQ_ERROR                            event_status = RF_MCU_RX_CMDQ_ERR_INIT;

    /* Update tx power compensation setting to lower layer HW */
    SET_RUCI_PARA_SET_TX_POWER_CHANNEL_COMPENSATION(&sSetTxPwrChComp, (uint8_t)(offset0), (uint8_t)(offset1), (uint8_t)(offset2), (uint8_t)(offset3), (uint8_t)(modemType));
    RUCI_ENDIAN_CONVERT((uint8_t *)&sSetTxPwrChComp, RUCI_SET_TX_POWER_CHANNEL_COMPENSATION);

    enter_critical_section();
    event_len = 0;
    rf_common_cmd_send((uint8_t *)&sSetTxPwrChComp, RUCI_LEN_SET_TX_POWER_CHANNEL_COMPENSATION);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
    leave_critical_section();

    RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_SET_TX_POWER_CHANNEL_COMPENSATION) ||
            (sCmnCnfEvent.status != 0))
    {
        return false;
    }
#endif

    return true;
}

bool rf_common_tx_pwr_ch_seg_set(
    int8_t  segA,
    int8_t  segB,
    int8_t  segC,
    int8_t  modemType
)
{
#if ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569S) || (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569MP))
    ruci_para_set_tx_power_channel_segment_t        sSetTxPwrChSeg;
    ruci_para_cmn_cnf_event_t                       sCmnCnfEvent;
    uint8_t                                         event_len = 0;
    RF_MCU_RX_CMDQ_ERROR                            event_status = RF_MCU_RX_CMDQ_ERR_INIT;

    /* Update tx power segment setting to lower layer HW */
    SET_RUCI_PARA_SET_TX_POWER_CHANNEL_SEGMENT(&sSetTxPwrChSeg, (uint8_t)(segA), (uint8_t)(segB), (uint8_t)(segC), (uint8_t)(modemType));
    RUCI_ENDIAN_CONVERT((uint8_t *)&sSetTxPwrChSeg, RUCI_SET_TX_POWER_CHANNEL_SEGMENT);

    enter_critical_section();
    event_len = 0;
    rf_common_cmd_send((uint8_t *)&sSetTxPwrChSeg, RUCI_LEN_SET_TX_POWER_CHANNEL_SEGMENT);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
    leave_critical_section();

    RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_SET_TX_POWER_CHANNEL_SEGMENT) ||
            (sCmnCnfEvent.status != 0))
    {
        return false;
    }
#endif

    return true;
}

/* RF Common initialization with different FW */
bool rf_common_init_by_fw(RF_FW_LOAD_SELECT fw_select, COMM_SUBSYSTEM_ISR_t isr_func)
{

    const uint8_t *fw_load;
    uint32_t firmware_size;
    COMM_SUBSYSTEM_ISR_CONFIG isr_config;
#if (RF_MCU_CONST_LOAD_SUPPORTED)
    const uint8_t *fw_const = NULL;
    uint32_t const_size = 0;
#endif

#if (RF_MCU_CHIP_BASE != BASE_RAM_TYPE)
    UNUSED(fw_load);
    UNUSED(firmware_size);
#endif

#if (RF_MCU_CHIP_BASE == BASE_RAM_TYPE)
    if (fw_select == RF_FW_LOAD_SELECT_RUCI_CMD)
    {
#if (CONFIG_RF_FW_INCLUDE_PCI == TRUE)
        /* Pure MAC FW */
        fw_load = firmware_program_ruci;
        firmware_size = firmware_size_ruci;
#else
        return false;
#endif
    }
    else if (fw_select == RF_FW_LOAD_SELECT_BLE_CONTROLLER)
    {
#if (CONFIG_RF_FW_INCLUDE_BLE == TRUE)
        /* Pure BLE FW */
        fw_load = firmware_program_ble;
        firmware_size = firmware_size_ble;
#else
        return false;
#endif
    }
    else if (fw_select == RF_FW_LOAD_SELECT_MULTI_PROTCOL_2P4G)
    {
#if (CONFIG_RF_FW_INCLUDE_MULTI_2P4G == TRUE)
        /* Multi protocol FW for 2.4G */
        fw_load = firmware_program_multi;
        firmware_size = firmware_size_multi;
#else
        return false;
#endif
    }
#if ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569S) || (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569MP))
    else if (fw_select == RF_FW_LOAD_SELECT_RFK)
    {
#if (RF_CAL_TYPE & RF_CAL_PWR_ON_MODE)
        /* RF calibration FW */
        fw_load = firmware_program_rfk;
        firmware_size = firmware_size_rfk;
#else
        return false;
#endif
    }
#endif
    else if (fw_select == RF_FW_LOAD_SELECT_NONE)
    {
        fw_load = NULL;
        firmware_size = 0;
    }
    else
    {
        return false;
    }
#endif

    if (fw_select == RF_FW_LOAD_SELECT_INTERNAL_TEST)
    {
#if (CONFIG_RF_FW_INCLUDE_INTERNAL_TEST == TRUE)
        /* Internal Test FW */
        fw_load = firmware_program_it;
        firmware_size = firmware_size_it;
#if (RF_MCU_CONST_LOAD_SUPPORTED)
        fw_const = firmware_const_it;
        const_size = const_size_it;
#endif
#else
        return false;
#endif
    }

    if (fw_select == RF_FW_LOAD_SELECT_MX_MAC_ACCELARATOR)
    {
#if ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569M0) && (CONFIG_RF_FW_INCLUDE_MAC_ACC == TRUE))
        /* Internal Test FW */
        fw_load = firmware_program_mac_acc;
        firmware_size = firmware_size_mac_acc;
#if (RF_MCU_CONST_LOAD_SUPPORTED)
        fw_const = NULL;
        const_size = 0;
#endif
#else
        return false;
#endif
    }

#if (RF_MCU_CHIP_BASE == BASE_RAM_TYPE)
    if ((firmware_size == 0) && (fw_select != RF_FW_LOAD_SELECT_NONE))
    {
        return false;
    }
#endif

    /* ISR initialization */
    isr_config.commsubsystem_isr = isr_func;
    isr_config.content = 0;

#if ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569S) || (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569MP))
    /* Update band info. */
    rf_common_update_band_info();

    /* RF calibration */
    //if (rf_common_cal_init() == false)
    {
        //return false;
    }
#endif

    /* RF Chip initialization */
#if (RF_MCU_CHIP_BASE == BASE_RAM_TYPE)
#if (RF_MCU_PATCH_SUPPORTED)
    if (RfMcu_SysInitWithPatch(true, fw_load, firmware_size, firmware_patch, sizeof(firmware_patch),
                               isr_config, RF_MCU_INIT_NO_ERROR) != RF_MCU_INIT_NO_ERROR)
    {
        return false;
    }
#elif (RF_MCU_CONST_LOAD_SUPPORTED)
    if (RfMcu_SysInitWithConst(true, fw_load, firmware_size, fw_const, const_size,
                               isr_config, RF_MCU_INIT_NO_ERROR) != RF_MCU_INIT_NO_ERROR)
    {
        return false;
    }
#else
    if (fw_select != RF_FW_LOAD_SELECT_NONE)
    {
        if (RfMcu_SysInit(true, fw_load, firmware_size, isr_config, RF_MCU_INIT_NO_ERROR) != RF_MCU_INIT_NO_ERROR)
        {
            return false;
        }
    }
    else
    {
        if (RfMcu_SysInit(false, NULL, 0, isr_config, RF_MCU_INIT_WITHOUT_RESET) != RF_MCU_INIT_NO_ERROR)
        {
            return false;
        }
    }
#endif
#else
#if (RF_MCU_PATCH_SUPPORTED)
    if (RfMcu_SysInitWithPatch(false, NULL, 0, firmware_patch, sizeof(firmware_patch),
                               isr_config, RF_MCU_INIT_NO_ERROR) != RF_MCU_INIT_NO_ERROR)
    {
        return false;
    }
#elif (RF_MCU_CONST_LOAD_SUPPORTED)
    if (RfMcu_SysInitWithConst(true, fw_load, firmware_size, fw_const, const_size,
                               isr_config, RF_MCU_INIT_NO_ERROR) != RF_MCU_INIT_NO_ERROR)
    {
        return false;
    }
#else
    if (RfMcu_SysInit(false, NULL, 0, isr_config, RF_MCU_INIT_NO_ERROR) != RF_MCU_INIT_NO_ERROR)
    {
        return false;
    }
#endif
#endif

#if 0
    /* Check RUCI version */
    if (ruci_ver_check() == false)
    {
        return false;
    }
#endif
#if ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569S) || (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569MP))

    if (rf_common_sync_ic_ver() == false)
    {
        return false;
    }

    if (rf_common_pmu_operation_mode(sys_pmu_getmode(), sys_slow_clk_mode()) == false)
    {
        return false;
    }

    /* Set TX power setting */
    if (rf_common_tx_pwr_set() == false)
    {
        return false;
    }

    /* Set calibration setting */
    if (rf_common_cal_set() == false)
    {
        return false;
    }

    /* Set RSSI setting */
    if (rf_common_rssi_offset_set() == false)
    {
        return false;
    }

    /* Enable TX power compensation */
#if (RF_TX_POWER_COMP)
    sadc_config_enable(SADC_RES_12BIT, SADC_OVERSAMPLE_256, Tx_Power_Compensation_Sadc_Int_Handler);
    sadc_disable();

    NVIC_EnableIRQ((IRQn_Type)(Sadc_IRQn));

    // Sadc_Compensation_Init(13);
    Tx_Power_Compensation_Init(CONFIG_TEMP_VOL_COMP_PERIOD);
#endif
#elif ((RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569M0) && (RF_MCU_CHIP_VER == RF_MCU_CHIP_VER_B))
    /* Update PMU setting from FT info */
    if (rf_common_update_from_ft_info() == false)
    {
        return false;
    }

    /* Update band info. */
    rf_common_update_band_info();

    /* RF calibration */
    if (rf_common_cal_init() == false)
    {
        return false;
    }
#endif

    return true;
}


bool rf_common_init_fw_preload(RF_FW_LOAD_SELECT fw_select, COMM_SUBSYSTEM_ISR_t isr_func)
{
    const uint8_t *fw_load;
    uint32_t firmware_size;
    COMM_SUBSYSTEM_ISR_CONFIG isr_config;

    isr_config.commsubsystem_isr = isr_func;
    isr_config.content = 0;

#if (RF_MCU_CHIP_BASE == BASE_RAM_TYPE)
    if (fw_select == RF_FW_LOAD_SELECT_RUCI_CMD)
    {
#if (CONFIG_RF_FW_INCLUDE_PCI == TRUE)
        /* Pure MAC FW */
        fw_load = firmware_program_ruci;
        firmware_size = firmware_size_ruci;
#else
        return false;
#endif
    }
    else
    {
        return false;
    }

    if ((firmware_size == 0) && (fw_select != RF_FW_LOAD_SELECT_NONE))
    {
        return false;
    }

    if (RfMcu_SysInitFw(true, fw_load, firmware_size, isr_config, RF_MCU_INIT_NO_ERROR) != RF_MCU_INIT_NO_ERROR)
    {
        return false;
    }
#endif

    return true;
}

void rf_common_radio_reg_dump (void)
{
    uint32_t reg_val;
    uint16_t reg_addr;

    /* MAC */
    for (reg_addr = 0x100 ; reg_addr < 0x200 ; reg_addr += 4)
    {
        reg_val = RfMcu_RegGet(reg_addr);
        printf("Addr: 0x%04"PRIx16", Val: 0x%08"PRIx32" \r\n", reg_addr, reg_val);
    }

    /* BMU */
    for (reg_addr = 0x200 ; reg_addr < 0x300 ; reg_addr += 4)
    {
        reg_val = RfMcu_RegGet(reg_addr);
        printf("Addr: 0x%04"PRIx16", Val: 0x%08"PRIx32" \r\n", reg_addr, reg_val);
    }

    /* RF */
    for (reg_addr = 0x300 ; reg_addr < 0x400 ; reg_addr += 4)
    {
        reg_val = RfMcu_RegGet(reg_addr);
        printf("Addr: 0x%04"PRIx16", Val: 0x%08"PRIx32" \r\n", reg_addr, reg_val);
    }

    /* PMU */
    for (reg_addr = 0x400 ; reg_addr < 0x500 ; reg_addr += 4)
    {
        reg_val = RfMcu_RegGet(reg_addr);
        printf("Addr: 0x%04"PRIx16", Val: 0x%08"PRIx32" \r\n", reg_addr, reg_val);
    }

    /* FW */
    for (reg_addr = 0x4000 ; reg_addr < 0x4040 ; reg_addr += 4)
    {
        reg_val = RfMcu_RegGet(reg_addr);
        printf("Addr: 0x%04"PRIx16", Val: 0x%08"PRIx32" \r\n", reg_addr, reg_val);
    }
}

bool rf_common_restart_vco_bank_search_g2p4(void)
{
#if (0) // Workaround for UART bridge and DTM project issue
    uint16_t                                        int_enable;
    ruci_para_restart_vco_bank_search_g2p4_t        sRestartVcoBankSearchG2p4;
    ruci_para_cmn_cnf_event_t                       sCmnCnfEvent;
    uint8_t                                         event_len = 0;
    RF_MCU_RX_CMDQ_ERROR                            event_status = RF_MCU_RX_CMDQ_ERR_INIT;

    /* Store interrupt setting and disable all interrupt */
    int_enable = RfMcu_InterruptEnGet();
    RfMcu_InterruptEnSet(0x0000);

    /* Restart VCO bank search 2p4g to lower layer HW */
    SET_RUCI_PARA_RESTART_VCO_BANK_SEARCH_G2P4(&sRestartVcoBankSearchG2p4);
    RUCI_ENDIAN_CONVERT((uint8_t *)&sRestartVcoBankSearchG2p4, RUCI_RESTART_VCO_BANK_SEARCH_G2P4);

    enter_critical_section();
    event_len = 0;
    rf_common_cmd_send((uint8_t *)&sRestartVcoBankSearchG2p4, RUCI_LEN_RESTART_VCO_BANK_SEARCH_G2P4);
    event_status = rf_common_event_get(&event_len, (uint8_t *)&sCmnCnfEvent);
    leave_critical_section();

    /* Enable interrupt */
    RfMcu_InterruptClear(0xFF);
    RfMcu_InterruptEnSet(int_enable);

    RUCI_ENDIAN_CONVERT((uint8_t *)&sCmnCnfEvent, RUCI_CMN_CNF_EVENT);
    if ((event_status != RF_MCU_RX_CMDQ_GET_SUCCESS) ||
            (sCmnCnfEvent.cmn_cmd_subheader != RUCI_CODE_RESTART_VCO_BANK_SEARCH_G2P4) ||
            (sCmnCnfEvent.status != 0))
    {
        return false;
    }
#else
    ruci_para_restart_vco_bank_search_g2p4_t        sRestartVcoBankSearchG2p4;

    /* Restart VCO bank search 2p4g to lower layer HW */
    SET_RUCI_PARA_RESTART_VCO_BANK_SEARCH_G2P4(&sRestartVcoBankSearchG2p4);
    RUCI_ENDIAN_CONVERT((uint8_t *)&sRestartVcoBankSearchG2p4, RUCI_RESTART_VCO_BANK_SEARCH_G2P4);

    rf_common_cmd_send((uint8_t *)&sRestartVcoBankSearchG2p4, RUCI_LEN_RESTART_VCO_BANK_SEARCH_G2P4);
#endif
    return true;
}
