/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Mon Jun 14 21:24:44 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkCache.h"
#include "mkIMemory.h"
#include "mkMemory.h"
#include "mkRFile.h"
#include "module_exec.h"
#include "module_decode.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUWide> INST_d2r_data_0;
  MOD_Reg<tUWide> INST_d2r_data_1;
  MOD_Reg<tUInt8> INST_d2r_deqP_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2r_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2r_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2r_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2r_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2r_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2r_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2r_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2r_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2r_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2r_empty_wires_2;
  MOD_Reg<tUInt8> INST_d2r_enqP_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2r_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2r_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2r_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2r_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2r_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2r_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2r_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2r_full_wires_0;
  MOD_Wire<tUInt8> INST_d2r_full_wires_1;
  MOD_Wire<tUInt8> INST_d2r_full_wires_2;
  MOD_mkCache INST_dCache;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUWide> INST_f2d_data_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_2;
  MOD_Reg<tUInt8> INST_f2d_enqP_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_full_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_wires_2;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m12m2_data_0_ehrReg;
  MOD_Wire<tUWide> INST_m12m2_data_0_ignored_wires_0;
  MOD_Wire<tUWide> INST_m12m2_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_data_0_virtual_reg_1;
  MOD_Wire<tUWide> INST_m12m2_data_0_wires_0;
  MOD_Wire<tUWide> INST_m12m2_data_0_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m12m2_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m12m2_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m12m2_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m12m2_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m12m2_empty_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_empty_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_empty_wires_2;
  MOD_Wire<tUInt8> INST_m12m2_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m12m2_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_full_ehrReg;
  MOD_Wire<tUInt8> INST_m12m2_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m12m2_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m12m2_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m12m2_full_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_full_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_full_wires_2;
  MOD_mkMemory INST_mem;
  MOD_Reg<tUInt32> INST_pc;
  MOD_mkRFile INST_rf;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_2;
  MOD_module_exec INST_instance_exec_1;
  MOD_module_decode INST_instance_decode_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_iMemInit_request_put;
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_iMemInit_request_put;
  tUInt8 DEF_iMem_RDY_init_request_put____d193;
  tUInt8 DEF_m12m2_data_0_virtual_reg_1_read____d527;
  tUInt8 DEF_x__h30244;
  tUInt8 DEF_exec_57_BITS_88_TO_85___d468;
  tUInt8 DEF_exec_57_BIT_1___d458;
  tUInt8 DEF_d2r_deqP_virtual_reg_0_read____d345;
  tUInt8 DEF_x__h27022;
  tUInt8 DEF_f2d_deqP_virtual_reg_0_read____d256;
  tUWide DEF_exec___d457;
  tUWide DEF_SEL_ARR_d2r_data_0_40_BITS_75_TO_72_59_d2r_dat_ETC___d436;
  tUInt32 DEF_rVal1__h30498;
  tUInt32 DEF_rVal2__h30499;
  tUInt32 DEF_pc__h29777;
  tUInt32 DEF_ppc__h29778;
  tUInt32 DEF_csrVal__h30500;
  tUWide DEF_d2r_data_1___d342;
  tUWide DEF_d2r_data_0___d340;
  tUWide DEF_f2d_data_1___d253;
  tUWide DEF_f2d_data_0___d251;
  tUWide DEF_m12m2_data_0_wires_0_wget____d127;
  tUWide DEF_m12m2_data_0_ehrReg___d129;
  tUInt32 DEF_x__h31279;
  tUInt32 DEF_idx__h31276;
  tUInt32 DEF_x__h31222;
  tUInt8 DEF_rindx__h31219;
  tUInt32 DEF_x__h31165;
  tUInt8 DEF_rindx__h31162;
  tUInt8 DEF_m12m2_full_ehrReg__h22101;
  tUInt8 DEF_m12m2_empty_wires_0_whas____d177;
  tUInt8 DEF_m12m2_empty_wires_0_wget____d178;
  tUInt8 DEF_m12m2_empty_ehrReg__h20978;
  tUInt8 DEF_m12m2_data_0_wires_0_whas____d126;
  tUInt8 DEF_d2r_full_wires_0_whas____d117;
  tUInt8 DEF_d2r_full_wires_0_wget____d118;
  tUInt8 DEF_d2r_full_ehrReg__h17255;
  tUInt8 DEF_d2r_empty_ehrReg__h16132;
  tUInt8 DEF_d2r_deqP_virtual_reg_1_read____d328;
  tUInt8 DEF_f2d_full_wires_0_whas____d83;
  tUInt8 DEF_f2d_full_wires_0_wget____d84;
  tUInt8 DEF_f2d_full_ehrReg__h13192;
  tUInt8 DEF_f2d_empty_ehrReg__h12069;
  tUInt8 DEF_f2d_deqP_virtual_reg_1_read____d240;
  tUInt8 DEF_execRedirect_full_ehrReg__h9129;
  tUInt8 DEF_statRedirect_empty_wires_0_whas____d12;
  tUInt8 DEF_statRedirect_empty_wires_0_wget____d13;
  tUInt8 DEF_statRedirect_empty_ehrReg__h3593;
  tUInt8 DEF_eEpoch__h27277;
  tUInt8 DEF_csrf_started____d205;
  tUInt8 DEF_iMem_init_done____d194;
  tUInt32 DEF__read_pc__h30468;
  tUInt32 DEF__read_ppc__h30469;
  tUInt32 DEF_x__h31113;
  tUInt32 DEF__read_pc__h30476;
  tUInt32 DEF__read_ppc__h30477;
  tUInt32 DEF_x__h31116;
  tUInt32 DEF_x__h31009;
  tUInt32 DEF_x__h31012;
  tUInt8 DEF_x__h30695;
  tUInt8 DEF_x__h30798;
  tUInt8 DEF_x__h30901;
  tUInt8 DEF_x__h30698;
  tUInt8 DEF_x__h30801;
  tUInt8 DEF_x__h30904;
  tUInt8 DEF_m12m2_data_0_ehrReg_29_BITS_88_TO_85___d130;
  tUInt8 DEF_n__read__h30028;
  tUInt32 DEF_SEL_ARR_d2r_data_0_40_BITS_32_TO_1_28_d2r_data_ETC___d431;
  tUInt8 DEF_n__read__h26806;
  tUInt32 DEF_SEL_ARR_d2r_data_0_40_BITS_45_TO_34_16_d2r_dat_ETC___d419;
  tUInt8 DEF_SEL_ARR_d2r_data_0_40_BITS_51_TO_47_03_d2r_dat_ETC___d406;
  tUInt8 DEF_SEL_ARR_d2r_data_0_40_BITS_63_TO_59_78_d2r_dat_ETC___d381;
  tUInt8 DEF_SEL_ARR_d2r_data_0_40_BITS_57_TO_53_91_d2r_dat_ETC___d394;
  tUInt8 DEF_SEL_ARR_d2r_data_0_40_BITS_75_TO_72_59_d2r_dat_ETC___d362;
  tUInt8 DEF_SEL_ARR_d2r_data_0_40_BITS_71_TO_68_63_d2r_dat_ETC___d366;
  tUInt8 DEF_SEL_ARR_d2r_data_0_40_BITS_67_TO_65_67_d2r_dat_ETC___d370;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_40_BIT_33_21_22_NOT_d2r_ETC___d426;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_40_BIT_46_09_10_NOT_d2r_ETC___d414;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_40_BIT_52_96_97_NOT_d2r_ETC___d401;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_40_BIT_58_84_85_NOT_d2r_ETC___d389;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_40_BIT_64_71_72_NOT_d2r_ETC___d376;
  tUInt8 DEF_SEL_ARR_d2r_data_0_40_BIT_0_41_d2r_data_1_42_B_ETC___d349;
  tUInt8 DEF_SEL_ARR_f2d_data_0_51_BIT_0_52_f2d_data_1_53_B_ETC___d260;
  tUInt8 DEF_exec_57_BITS_88_TO_85_68_EQ_2___d469;
  tUInt8 DEF_IF_m12m2_data_0_virtual_reg_1_read__27_THEN_0__ETC___d529;
  tUInt8 DEF_IF_m12m2_data_0_virtual_reg_1_read__27_THEN_0__ETC___d528;
  tUInt8 DEF_IF_m12m2_data_0_wires_0_whas__26_THEN_m12m2_da_ETC___d131;
  tUInt8 DEF_IF_m12m2_empty_wires_0_whas__77_THEN_m12m2_emp_ETC___d180;
  tUInt8 DEF_exec_57_BITS_88_TO_85_68_EQ_3___d471;
  tUInt8 DEF_SEL_ARR_d2r_data_0_40_BIT_0_41_d2r_data_1_42_B_ETC___d350;
  tUInt8 DEF_SEL_ARR_f2d_data_0_51_BIT_0_52_f2d_data_1_53_B_ETC___d262;
  tUInt8 DEF_NOT_d2r_deqP_virtual_reg_1_read__28___d329;
  tUInt8 DEF_NOT_f2d_deqP_virtual_reg_1_read__40___d241;
  tUWide DEF_SEL_ARR_d2r_data_0_40_BITS_67_TO_65_67_d2r_dat_ETC___d435;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_d2r_deqP_wires_0_whas__8_THEN_d2r_deqP_wire_ETC___d101;
  tUInt8 DEF_IF_d2r_enqP_wires_0_whas__1_THEN_d2r_enqP_wire_ETC___d94;
  tUInt8 DEF_def__h29266;
  tUInt8 DEF_d2r_enqP_virtual_reg_0_read____d280;
  tUInt8 DEF_NOT_d2r_enqP_virtual_reg_1_read__78_79_AND_NOT_ETC___d283;
  tUInt8 DEF_IF_f2d_deqP_wires_0_whas__4_THEN_f2d_deqP_wire_ETC___d67;
  tUInt8 DEF_IF_f2d_enqP_wires_0_whas__7_THEN_f2d_enqP_wire_ETC___d60;
  tUInt8 DEF_def__h26045;
  tUInt8 DEF_f2d_enqP_virtual_reg_0_read____d226;
  tUInt8 DEF_NOT_f2d_enqP_virtual_reg_1_read__24_25_AND_NOT_ETC___d229;
  tUWide DEF_decode___d298;
  tUWide DEF_dCache_memReq___d596;
  tUWide DEF_mem_dResp___d600;
  tUWide DEF_m12m2_data_0_wires_1_wget____d124;
  tUInt32 DEF_x__h31677;
  tUInt8 DEF_statRedirect_data_0_ehrReg__h1278;
  tUInt8 DEF_d2r_enqP_virtual_reg_1_read____d278;
  tUInt8 DEF_f2d_enqP_virtual_reg_1_read____d224;
  tUInt8 DEF_execRedirect_empty_wires_0_whas____d39;
  tUInt8 DEF_execRedirect_empty_wires_0_wget____d40;
  tUInt8 DEF_execRedirect_empty_ehrReg__h8006;
  tUInt8 DEF_statRedirect_full_ehrReg__h4716;
  tUWide DEF_exec_57_BITS_65_TO_0___d507;
  tUWide DEF_m12m2_data_0_ehrReg_29_BITS_65_TO_0___d168;
  tUWide DEF_m12m2_data_0_wires_1_wget__24_BITS_65_TO_0___d166;
  tUWide DEF_m12m2_data_0_wires_0_wget__27_BITS_65_TO_0___d167;
  tUInt32 DEF_x__h18611;
  tUInt32 DEF_x__h18614;
  tUInt8 DEF_x__h18466;
  tUInt8 DEF_x__h18469;
  tUInt8 DEF_m12m2_data_0_ehrReg_29_BIT_84___d135;
  tUInt8 DEF_m12m2_data_0_ehrReg_29_BIT_78___d152;
  tUWide DEF_IF_m12m2_data_0_wires_0_whas__26_THEN_m12m2_da_ETC___d169;
  tUWide DEF_IF_m12m2_data_0_wires_1_whas__23_THEN_m12m2_da_ETC___d170;
  tUInt32 DEF_IF_execRedirect_data_0_wires_0_whas__0_THEN_ex_ETC___d33;
  tUInt32 DEF_IF_m12m2_data_0_wires_0_whas__26_THEN_m12m2_da_ETC___d163;
  tUInt8 DEF_IF_m12m2_data_0_wires_0_whas__26_THEN_m12m2_da_ETC___d146;
  tUInt8 DEF_IF_statRedirect_data_0_wires_0_whas_THEN_statR_ETC___d6;
  tUInt8 DEF_IF_m12m2_full_wires_0_whas__87_THEN_m12m2_full_ETC___d190;
  tUInt8 DEF_IF_m12m2_data_0_wires_0_whas__26_THEN_m12m2_da_ETC___d153;
  tUInt8 DEF_IF_m12m2_data_0_wires_0_whas__26_THEN_m12m2_da_ETC___d136;
  tUInt8 DEF_IF_d2r_full_wires_0_whas__17_THEN_d2r_full_wir_ETC___d120;
  tUInt8 DEF_IF_d2r_empty_wires_0_whas__07_THEN_d2r_empty_w_ETC___d110;
  tUInt8 DEF_IF_f2d_full_wires_0_whas__3_THEN_f2d_full_wire_ETC___d86;
  tUInt8 DEF_IF_f2d_empty_wires_0_whas__3_THEN_f2d_empty_wi_ETC___d76;
  tUInt8 DEF_IF_execRedirect_full_wires_0_whas__9_THEN_exec_ETC___d52;
  tUInt8 DEF_IF_execRedirect_empty_wires_0_whas__9_THEN_exe_ETC___d42;
  tUInt8 DEF_IF_statRedirect_full_wires_0_whas__2_THEN_stat_ETC___d25;
  tUInt8 DEF_IF_statRedirect_empty_wires_0_whas__2_THEN_sta_ETC___d15;
  tUInt8 DEF_NOT_d2r_deqP_virtual_reg_1_read__28_29_AND_IF__ETC___d330;
  tUInt8 DEF_NOT_f2d_deqP_virtual_reg_1_read__40_41_AND_IF__ETC___d242;
  tUInt8 DEF_NOT_d2r_enqP_virtual_reg_1_read__78___d279;
  tUInt8 DEF_NOT_f2d_enqP_virtual_reg_1_read__24___d225;
  tUWide DEF_SEL_ARR_f2d_data_0_51_BITS_64_TO_33_86_f2d_dat_ETC___d321;
  tUWide DEF_decode_98_BITS_74_TO_64_99_CONCAT_decode_98_BI_ETC___d320;
  tUWide DEF_iMem_req_IF_execRedirect_empty_virtual_reg_2_r_ETC___d234;
  tUWide DEF_IF_m12m2_data_0_wires_1_whas__23_THEN_m12m2_da_ETC___d172;
  tUWide DEF_IF_m12m2_data_0_wires_1_whas__23_THEN_m12m2_da_ETC___d171;
  tUWide DEF_m12m2_data_0_ehrReg_29_BITS_88_TO_85_30_CONCAT_ETC___d514;
  tUWide DEF_m12m2_data_0_ehrReg_29_BIT_78_52_CONCAT_IF_m12_ETC___d513;
  tUWide DEF_exec_57_BITS_88_TO_85_68_CONCAT_exec_57_BIT_84_ETC___d509;
  tUWide DEF_exec_57_BIT_78_04_CONCAT_IF_exec_57_BIT_78_04__ETC___d508;
  tUWide DEF__1_CONCAT_DONTCARE___d197;
  tUWide DEF_NOT_exec_57_BITS_88_TO_85_68_EQ_2_69_89_CONCAT_ETC___d495;
  tUWide DEF_iMemInit_request_put_BIT_64_04_CONCAT_IF_iMemI_ETC___d607;
 
 /* Rules */
 public:
  void RL_statRedirect_data_0_canonicalize();
  void RL_statRedirect_empty_canonicalize();
  void RL_statRedirect_full_canonicalize();
  void RL_execRedirect_data_0_canonicalize();
  void RL_execRedirect_empty_canonicalize();
  void RL_execRedirect_full_canonicalize();
  void RL_f2d_enqP_canonicalize();
  void RL_f2d_deqP_canonicalize();
  void RL_f2d_empty_canonicalize();
  void RL_f2d_full_canonicalize();
  void RL_d2r_enqP_canonicalize();
  void RL_d2r_deqP_canonicalize();
  void RL_d2r_empty_canonicalize();
  void RL_d2r_full_canonicalize();
  void RL_m12m2_data_0_canonicalize();
  void RL_m12m2_empty_canonicalize();
  void RL_m12m2_full_canonicalize();
  void RL_test();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doRest();
  void RL_doRest2();
  void RL_upd_Stat();
  void RL_mkConnectionAVtoAf();
  void RL_mkConnectionAVtoAf_1();
 
 /* Methods */
 public:
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
