#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\katri\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\katri\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\katri\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\katri\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\katri\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\katri\iverilog\lib\ivl\v2009.vpi";
S_000002178a692990 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_000002178a692b20 .scope module, "divider" "divider" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000002178a6dc430 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
v000002178a736800_31 .array/port v000002178a736800, 31;
L_000002178a6d66a0 .functor BUFZ 32, v000002178a736800_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002178a780088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002178a6d9100_0 .net *"_ivl_3", 31 0, L_000002178a780088;  1 drivers
v000002178a6c46b0_0 .net *"_ivl_6", 31 0, L_000002178a736c60;  1 drivers
v000002178a6c4750_0 .var "busy_out", 0 0;
o000002178a6e1a18 .functor BUFZ 1, C4<z>; HiZ drive
v000002178a6c47f0_0 .net "clk_in", 0 0, o000002178a6e1a18;  0 drivers
v000002178a735de0_0 .var "data_valid", 31 0;
o000002178a6e1a78 .functor BUFZ 1, C4<z>; HiZ drive
v000002178a735e80_0 .net "data_valid_in", 0 0, o000002178a6e1a78;  0 drivers
v000002178a735f20_0 .net "data_valid_out", 0 0, L_000002178a736bc0;  1 drivers
v000002178a735fc0 .array "dividend", 0 31, 31 0;
o000002178a6e20d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002178a736170_0 .net "dividend_in", 31 0, o000002178a6e20d8;  0 drivers
v000002178a736a80_0 .var "dividend_in_unsigned", 31 0;
v000002178a737160_0 .var "dividend_sign", 0 0;
v000002178a7366c0 .array "divisor", 0 31, 31 0;
o000002178a6e2768 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002178a736440_0 .net "divisor_in", 31 0, o000002178a6e2768;  0 drivers
v000002178a736940_0 .var "divisor_in_unsigned", 31 0;
v000002178a736580_0 .var "divisor_sign", 0 0;
v000002178a7369e0_0 .var "error_out", 0 0;
v000002178a736800 .array "p", 0 31, 31 0;
v000002178a7364e0_0 .net "quotient_out", 31 0, L_000002178a736d00;  1 drivers
v000002178a736b20_0 .net "remainder_out", 31 0, L_000002178a6d66a0;  1 drivers
o000002178a6e2e88 .functor BUFZ 1, C4<z>; HiZ drive
v000002178a736620_0 .net "rst_in", 0 0, o000002178a6e2e88;  0 drivers
v000002178a7368a0_0 .var "sign", 31 0;
v000002178a736760_0 .var "sign_out", 0 0;
E_000002178a6dc970 .event posedge, v000002178a6c47f0_0;
E_000002178a6dcbf0/0 .event anyedge, v000002178a736170_0, v000002178a736440_0, v000002178a737160_0, v000002178a736580_0;
E_000002178a6dcbf0/1 .event anyedge, v000002178a7368a0_0, v000002178a735e80_0, v000002178a736940_0, v000002178a736a80_0;
v000002178a736800_0 .array/port v000002178a736800, 0;
v000002178a736800_1 .array/port v000002178a736800, 1;
v000002178a736800_2 .array/port v000002178a736800, 2;
E_000002178a6dcbf0/2 .event anyedge, v000002178a735de0_0, v000002178a736800_0, v000002178a736800_1, v000002178a736800_2;
v000002178a736800_3 .array/port v000002178a736800, 3;
v000002178a736800_4 .array/port v000002178a736800, 4;
v000002178a736800_5 .array/port v000002178a736800, 5;
v000002178a736800_6 .array/port v000002178a736800, 6;
E_000002178a6dcbf0/3 .event anyedge, v000002178a736800_3, v000002178a736800_4, v000002178a736800_5, v000002178a736800_6;
v000002178a736800_7 .array/port v000002178a736800, 7;
v000002178a736800_8 .array/port v000002178a736800, 8;
v000002178a736800_9 .array/port v000002178a736800, 9;
v000002178a736800_10 .array/port v000002178a736800, 10;
E_000002178a6dcbf0/4 .event anyedge, v000002178a736800_7, v000002178a736800_8, v000002178a736800_9, v000002178a736800_10;
v000002178a736800_11 .array/port v000002178a736800, 11;
v000002178a736800_12 .array/port v000002178a736800, 12;
v000002178a736800_13 .array/port v000002178a736800, 13;
v000002178a736800_14 .array/port v000002178a736800, 14;
E_000002178a6dcbf0/5 .event anyedge, v000002178a736800_11, v000002178a736800_12, v000002178a736800_13, v000002178a736800_14;
v000002178a736800_15 .array/port v000002178a736800, 15;
v000002178a736800_16 .array/port v000002178a736800, 16;
v000002178a736800_17 .array/port v000002178a736800, 17;
v000002178a736800_18 .array/port v000002178a736800, 18;
E_000002178a6dcbf0/6 .event anyedge, v000002178a736800_15, v000002178a736800_16, v000002178a736800_17, v000002178a736800_18;
v000002178a736800_19 .array/port v000002178a736800, 19;
v000002178a736800_20 .array/port v000002178a736800, 20;
v000002178a736800_21 .array/port v000002178a736800, 21;
v000002178a736800_22 .array/port v000002178a736800, 22;
E_000002178a6dcbf0/7 .event anyedge, v000002178a736800_19, v000002178a736800_20, v000002178a736800_21, v000002178a736800_22;
v000002178a736800_23 .array/port v000002178a736800, 23;
v000002178a736800_24 .array/port v000002178a736800, 24;
v000002178a736800_25 .array/port v000002178a736800, 25;
v000002178a736800_26 .array/port v000002178a736800, 26;
E_000002178a6dcbf0/8 .event anyedge, v000002178a736800_23, v000002178a736800_24, v000002178a736800_25, v000002178a736800_26;
v000002178a736800_27 .array/port v000002178a736800, 27;
v000002178a736800_28 .array/port v000002178a736800, 28;
v000002178a736800_29 .array/port v000002178a736800, 29;
v000002178a736800_30 .array/port v000002178a736800, 30;
E_000002178a6dcbf0/9 .event anyedge, v000002178a736800_27, v000002178a736800_28, v000002178a736800_29, v000002178a736800_30;
v000002178a735fc0_0 .array/port v000002178a735fc0, 0;
v000002178a735fc0_1 .array/port v000002178a735fc0, 1;
v000002178a735fc0_2 .array/port v000002178a735fc0, 2;
E_000002178a6dcbf0/10 .event anyedge, v000002178a736800_31, v000002178a735fc0_0, v000002178a735fc0_1, v000002178a735fc0_2;
v000002178a735fc0_3 .array/port v000002178a735fc0, 3;
v000002178a735fc0_4 .array/port v000002178a735fc0, 4;
v000002178a735fc0_5 .array/port v000002178a735fc0, 5;
v000002178a735fc0_6 .array/port v000002178a735fc0, 6;
E_000002178a6dcbf0/11 .event anyedge, v000002178a735fc0_3, v000002178a735fc0_4, v000002178a735fc0_5, v000002178a735fc0_6;
v000002178a735fc0_7 .array/port v000002178a735fc0, 7;
v000002178a735fc0_8 .array/port v000002178a735fc0, 8;
v000002178a735fc0_9 .array/port v000002178a735fc0, 9;
v000002178a735fc0_10 .array/port v000002178a735fc0, 10;
E_000002178a6dcbf0/12 .event anyedge, v000002178a735fc0_7, v000002178a735fc0_8, v000002178a735fc0_9, v000002178a735fc0_10;
v000002178a735fc0_11 .array/port v000002178a735fc0, 11;
v000002178a735fc0_12 .array/port v000002178a735fc0, 12;
v000002178a735fc0_13 .array/port v000002178a735fc0, 13;
v000002178a735fc0_14 .array/port v000002178a735fc0, 14;
E_000002178a6dcbf0/13 .event anyedge, v000002178a735fc0_11, v000002178a735fc0_12, v000002178a735fc0_13, v000002178a735fc0_14;
v000002178a735fc0_15 .array/port v000002178a735fc0, 15;
v000002178a735fc0_16 .array/port v000002178a735fc0, 16;
v000002178a735fc0_17 .array/port v000002178a735fc0, 17;
v000002178a735fc0_18 .array/port v000002178a735fc0, 18;
E_000002178a6dcbf0/14 .event anyedge, v000002178a735fc0_15, v000002178a735fc0_16, v000002178a735fc0_17, v000002178a735fc0_18;
v000002178a735fc0_19 .array/port v000002178a735fc0, 19;
v000002178a735fc0_20 .array/port v000002178a735fc0, 20;
v000002178a735fc0_21 .array/port v000002178a735fc0, 21;
v000002178a735fc0_22 .array/port v000002178a735fc0, 22;
E_000002178a6dcbf0/15 .event anyedge, v000002178a735fc0_19, v000002178a735fc0_20, v000002178a735fc0_21, v000002178a735fc0_22;
v000002178a735fc0_23 .array/port v000002178a735fc0, 23;
v000002178a735fc0_24 .array/port v000002178a735fc0, 24;
v000002178a735fc0_25 .array/port v000002178a735fc0, 25;
v000002178a735fc0_26 .array/port v000002178a735fc0, 26;
E_000002178a6dcbf0/16 .event anyedge, v000002178a735fc0_23, v000002178a735fc0_24, v000002178a735fc0_25, v000002178a735fc0_26;
v000002178a735fc0_27 .array/port v000002178a735fc0, 27;
v000002178a735fc0_28 .array/port v000002178a735fc0, 28;
v000002178a735fc0_29 .array/port v000002178a735fc0, 29;
v000002178a735fc0_30 .array/port v000002178a735fc0, 30;
E_000002178a6dcbf0/17 .event anyedge, v000002178a735fc0_27, v000002178a735fc0_28, v000002178a735fc0_29, v000002178a735fc0_30;
v000002178a735fc0_31 .array/port v000002178a735fc0, 31;
v000002178a7366c0_0 .array/port v000002178a7366c0, 0;
v000002178a7366c0_1 .array/port v000002178a7366c0, 1;
v000002178a7366c0_2 .array/port v000002178a7366c0, 2;
E_000002178a6dcbf0/18 .event anyedge, v000002178a735fc0_31, v000002178a7366c0_0, v000002178a7366c0_1, v000002178a7366c0_2;
v000002178a7366c0_3 .array/port v000002178a7366c0, 3;
v000002178a7366c0_4 .array/port v000002178a7366c0, 4;
v000002178a7366c0_5 .array/port v000002178a7366c0, 5;
v000002178a7366c0_6 .array/port v000002178a7366c0, 6;
E_000002178a6dcbf0/19 .event anyedge, v000002178a7366c0_3, v000002178a7366c0_4, v000002178a7366c0_5, v000002178a7366c0_6;
v000002178a7366c0_7 .array/port v000002178a7366c0, 7;
v000002178a7366c0_8 .array/port v000002178a7366c0, 8;
v000002178a7366c0_9 .array/port v000002178a7366c0, 9;
v000002178a7366c0_10 .array/port v000002178a7366c0, 10;
E_000002178a6dcbf0/20 .event anyedge, v000002178a7366c0_7, v000002178a7366c0_8, v000002178a7366c0_9, v000002178a7366c0_10;
v000002178a7366c0_11 .array/port v000002178a7366c0, 11;
v000002178a7366c0_12 .array/port v000002178a7366c0, 12;
v000002178a7366c0_13 .array/port v000002178a7366c0, 13;
v000002178a7366c0_14 .array/port v000002178a7366c0, 14;
E_000002178a6dcbf0/21 .event anyedge, v000002178a7366c0_11, v000002178a7366c0_12, v000002178a7366c0_13, v000002178a7366c0_14;
v000002178a7366c0_15 .array/port v000002178a7366c0, 15;
v000002178a7366c0_16 .array/port v000002178a7366c0, 16;
v000002178a7366c0_17 .array/port v000002178a7366c0, 17;
v000002178a7366c0_18 .array/port v000002178a7366c0, 18;
E_000002178a6dcbf0/22 .event anyedge, v000002178a7366c0_15, v000002178a7366c0_16, v000002178a7366c0_17, v000002178a7366c0_18;
v000002178a7366c0_19 .array/port v000002178a7366c0, 19;
v000002178a7366c0_20 .array/port v000002178a7366c0, 20;
v000002178a7366c0_21 .array/port v000002178a7366c0, 21;
v000002178a7366c0_22 .array/port v000002178a7366c0, 22;
E_000002178a6dcbf0/23 .event anyedge, v000002178a7366c0_19, v000002178a7366c0_20, v000002178a7366c0_21, v000002178a7366c0_22;
v000002178a7366c0_23 .array/port v000002178a7366c0, 23;
v000002178a7366c0_24 .array/port v000002178a7366c0, 24;
v000002178a7366c0_25 .array/port v000002178a7366c0, 25;
v000002178a7366c0_26 .array/port v000002178a7366c0, 26;
E_000002178a6dcbf0/24 .event anyedge, v000002178a7366c0_23, v000002178a7366c0_24, v000002178a7366c0_25, v000002178a7366c0_26;
v000002178a7366c0_27 .array/port v000002178a7366c0, 27;
v000002178a7366c0_28 .array/port v000002178a7366c0, 28;
v000002178a7366c0_29 .array/port v000002178a7366c0, 29;
v000002178a7366c0_30 .array/port v000002178a7366c0, 30;
E_000002178a6dcbf0/25 .event anyedge, v000002178a7366c0_27, v000002178a7366c0_28, v000002178a7366c0_29, v000002178a7366c0_30;
v000002178a7366c0_31 .array/port v000002178a7366c0, 31;
E_000002178a6dcbf0/26 .event anyedge, v000002178a7366c0_31;
E_000002178a6dcbf0 .event/or E_000002178a6dcbf0/0, E_000002178a6dcbf0/1, E_000002178a6dcbf0/2, E_000002178a6dcbf0/3, E_000002178a6dcbf0/4, E_000002178a6dcbf0/5, E_000002178a6dcbf0/6, E_000002178a6dcbf0/7, E_000002178a6dcbf0/8, E_000002178a6dcbf0/9, E_000002178a6dcbf0/10, E_000002178a6dcbf0/11, E_000002178a6dcbf0/12, E_000002178a6dcbf0/13, E_000002178a6dcbf0/14, E_000002178a6dcbf0/15, E_000002178a6dcbf0/16, E_000002178a6dcbf0/17, E_000002178a6dcbf0/18, E_000002178a6dcbf0/19, E_000002178a6dcbf0/20, E_000002178a6dcbf0/21, E_000002178a6dcbf0/22, E_000002178a6dcbf0/23, E_000002178a6dcbf0/24, E_000002178a6dcbf0/25, E_000002178a6dcbf0/26;
L_000002178a736bc0 .part v000002178a735de0_0, 31, 1;
L_000002178a736c60 .arith/sub 32, L_000002178a780088, v000002178a735fc0_31;
L_000002178a736d00 .functor MUXZ 32, v000002178a735fc0_31, L_000002178a736c60, v000002178a736760_0, C4<>;
S_000002178a6d8f70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 53, 3 53 0, S_000002178a692b20;
 .timescale -9 -12;
v000002178a692df0_0 .var/2s "i", 31 0;
S_000002178a6c4520 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 68, 3 68 0, S_000002178a692b20;
 .timescale -9 -12;
v000002178a693010_0 .var/2s "i", 31 0;
S_000002178a6d8de0 .scope module, "cocotb_iverilog_dump" "cocotb_iverilog_dump" 4 1;
 .timescale -9 -12;
    .scope S_000002178a692b20;
T_0 ;
    %wait E_000002178a6dcbf0;
    %load/vec4 v000002178a736170_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000002178a737160_0, 0, 1;
    %load/vec4 v000002178a736440_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000002178a736580_0, 0, 1;
    %load/vec4 v000002178a737160_0;
    %load/vec4 v000002178a736580_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002178a7368a0_0, 4, 1;
    %load/vec4 v000002178a7368a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000002178a736760_0, 0, 1;
    %load/vec4 v000002178a737160_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v000002178a736170_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000002178a736170_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v000002178a736a80_0, 0, 32;
    %load/vec4 v000002178a736580_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v000002178a736440_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v000002178a736440_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v000002178a736940_0, 0, 32;
    %load/vec4 v000002178a735e80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002178a735de0_0, 4, 1;
    %load/vec4 v000002178a736940_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002178a7366c0, 4, 0;
    %load/vec4 v000002178a735e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002178a736940_0;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000002178a736a80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.6, 5;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000002178a736a80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002178a736940_0;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002178a736800, 4, 0;
    %load/vec4 v000002178a736a80_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002178a735fc0, 4, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000002178a736a80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002178a736800, 4, 0;
    %load/vec4 v000002178a736a80_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002178a735fc0, 4, 0;
T_0.7 ;
T_0.4 ;
    %fork t_1, S_000002178a6d8f70;
    %jmp t_0;
    .scope S_000002178a6d8f70;
t_1 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002178a692df0_0, 0, 32;
T_0.8 ;
    %load/vec4 v000002178a692df0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.9, 5;
    %load/vec4 v000002178a735de0_0;
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v000002178a692df0_0;
    %store/vec4 v000002178a735de0_0, 4, 1;
    %load/vec4 v000002178a7368a0_0;
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v000002178a692df0_0;
    %assign/vec4/off/d v000002178a7368a0_0, 4, 5;
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a7366c0, 4;
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a736800, 4;
    %parti/s 31, 0, 2;
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a735fc0, 4;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.10, 5;
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a736800, 4;
    %parti/s 31, 0, 2;
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a735fc0, 4;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a7366c0, 4;
    %sub;
    %ix/getv/s 4, v000002178a692df0_0;
    %store/vec4a v000002178a736800, 4, 0;
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a735fc0, 4;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %ix/getv/s 4, v000002178a692df0_0;
    %store/vec4a v000002178a735fc0, 4, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a736800, 4;
    %parti/s 31, 0, 2;
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a735fc0, 4;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v000002178a692df0_0;
    %store/vec4a v000002178a736800, 4, 0;
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a735fc0, 4;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %ix/getv/s 4, v000002178a692df0_0;
    %store/vec4a v000002178a735fc0, 4, 0;
T_0.11 ;
    %load/vec4 v000002178a692df0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a7366c0, 4;
    %ix/getv/s 4, v000002178a692df0_0;
    %store/vec4a v000002178a7366c0, 4, 0;
    %load/vec4 v000002178a692df0_0;
    %addi 2, 0, 32;
    %cast2;
    %store/vec4 v000002178a692df0_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %end;
    .scope S_000002178a692b20;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002178a692b20;
T_1 ;
    %wait E_000002178a6dc970;
    %fork t_3, S_000002178a6c4520;
    %jmp t_2;
    .scope S_000002178a6c4520;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002178a693010_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002178a693010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v000002178a735de0_0;
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v000002178a693010_0;
    %assign/vec4/off/d v000002178a735de0_0, 4, 5;
    %load/vec4 v000002178a7368a0_0;
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v000002178a693010_0;
    %assign/vec4/off/d v000002178a7368a0_0, 4, 5;
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a7366c0, 4;
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a736800, 4;
    %parti/s 31, 0, 2;
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a735fc0, 4;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a736800, 4;
    %parti/s 31, 0, 2;
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a735fc0, 4;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a7366c0, 4;
    %sub;
    %ix/getv/s 3, v000002178a693010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178a736800, 0, 4;
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a735fc0, 4;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %ix/getv/s 3, v000002178a693010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178a735fc0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a736800, 4;
    %parti/s 31, 0, 2;
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a735fc0, 4;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002178a693010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178a736800, 0, 4;
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a735fc0, 4;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %ix/getv/s 3, v000002178a693010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178a735fc0, 0, 4;
T_1.3 ;
    %load/vec4 v000002178a693010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002178a7366c0, 4;
    %ix/getv/s 3, v000002178a693010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002178a7366c0, 0, 4;
    %load/vec4 v000002178a693010_0;
    %addi 2, 0, 32;
    %cast2;
    %store/vec4 v000002178a693010_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_000002178a692b20;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_000002178a6d8de0;
T_2 ;
    %vpi_call/w 4 3 "$dumpfile", "C:/Users/katri/Documents/6205/FluidPhysics/sim/sim_build/divider.fst" {0 0 0};
    %vpi_call/w 4 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002178a692b20 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "C:\Users\katri\Documents\6205\FluidPhysics\hdl\divider.sv";
    "C:\Users\katri\Documents\6205\FluidPhysics\sim\sim_build\cocotb_iverilog_dump.v";
