

================================================================
== Vitis HLS Report for 'unpack_Pipeline_unpack_loop'
================================================================
* Date:           Sat Jan 10 15:28:39 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.751 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- unpack_loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.07>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_fft, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch0_in, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch1_in, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch2_in, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch3_in, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln84 = store i11 0, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84]   --->   Operation 11 'store' 'store_ln84' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84]   --->   Operation 13 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.48ns)   --->   "%icmp_ln84 = icmp_eq  i11 %i_3, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84]   --->   Operation 14 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.48ns)   --->   "%i_4 = add i11 %i_3, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84]   --->   Operation 15 'add' 'i_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.body.split, void %for.end.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84]   --->   Operation 16 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln84 = store i11 %i_4, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84]   --->   Operation 17 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:85]   --->   Operation 18 'specpipeline' 'specpipeline_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln84 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84]   --->   Operation 20 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.33ns)   --->   "%stream_compute_to_fft_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %stream_compute_to_fft" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:86]   --->   Operation 21 'read' 'stream_compute_to_fft_read' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_0 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %stream_compute_to_fft_read, i32 96, i32 127" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:86]   --->   Operation 22 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i128 %stream_compute_to_fft_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:88]   --->   Operation 23 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.41ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ch0_in, i32 %trunc_ln88" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:88]   --->   Operation 24 'write' 'write_ln88' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %stream_compute_to_fft_read, i32 32, i32 63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 25 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.41ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ch1_in, i32 %p_s" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 26 'write' 'write_ln89' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %stream_compute_to_fft_read, i32 64, i32 95" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:90]   --->   Operation 27 'partselect' 'p_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.41ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ch2_in, i32 %p_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:90]   --->   Operation 28 'write' 'write_ln90' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 29 [1/1] (3.41ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ch3_in, i32 %p_0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:91]   --->   Operation 29 'write' 'write_ln91' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.body" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84]   --->   Operation 30 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.078ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln84', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84) of constant 0 on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84 [12]  (1.298 ns)
	'load' operation 11 bit ('i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84) on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln84', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84) [16]  (1.482 ns)
	'store' operation 0 bit ('store_ln84', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84) of variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84 on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:84 [32]  (1.298 ns)

 <State 2>: 6.751ns
The critical path consists of the following:
	fifo read operation ('stream_compute_to_fft_read', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:86) on port 'stream_compute_to_fft' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:86) [23]  (3.333 ns)
	fifo write operation ('write_ln88', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:88) on port 'ch0_in' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:88) [26]  (3.418 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
