<h1 align="center">ğŸŒŒ appledog-verilogverse</h1>
<h3 align="center">Embarking on a journey through the realms of Verilog and VLSI design.</h3>

<p align="center">
  <img src="https://media0.giphy.com/media/v1.Y2lkPTc5MGI3NjExODdrcTZkaTRmemdud2psNzVoOW5xZ3oxb2M5NDY5NzY4bzdjMHJxZyZlcD12MV9pbnRlcm5hbF9naWZfYnlfaWQmY3Q9Zw/IG3DGUzcsIx7TueQpa/giphy.gif" width="35%" alt="Digital Circuit Animation"/>
</p>

<p align="center">
  <img src="https://img.shields.io/badge/Language-Verilog-blue.svg"/>
  <img src="https://img.shields.io/badge/Field-VLSI-orange"/>
  <img src="https://img.shields.io/badge/Progress-Day--n-green"/>
  <img src="https://img.shields.io/badge/Made%20with-%E2%9D%A4-red"/>
</p>

---

## ğŸš€ Mission Statement

Welcome to my **Verilogverse**!  
This repository chronicles my daily adventures into the world of **Verilog and VLSI**, capturing the essence of **learning, challenges, and breakthroughs**.

Each day unfolds a new chapter â€” building upon the last â€” all working toward mastery in **digital design**.

---

## ğŸ“… Daily Log

Stay tuned for daily progress logs with circuit diagrams, simulation snapshots, and implementation steps as I explore Verilog from scratch â€” **Day 1 to Infinity**!

| Day | Topic / Task                        | Description                              | Status     |
|-----|-------------------------------------|------------------------------------------|------------|
| 1   | Hello Verilog!                      | Setup, Syntax & First Simulation         | âœ… Completed |
| 2   | Combinational Circuits              | Basic gates, mux, decoders               | ğŸ”„ In Progress |
| 3   | Sequential Circuits                 | Flip-flops, counters                     | â³ Planned |
| ... | ...                                 | ...                                      | ...        |

---

## ğŸŒŸ Highlights

> â€œThe silicon may be hard, but the logic is pure.â€  
> â€” appledog ğŸ¾

- ğŸ’» Written entirely in **Verilog**
- ğŸ¯ Focused on practical **VLSI Design**
- ğŸ“ˆ Progressively documented as a **daily log**
- ğŸ’¡ Driven by curiosity, powered by coffee â˜•

---

## ğŸ“« Connect with Me

- [LinkedIn](https://www.linkedin.com/in/rahul-a-rabinal-173802228)
- [GitHub Profile](https://github.com/appledog)
- Stay tuned & star the repo if you like the journey ğŸŒŸ

---
