<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>Jin Che - CV</title>
<style>
    body { font-family: Arial, sans-serif; max-width: 900px; margin: 20px auto; line-height: 1.6; color: #333; }
    h1, h2, h3 { color: #2c3e50; margin-bottom: 5px; }
    h1 { font-size: 2em; }
    h2 { border-bottom: 2px solid #ccc; padding-bottom: 5px; margin-top: 30px; }
    h3 { margin-top: 10px; }
    a { color: #1a0dab; text-decoration: none; }
    ul { list-style-type: square; padding-left: 20px; }
    .section { margin-bottom: 20px; }
</style>
</head>
<body>

<header style="text-align: center;">
    <img src="profile.jpg" alt="Jin Che" style="width:150px; height:150px; border-radius:50%; object-fit:cover; margin-bottom:10px;">
    <h1>Jin Che</h1>
    <p><strong>Curriculum Vitae</strong></p>
    <p>Email: <a href="mailto:jin.che@mail.utoronto.ca">jin.che@mail.utoronto.ca</a> | Phone: +1 778 323 9958</p>
    <p>LinkedIn: <a href="https://www.linkedin.com/in/jin-che-6a1277201/">https://www.linkedin.com/in/jin-che-6a1277201/</a> | GitHub: <a href="https://github.com/bcTornado608">https://github.com/bcTornado608</a></p>
</header>

<div class="section">
    <h2>Education</h2>
    <p><strong>Ph.D. in Electrical Engineering (Expected)</strong> – University of Toronto, Toronto, ON, Canada (2025-)</p>
    <p><strong>Bachelor of Applied Science in Electrical Engineering</strong> – University of Toronto, Toronto, ON, Canada (2020-2025), cGPA: 3.80/4.00</p>
</div>

<div class="section">
    <h2>Research Interest</h2>
    <p>Integrated Circuits; RF Circuit Design; Biomedical Electronics; Sensing</p>
</div>

<div class="section">
    <h2>Research Internships</h2>
    <h3>Research Assistant – Intelligent Sensory Microsystems Laboratory, University of Toronto (2024/05 - 2025/05)</h3>
    <p>Faculty Mentor: Prof. Roman Genov</p>
    <ul>
        <li>Designed, simulated, and tested advanced PCB systems, including wireless energy harvesting and neural stimulation.</li>
        <li>Developed control logic for a SAR ADC on FPGA and performed spike sorting with basic machine learning algorithms.</li>
        <li>Contributed to multiple research projects submitted to IEEE ISSCC, involving ADC designs and neural stimulation systems.</li>
    </ul>
</div>

<div class="section">
    <h2>Professional Experience</h2>
    <h3>ASIC Design Engineer, Intern – Advanced Micro Devices, Inc. (2023/05 - 2024/05)</h3>
    <p>Supervisor: Zehra Allabachayo</p>
    <ul>
        <li>Upgraded and maintained the debug bus and performance counter design in the PCIe transaction layer sub-IP.</li>
        <li>Managed clock domain crossing and lint violations to ensure smooth design operations.</li>
        <li>Initialized new project variants, debugging build failures, and making code and parameter adjustments.</li>
        <li>Optimized design infrastructure by updating components and improving power efficiency using power clamps.</li>
    </ul>
</div>

<div class="section">
    <h2>Projects</h2>
    <h3>Brainzoom</h3>
    <p>Intelligent Sensory Microsystems Laboratory, Ontario, Canada</p>
    <ul>
        <li>Designed COB (chip-on-board) for a next-generation ADC design specialized for brain activity recording.</li>
        <li>Led the assembly and testing of the boards, ensuring thorough validation of system functionality.</li>
    </ul>

    <h3>Netron</h3>
    <p>Intelligent Sensory Microsystems Laboratory, Ontario, Canada</p>
    <ul>
        <li>Designed and tested control logic for a SAR ADC on an FPGA board.</li>
        <li>Performed spike sorting using k-means clustering on neural data recorded with our custom-designed ADC.</li>
    </ul>

    <h3>PNS with Machine Learning Mediated Dynamic Power Supply</h3>
    <p>Intelligent Sensory Microsystems Laboratory, Ontario, Canada</p>
    <ul>
        <li>Led design and layout of the project from scratch, tested PCBs, and ran experiments on neural tissue.</li>
        <li>Programmed a microcontroller to learn voltage patterns across neural tissues using machine learning techniques.</li>
    </ul>
</div>

<div class="section">
    <h2>Publications</h2>
    <p><strong>Conference Paper (Peer Reviewed):</strong></p>
    <p>J. Xu, M. Kanchwala, M. Abdolrazzaghi, H. Cai, Y. Huang, J. Ma, C. Lim, L. Xu, S. Gong, W. Deng, Q. Deng, <strong>J. Che</strong>, S. Nag, et al., "Event-Based Spatially Zooming Neural Interface IC with 10nW/Input Reconfigurable-Inverter Fabric and Input-Adaptive Quantization." <em>IEEE ISSCC 2025</em>, Session 15.5, pp. 274–276, San Francisco, CA, USA, Feb 18 2025.</p>

    <p><strong>Journal Article (Peer Reviewed):</strong></p>
    <p>S. Nag, A. Remadevi, <strong>J. Che</strong>, M. Prytula, H. Xing, X. Xiao, et al., "Energy-Efficient Adaptive Neural Stimulator with Waveform Prediction by Sub-Threshold Interrogation of the Electrode-Tissue Interface." <em>IEEE Transactions on Biomedical Circuits and Systems</em>, vol. PP, no. 99, May 2025. DOI: 10.1109/TBCAS.2025.3570264.</p>
</div>

<div class="section">
    <h2>Scholarships & Awards</h2>
    <ul>
        <li>NSERC USRA Summer Award ($7,500) – 2024/04</li>
        <li>Edward S Rogers Sr. Admission Scholarship ($1,000) – 2020/10</li>
        <li>Faculty Of Applied Science And Engineering Admission Scholarship ($222) – 2020/10</li>
        <li>Wallberg Admission Scholarships ($5,000) – 2020/10</li>
    </ul>
</div>

<div class="section">
    <h2>Skills & Tools</h2>
    <p><strong>Tools:</strong> Cadence Virtuoso, Altium Designer, Intel Quartus Prime, AMD Vivado, Verdi, Spyglass Lint, Modelsim</p>
    <p><strong>Skills:</strong> IC Design and Layout, PCB Design, Signal Processing, Verilog, C, C++, Perl, Python, Java, ARM Assembly</p>
</div>

<footer>
    <p>&copy; 2025 Jin Che</p>
</footer>

</body>
</html>
