// Seed: 2059860918
module module_0 (
    input tri id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wor id_4
    , id_9,
    output uwire id_5,
    input tri0 id_6,
    output tri id_7
);
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output tri id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri0 id_5
    , id_25,
    input uwire id_6,
    input supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input tri id_10,
    output supply1 id_11,
    input tri0 id_12,
    input tri id_13,
    input supply0 id_14,
    input wor id_15,
    input tri1 id_16,
    output supply0 id_17,
    input tri0 id_18,
    input wand id_19,
    output wire id_20,
    input wire id_21,
    input tri0 id_22
    , id_26,
    input tri1 id_23
);
  wire id_27;
  id_28(
      .id_0(1), .id_1(1), .id_2(id_22), .id_3(1), .id_4(1'b0), .id_5(id_25[1'b0]), .id_6(id_11)
  ); module_0(
      id_8, id_22, id_16, id_4, id_6, id_4, id_13, id_20
  );
  wire id_29;
  generate
    assign id_11 = 1;
  endgenerate
endmodule
