# Chapter 9.4: Pentium Architecture

## ğŸ“š Chapter Overview

This chapter covers the Intel Pentium processor (P5), which introduced superscalar execution, dual pipelines, and branch prediction, representing a major leap in x86 performance.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Understand superscalar architecture principles
- Explain dual pipeline execution (U and V pipes)
- Describe branch prediction mechanisms
- Understand the 64-bit data bus
- Compare Pentium improvements over 80486

---

## 1. Pentium Architecture Overview

### 1.1 Basic Specifications

```
PENTIUM PROCESSOR SPECIFICATIONS
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                â”‚
â”‚   Year Introduced:     1993 (P5)                               â”‚
â”‚   Transistor Count:    3.1 Million                             â”‚
â”‚   Process Technology:  0.8 Âµm â†’ 0.35 Âµm                        â”‚
â”‚   Clock Speed:         60, 66, 75, 90, 100, 120, 133,          â”‚
â”‚                        150, 166, 200 MHz                       â”‚
â”‚                                                                â”‚
â”‚   Data Bus Width:      64 bits (internal 32-bit)               â”‚
â”‚   Address Bus Width:   32 bits                                 â”‚
â”‚   Physical Memory:     4 GB                                    â”‚
â”‚   Virtual Memory:      64 TB                                   â”‚
â”‚                                                                â”‚
â”‚   L1 Cache:           16 KB (8 KB Code + 8 KB Data)            â”‚
â”‚   On-chip FPU:        Yes, enhanced                            â”‚
â”‚   Pipelines:          2 (U-pipe and V-pipe) - Superscalar!     â”‚
â”‚   Pipeline Stages:    5 stages each                            â”‚
â”‚   Branch Prediction:  Yes, BTB                                 â”‚
â”‚   Package:            273-pin PGA, 296-pin SPGA                â”‚
â”‚                                                                â”‚
â”‚   Variants:                                                    â”‚
â”‚   - Pentium (P5):     Original                                 â”‚
â”‚   - Pentium (P54C):   Improved, 0.6 Âµm                         â”‚
â”‚   - Pentium MMX:      Multimedia extensions                    â”‚
â”‚   - Pentium OverDrive:Upgrade for 486 systems                  â”‚
â”‚                                                                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

MAJOR IMPROVEMENTS OVER 80486:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
âœ“ Superscalar - Two instructions per clock
âœ“ 64-bit external data bus (faster memory)
âœ“ Separate code and data caches (Harvard-style)
âœ“ Branch prediction with BTB
âœ“ Enhanced FPU (8Ã— faster than 486)
âœ“ Advanced paging (4 MB pages)
âœ“ System Management Mode (SMM) standard
âœ“ On-chip APIC for multiprocessing
âœ“ Performance monitoring counters
```

### 1.2 Block Diagram

```
PENTIUM INTERNAL ARCHITECTURE
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                              PENTIUM CPU                                     â”‚
â”‚                                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                        Bus Interface Unit                              â”‚ â”‚
â”‚  â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚ â”‚
â”‚  â”‚   â”‚ Address (32-bit) â”‚  â”‚ Data (64-bit)   â”‚  â”‚ Burst/Pipelined Bus  â”‚â”‚ â”‚
â”‚  â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                          â–²                â–²                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚  â”‚      CODE CACHE (8 KB)     â”‚  â”‚       DATA CACHE (8 KB)        â”‚         â”‚
â”‚  â”‚   2-way Set Associative    â”‚  â”‚   2-way Set Associative        â”‚         â”‚
â”‚  â”‚   32-byte line, Write-back â”‚  â”‚   32-byte line, Write-back     â”‚         â”‚
â”‚  â”‚   + MESI Protocol          â”‚  â”‚   + MESI Protocol              â”‚         â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                â”‚                                   â”‚                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚  â”‚                      PREFETCH BUFFERS                          â”‚         â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                                    â”‚                                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚  â”‚              BRANCH TARGET BUFFER (BTB) - 256 entries          â”‚         â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                                    â”‚                                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚  â”‚                    INSTRUCTION DECODE                          â”‚         â”‚
â”‚  â”‚             (Decodes 2 instructions per clock)                 â”‚         â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚             â”‚                                      â”‚                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚  â”‚     U-PIPELINE      â”‚            â”‚      V-PIPELINE             â”‚         â”‚
â”‚  â”‚    (Primary)        â”‚            â”‚     (Secondary)             â”‚         â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚            â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚         â”‚
â”‚  â”‚  â”‚ PF - Prefetch  â”‚ â”‚            â”‚  â”‚ PF - Prefetch  â”‚         â”‚         â”‚
â”‚  â”‚  â”‚ D1 - Decode 1  â”‚ â”‚            â”‚  â”‚ D1 - Decode 1  â”‚         â”‚         â”‚
â”‚  â”‚  â”‚ D2 - Decode 2  â”‚ â”‚            â”‚  â”‚ D2 - Decode 2  â”‚         â”‚         â”‚
â”‚  â”‚  â”‚ EX - Execute   â”‚ â”‚            â”‚  â”‚ EX - Execute   â”‚         â”‚         â”‚
â”‚  â”‚  â”‚ WB - Write Backâ”‚ â”‚            â”‚  â”‚ WB - Write Backâ”‚         â”‚         â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚            â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚         â”‚
â”‚  â”‚                     â”‚            â”‚                              â”‚         â”‚
â”‚  â”‚ All Instructions    â”‚            â”‚ Simple Instructions Only    â”‚         â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                â”‚                                    â”‚                        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚                      FLOATING POINT UNIT                         â”‚       â”‚
â”‚  â”‚   8-stage pipeline  â”‚  Pipelined Adder, Multiplier, Divider      â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚                    Control Unit + APIC                            â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                                                                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2. Superscalar Architecture

### 2.1 Dual Pipeline Design

```
DUAL PIPELINE EXECUTION
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

U-PIPELINE (Primary):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
â€¢ Executes ALL integer and FP instructions
â€¢ Can handle complex instructions
â€¢ Full 486-compatible execution

V-PIPELINE (Secondary):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
â€¢ Executes ONLY "simple" instructions
â€¢ Limited instruction set
â€¢ Must pair with U-pipe instruction

PAIRABLE INSTRUCTIONS (V-pipe):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
âœ“ MOV (register/memory)
âœ“ ADD, SUB, AND, OR, XOR
âœ“ INC, DEC
âœ“ PUSH, POP (register)
âœ“ LEA, NOP
âœ“ CMP, TEST
âœ“ Conditional jumps (JCC)

NOT PAIRABLE (U-pipe only):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
âœ— MUL, DIV, IMUL, IDIV
âœ— Shifts by CL
âœ— String instructions (MOVS, etc.)
âœ— Protected mode instructions
âœ— FP instructions (separate FP pipeline)

PAIRING RULES:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    INSTRUCTION PAIRING                           â”‚
â”‚                                                                  â”‚
â”‚  For two consecutive instructions to pair:                       â”‚
â”‚                                                                  â”‚
â”‚  1. Both must be simple (pairable)                               â”‚
â”‚  2. No data dependency (register/flag)                           â”‚
â”‚  3. No AGI stall (Address Generation Interlock)                  â”‚
â”‚  4. First instruction not a branch                               â”‚
â”‚  5. Both fit in same aligned 32-byte block                       â”‚
â”‚                                                                  â”‚
â”‚  Example - WILL PAIR:                                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                          â”‚
â”‚  â”‚ MOV EAX, [mem] â”‚ â”‚ ADD EBX, ECX   â”‚  â† No dependency         â”‚
â”‚  â”‚   (U-pipe)     â”‚ â”‚   (V-pipe)     â”‚                          â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                          â”‚
â”‚                                                                  â”‚
â”‚  Example - WILL NOT PAIR:                                        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                          â”‚
â”‚  â”‚ MOV EAX, [mem] â”‚ â”‚ ADD EAX, EBX   â”‚  â† Data dependency!      â”‚
â”‚  â”‚   (U-pipe)     â”‚ â”‚   (stall)      â”‚                          â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                          â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 2.2 Pipeline Execution

```
SUPERSCALAR EXECUTION IN ACTION
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

CODE SEQUENCE:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
1:  MOV EAX, [data1]   ; Load EAX
2:  ADD EBX, ECX       ; Add (no dependency - pairs!)
3:  MOV EDX, [data2]   ; Load EDX
4:  SUB ESI, EDI       ; Sub (no dependency - pairs!)
5:  INC EAX            ; Increment (depends on 1)
6:  DEC EBX            ; Decrement (depends on 2)

EXECUTION TIMELINE:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Clock:  â”‚  1  â”‚  2  â”‚  3  â”‚  4  â”‚  5  â”‚  6  â”‚  7  â”‚
â”â”â”â”â”â”â”â”â”¿â”â”â”â”â”â”¿â”â”â”â”â”â”¿â”â”â”â”â”â”¿â”â”â”â”â”â”¿â”â”â”â”â”â”¿â”â”â”â”â”â”¿â”â”â”â”â”â”¤
U-pipe: â”‚ 1-PFâ”‚ 1-D1â”‚ 1-D2â”‚ 1-EXâ”‚ 1-WBâ”‚     â”‚     â”‚
V-pipe: â”‚ 2-PFâ”‚ 2-D1â”‚ 2-D2â”‚ 2-EXâ”‚ 2-WBâ”‚     â”‚     â”‚
        â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
U-pipe: â”‚     â”‚ 3-PFâ”‚ 3-D1â”‚ 3-D2â”‚ 3-EXâ”‚ 3-WBâ”‚     â”‚
V-pipe: â”‚     â”‚ 4-PFâ”‚ 4-D1â”‚ 4-D2â”‚ 4-EXâ”‚ 4-WBâ”‚     â”‚
        â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
U-pipe: â”‚     â”‚     â”‚ 5-PFâ”‚ 5-D1â”‚ 5-D2â”‚ 5-EXâ”‚ 5-WBâ”‚
V-pipe: â”‚     â”‚     â”‚ 6-PFâ”‚ 6-D1â”‚ 6-D2â”‚ 6-EXâ”‚ 6-WBâ”‚

6 instructions in 7 clocks!
(Single pipeline would take 10+ clocks)

THEORETICAL PEAK: 2 instructions per clock (IPC = 2)
PRACTICAL AVERAGE: 1.5-1.8 IPC (due to dependencies, stalls)
```

---

## 3. Branch Prediction

### 3.1 Branch Target Buffer (BTB)

```
BRANCH PREDICTION MECHANISM
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

PURPOSE:
â”€â”€â”€â”€â”€â”€â”€
Predict branch outcomes to avoid pipeline stalls.
Wrong prediction = 3-4 cycle penalty (pipeline flush)

BRANCH TARGET BUFFER (BTB):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    BTB - 256 Entries                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ Entry â”‚ Valid â”‚ Branch Address â”‚ Target Address â”‚ History â”‚  â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚  â”‚   0   â”‚   1   â”‚   0040100C     â”‚   00401050     â”‚   11    â”‚  â”‚
â”‚  â”‚   1   â”‚   1   â”‚   00401234     â”‚   00401300     â”‚   10    â”‚  â”‚
â”‚  â”‚   2   â”‚   0   â”‚      -         â”‚       -        â”‚    -    â”‚  â”‚
â”‚  â”‚  ...  â”‚  ...  â”‚     ...        â”‚      ...       â”‚   ...   â”‚  â”‚
â”‚  â”‚  255  â”‚   1   â”‚   004015A0     â”‚   00401000     â”‚   11    â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

HISTORY BITS (2-bit Saturating Counter):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                 â”‚
â”‚   State Diagram:                                                â”‚
â”‚                                                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                        â”‚   â”‚
â”‚   â”‚   00 (Strongly Not Taken)                              â”‚   â”‚
â”‚   â”‚       â”‚                                                â”‚   â”‚
â”‚   â”‚       â”‚ Taken                                          â”‚   â”‚
â”‚   â”‚       â–¼                                                â”‚   â”‚
â”‚   â”‚   01 (Weakly Not Taken)                                â”‚   â”‚
â”‚   â”‚       â”‚                                                â”‚   â”‚
â”‚   â”‚       â”‚ Taken                                          â”‚   â”‚
â”‚   â”‚       â–¼                                                â”‚   â”‚
â”‚   â”‚   10 (Weakly Taken)      â—„â”€â”€â”€ PREDICTION THRESHOLD     â”‚   â”‚
â”‚   â”‚       â”‚                                                â”‚   â”‚
â”‚   â”‚       â”‚ Taken                                          â”‚   â”‚
â”‚   â”‚       â–¼                                                â”‚   â”‚
â”‚   â”‚   11 (Strongly Taken)                                  â”‚   â”‚
â”‚   â”‚                                                        â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                 â”‚
â”‚   Prediction: If bit 1 = 1, predict TAKEN                      â”‚
â”‚               If bit 1 = 0, predict NOT TAKEN                  â”‚
â”‚                                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 3.2 Branch Prediction Operation

```
BRANCH PREDICTION FLOW
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                     â”‚
â”‚   1. FETCH stage: Compare branch address with BTB                   â”‚
â”‚                                                                     â”‚
â”‚   2. IF BTB hit AND predicted TAKEN:                                â”‚
â”‚      â†’ Start fetching from target address                           â”‚
â”‚                                                                     â”‚
â”‚   3. IF BTB miss OR predicted NOT TAKEN:                            â”‚
â”‚      â†’ Continue sequential fetch                                    â”‚
â”‚                                                                     â”‚
â”‚   4. At EXECUTE stage: Actual branch outcome known                  â”‚
â”‚                                                                     â”‚
â”‚   5. IF prediction was CORRECT:                                     â”‚
â”‚      â†’ No penalty, update history                                   â”‚
â”‚                                                                     â”‚
â”‚   6. IF prediction was WRONG:                                       â”‚
â”‚      â†’ Flush pipeline (3-4 cycle penalty)                          â”‚
â”‚      â†’ Start fetch from correct address                             â”‚
â”‚      â†’ Update BTB with correct info                                 â”‚
â”‚                                                                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

PREDICTION ACCURACY:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Loop (back edge):     ~90% accurate
If-else (forward):    ~75% accurate
Function return:      ~90% (with RSB in later Pentiums)

Misprediction penalty: 3-4 clock cycles

OPTIMIZATION TIP:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

; Arrange code so likely path is fall-through
    CMP EAX, 0
    JZ  rare_case      ; Jump is rare (predict not taken)
    ; Common path here (no penalty)
    ...
rare_case:
    ; Rare path here
    ...
```

---

## 4. Cache System

### 4.1 Split L1 Cache

```
PENTIUM CACHE ARCHITECTURE
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

SPLIT CACHE DESIGN (Harvard-style):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
â”‚  â”‚    CODE CACHE (8 KB)    â”‚    â”‚    DATA CACHE (8 KB)    â”‚      â”‚
â”‚  â”‚                         â”‚    â”‚                         â”‚      â”‚
â”‚  â”‚  Instruction-only       â”‚    â”‚  Data read/write        â”‚      â”‚
â”‚  â”‚  2-way set associative  â”‚    â”‚  2-way set associative  â”‚      â”‚
â”‚  â”‚  32-byte line           â”‚    â”‚  32-byte line           â”‚      â”‚
â”‚  â”‚  Read-only              â”‚    â”‚  Write-back (MESI)      â”‚      â”‚
â”‚  â”‚  128 sets               â”‚    â”‚  128 sets               â”‚      â”‚
â”‚  â”‚                         â”‚    â”‚                         â”‚      â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
â”‚               â”‚                              â”‚                    â”‚
â”‚               â”‚ Instruction                  â”‚ Data               â”‚
â”‚               â”‚ Fetch                        â”‚ Load/Store         â”‚
â”‚               â–¼                              â–¼                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚  â”‚                 CPU Execution Units                          â”‚â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                                                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

ADVANTAGES OF SPLIT CACHE:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
1. Simultaneous instruction fetch + data access
2. No cache conflicts between code and data
3. Optimized for different access patterns
   - Code: Sequential, read-only
   - Data: Random, read/write

CACHE LINE STRUCTURE:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Valid â”‚      Tag          â”‚              Data (32 bytes)       â”‚
â”‚(1bit)â”‚    (20 bits)      â”‚                                    â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 4.2 MESI Cache Coherency

```
MESI PROTOCOL (For Multiprocessor Support)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

STATES:
â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚  M - MODIFIED                                                    â”‚
â”‚      â€¢ Data modified, only in this cache                         â”‚
â”‚      â€¢ Must write back before another processor reads            â”‚
â”‚      â€¢ Memory copy is stale                                      â”‚
â”‚                                                                  â”‚
â”‚  E - EXCLUSIVE                                                   â”‚
â”‚      â€¢ Data unmodified, only in this cache                       â”‚
â”‚      â€¢ Can transition to M without bus transaction               â”‚
â”‚      â€¢ Memory copy is valid                                      â”‚
â”‚                                                                  â”‚
â”‚  S - SHARED                                                      â”‚
â”‚      â€¢ Data unmodified, may be in other caches                   â”‚
â”‚      â€¢ Must broadcast on write (â†’ invalidate others)             â”‚
â”‚      â€¢ Memory copy is valid                                      â”‚
â”‚                                                                  â”‚
â”‚  I - INVALID                                                     â”‚
â”‚      â€¢ Cache line not valid                                      â”‚
â”‚      â€¢ Must fetch from memory or other cache                     â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

STATE TRANSITIONS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚                                         â”‚
        â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
        â”‚        â”Œâ”€â”€â”€â”€â–ºâ”‚     E     â”‚â—„â”€â”€â”€â”€â”       â”‚
        â”‚        â”‚     â”‚ Exclusive â”‚     â”‚       â”‚
        â”‚    Readâ”‚     â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜     â”‚Read   â”‚
        â”‚    Missâ”‚           â”‚Write      â”‚Miss   â”‚
        â”‚        â”‚           â–¼           â”‚(other)â”‚
   â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”   â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚  â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
   â”‚    I    â”‚â”€â”€â”€â”˜     â”‚     M     â”‚     â””â”€â”€â”‚    I    â”‚
   â”‚ Invalid â”‚         â”‚ Modified  â”‚        â”‚ Invalid â”‚
   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â”‚                    â”‚
        â”‚ Read Miss          â”‚ Snoop (other reads)
        â”‚ (shared)           â–¼
        â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚     S     â”‚
                       â”‚  Shared   â”‚
                       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 5. 64-Bit Data Bus

```
64-BIT EXTERNAL DATA BUS
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

ARCHITECTURE:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Internal: 32-bit registers and ALU (still 32-bit CPU!)
External: 64-bit data bus

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                    â”‚
â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚    â”‚                    PENTIUM CPU                            â”‚   â”‚
â”‚    â”‚                                                          â”‚   â”‚
â”‚    â”‚   32-bit Internal Data Paths                              â”‚   â”‚
â”‚    â”‚                                                          â”‚   â”‚
â”‚    â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚   â”‚
â”‚    â”‚   â”‚           64-bit Data Buffer                     â”‚   â”‚   â”‚
â”‚    â”‚   â”‚   Converts between 32-bit and 64-bit            â”‚   â”‚   â”‚
â”‚    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚   â”‚
â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                â”‚                                  â”‚
â”‚                                â”‚ 64 bits                          â”‚
â”‚                                â–¼                                  â”‚
â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚    â”‚                    MEMORY SUBSYSTEM                        â”‚ â”‚
â”‚    â”‚                                                           â”‚ â”‚
â”‚    â”‚   64-bit wide DRAM (2 Ã— 32-bit modules)                   â”‚ â”‚
â”‚    â”‚                                                           â”‚ â”‚
â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

BENEFITS:
â”€â”€â”€â”€â”€â”€â”€â”€
â€¢ Cache line fill (32 bytes) in 4 transfers instead of 8
â€¢ 2Ã— memory bandwidth at same clock speed
â€¢ Better burst mode efficiency (2-1-1-1 for 32 bytes)

TIMING COMPARISON:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

                    32-bit Bus     64-bit Bus
Cache line (32B):   8 transfers    4 transfers
Burst fill:         ~10 clocks     ~6 clocks
Bandwidth @ 66MHz:  ~264 MB/s      ~528 MB/s
```

---

## 6. Enhanced Features

### 6.1 Floating Point Unit

```
PENTIUM FPU IMPROVEMENTS
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

8-STAGE FPU PIPELINE:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   PF   â”‚â†’â”‚  D1    â”‚â†’â”‚  D2    â”‚â†’â”‚  E1    â”‚â†’â”‚  E2    â”‚â†’â”‚  WF    â”‚â†’â”‚  ER    â”‚â†’â”‚  WB    â”‚
â”‚Prefetchâ”‚ â”‚Decode1 â”‚ â”‚Decode2 â”‚ â”‚Execute1â”‚ â”‚Execute2â”‚ â”‚FP Wait â”‚ â”‚Error   â”‚ â”‚Write   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜

FPU EXECUTION UNITS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                      FPU Pipeline                                â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚ â€¢ Pipelined Adder (3-cycle latency)                        â”‚ â”‚
â”‚  â”‚ â€¢ Pipelined Multiplier (3-cycle latency)                   â”‚ â”‚
â”‚  â”‚ â€¢ Hardware Divider                                         â”‚ â”‚
â”‚  â”‚ â€¢ Hardware Square Root                                     â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

PERFORMANCE COMPARISON:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Instruction  â”‚ 486DX   â”‚ Pentium  â”‚ Speedup
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€
FADD         â”‚ 8-20    â”‚  3       â”‚  3-7Ã—
FMUL         â”‚ 16      â”‚  3       â”‚  5Ã—
FDIV         â”‚ 73      â”‚  39      â”‚  2Ã—
FSQRT        â”‚ 83-87   â”‚  70      â”‚  1.2Ã—
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€

Note: Pentium FPU can overlap multiply and add!
```

### 6.2 New Features

```
ADDITIONAL PENTIUM FEATURES
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

1. 4 MB PAGES (Page Size Extension):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
â€¢ CR4.PSE bit enables
â€¢ For mapping large regions (kernel, buffers)
â€¢ Reduces TLB misses

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Linear Address with 4 MB Pages:                               â”‚
â”‚                                                                â”‚
â”‚  Bit 31          22 21                                   0     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚   Directory     â”‚              Offset (22 bits)        â”‚    â”‚
â”‚  â”‚   (10 bits)     â”‚              4 MB page               â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

2. PERFORMANCE MONITORING:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
â€¢ Model-Specific Registers (MSRs)
â€¢ Two 40-bit counters
â€¢ Can count: cache hits/misses, branches, etc.

RDMSR  ; Read MSR (ECX = MSR#, EDX:EAX = value)
WRMSR  ; Write MSR
RDTSC  ; Read Time Stamp Counter (cycles since reset)
RDPMC  ; Read Performance Monitoring Counter (Pentium Pro+)

3. MACHINE CHECK EXCEPTION:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
â€¢ Exception #18
â€¢ For hardware error reporting
â€¢ ECC memory errors, bus errors

4. APIC (Advanced PIC):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
â€¢ On-chip for multiprocessor support
â€¢ Inter-processor interrupts
â€¢ Local timer interrupt

5. DEBUG EXTENSIONS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
â€¢ Breakpoint on I/O access
â€¢ Enhanced debug registers
```

---

## 7. Pentium MMX

```
PENTIUM MMX (1997)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

SPECIFICATIONS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
â€¢ 4.5 million transistors
â€¢ Same superscalar architecture
â€¢ 166, 200, 233 MHz
â€¢ 32 KB L1 cache (16 KB + 16 KB)
â€¢ 57 new MMX instructions

MMX REGISTERS (Aliased on FPU):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

        63                                  0
       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  MM0  â”‚                                     â”‚ = FP ST(0)
       â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
  MM1  â”‚                                     â”‚ = FP ST(1)
       â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
  ...  â”‚                                     â”‚
       â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
  MM7  â”‚                                     â”‚ = FP ST(7)
       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                64-bit MMX registers

DATA TYPES:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  8 Ã— 8-bit bytes    (packed bytes)                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”                     â”‚
â”‚  â”‚ B7 â”‚ B6 â”‚ B5 â”‚ B4 â”‚ B3 â”‚ B2 â”‚ B1 â”‚ B0 â”‚                     â”‚
â”‚  â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜                     â”‚
â”‚                                                                 â”‚
â”‚  4 Ã— 16-bit words   (packed words)                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚  â”‚    W3    â”‚    W2    â”‚    W1    â”‚    W0    â”‚                 â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚
â”‚                                                                 â”‚
â”‚  2 Ã— 32-bit doublewords (packed dwords)                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚  â”‚         D1           â”‚         D0           â”‚               â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                                                                 â”‚
â”‚  1 Ã— 64-bit quadword                                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚  â”‚                    Q0                        â”‚               â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

MMX INSTRUCTION CATEGORIES:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â€¢ Arithmetic: PADDB, PADDW, PADDD, PSUBB, PMULLW, PMADDWD
â€¢ Comparison: PCMPEQB, PCMPGTW
â€¢ Logical: PAND, POR, PXOR
â€¢ Shift: PSLLW, PSRLW, PSRAW
â€¢ Pack/Unpack: PACKSSWB, PUNPCKLBW
â€¢ Data Transfer: MOVD, MOVQ

EXAMPLE - Image Brightening:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

; Add 10 to 8 pixels simultaneously
MOVQ MM0, [image_ptr]     ; Load 8 pixels
MOVQ MM1, brightness_val  ; 10,10,10,10,10,10,10,10
PADDUSB MM0, MM1          ; Add with unsigned saturation
MOVQ [image_ptr], MM0     ; Store 8 pixels

; "US" = Unsigned Saturation (clamps to 255, doesn't wrap)
```

---

## ğŸ“‹ Summary Table

| Feature | 80486 | Pentium |
|---------|-------|---------|
| Transistors | 1.2M | 3.1M |
| Clock Speed | 25-100 MHz | 60-200 MHz |
| Pipelines | 1 | 2 (Superscalar) |
| IPC (Peak) | 1 | 2 |
| L1 Cache | 8 KB Unified | 16 KB Split |
| Data Bus | 32-bit | 64-bit |
| Branch Predict | No | Yes (BTB) |
| Cache Protocol | - | MESI |
| MMX | No | Optional (MMX) |

---

## â“ Quick Revision Questions

1. **What makes Pentium "superscalar"?**
   <details>
   <summary>Show Answer</summary>
   Pentium has two execution pipelines (U and V) that can execute two instructions simultaneously. When instructions can be paired (no dependencies, both simple), it achieves up to 2 instructions per clock cycle, doubling throughput vs single-pipeline 486.
   </details>

2. **Why did Pentium use a split L1 cache?**
   <details>
   <summary>Show Answer</summary>
   Split cache allows simultaneous instruction fetch and data access (Harvard-style). Code cache is read-only and optimized for sequential access, data cache handles read/write. Eliminates conflicts between code and data access.
   </details>

3. **How does the BTB improve performance?**
   <details>
   <summary>Show Answer</summary>
   Branch Target Buffer predicts branch outcomes and targets before execution. If prediction is correct, pipeline continues without stall. Wrong prediction causes 3-4 cycle flush penalty. 2-bit history provides ~80-90% accuracy for loops.
   </details>

4. **What is MESI protocol used for?**
   <details>
   <summary>Show Answer</summary>
   MESI (Modified, Exclusive, Shared, Invalid) maintains cache coherency in multiprocessor systems. Each cache line has a state. When one CPU writes, it invalidates copies in other caches. Ensures all CPUs see consistent memory.
   </details>

5. **What are MMX registers and why are they aliased?**
   <details>
   <summary>Show Answer</summary>
   MMX registers (MM0-MM7) are 64-bit for SIMD operations. They're aliased on x87 FPU registers to avoid adding new architectural state (OS compatibility). This means you can't mix MMX and FP code without EMMS instruction to clear.
   </details>

6. **Why does Pentium have a 64-bit data bus but 32-bit registers?**
   <details>
   <summary>Show Answer</summary>
   64-bit external bus doubles memory bandwidth for cache fills (32-byte line in 4 transfers vs 8). Internal 32-bit maintains x86 compatibility. The bus interface unit converts between them. This doesn't change the 32-bit ISA.
   </details>

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [9.3 80486 Processor](03-80486-processor.md) | [Unit 9 Index](README.md) | [9.5 ARM Architecture](05-arm-architecture.md) |

---

*[â† Previous: 80486 Processor](03-80486-processor.md) | [Next: ARM Architecture â†’](05-arm-architecture.md)*
