#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x178b140 .scope module, "Bitslice" "Bitslice" 2 121;
 .timescale -9 -12;
v0x17ba940_0 .net "A", 0 0, C4<z>; 0 drivers
v0x17ba9e0_0 .net "AddSubSLTSum", 0 0, C4<z>; 0 drivers
v0x17baa80_0 .net "AddSumSLTSum", 0 0, L_0x17de9e0; 1 drivers
v0x17bab90_0 .net "AndNandOut", 0 0, L_0x17e06b0; 1 drivers
v0x17baca0_0 .net "B", 0 0, C4<z>; 0 drivers
v0x17badb0_0 .net "Cmd0Start", 0 0, L_0x17e0ee0; 1 drivers
v0x17bae30_0 .net "Cmd1Start", 0 0, L_0x17e1910; 1 drivers
v0x17baeb0_0 .net "Command", 2 0, C4<zzz>; 0 drivers
v0x17baf30_0 .net "OneBitFinalOut", 0 0, L_0x17e2070; 1 drivers
v0x17bafb0_0 .net "OrNorXorOut", 0 0, L_0x17dfe00; 1 drivers
v0x17bb030_0 .net "carryin", 0 0, C4<z>; 0 drivers
v0x17bb0b0_0 .net "carryout", 0 0, L_0x17ded90; 1 drivers
v0x17bb130_0 .net "subtract", 0 0, L_0x17de6b0; 1 drivers
L_0x17e10c0 .part C4<zzz>, 0, 1;
L_0x17e11f0 .part C4<zzz>, 1, 1;
L_0x17e1af0 .part C4<zzz>, 0, 1;
L_0x17e1c20 .part C4<zzz>, 1, 1;
L_0x17e21a0 .part C4<zzz>, 2, 1;
S_0x17b98e0 .scope module, "rottenpotato" "MiddleAddSubSLT" 2 147, 2 95, S_0x178b140;
 .timescale -9 -12;
L_0x17d9050/d .functor NOT 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x17d9050 .delay (10000,10000,10000) L_0x17d9050/d;
L_0x17de550/d .functor NOT 1, L_0x17de610, C4<0>, C4<0>, C4<0>;
L_0x17de550 .delay (10000,10000,10000) L_0x17de550/d;
L_0x17de6b0/d .functor AND 1, L_0x17de7f0, L_0x17de550, C4<1>, C4<1>;
L_0x17de6b0 .delay (20000,20000,20000) L_0x17de6b0/d;
L_0x17de890/d .functor XOR 1, C4<z>, L_0x17de250, C4<0>, C4<0>;
L_0x17de890 .delay (40000,40000,40000) L_0x17de890/d;
L_0x17de9e0/d .functor XOR 1, L_0x17de890, C4<z>, C4<0>, C4<0>;
L_0x17de9e0 .delay (40000,40000,40000) L_0x17de9e0/d;
L_0x17deb40/d .functor AND 1, C4<z>, L_0x17de250, C4<1>, C4<1>;
L_0x17deb40 .delay (20000,20000,20000) L_0x17deb40/d;
L_0x17decd0/d .functor AND 1, L_0x17de890, C4<z>, C4<1>, C4<1>;
L_0x17decd0 .delay (20000,20000,20000) L_0x17decd0/d;
L_0x17ded90/d .functor OR 1, L_0x17deb40, L_0x17decd0, C4<0>, C4<0>;
L_0x17ded90 .delay (20000,20000,20000) L_0x17ded90/d;
v0x17b9e60_0 .alias "A", 0 0, v0x17ba940_0;
v0x17b9f50_0 .net "AandB", 0 0, L_0x17deb40; 1 drivers
v0x17b9ff0_0 .alias "AddSubSLTSum", 0 0, v0x17baa80_0;
v0x17ba070_0 .net "AxorB", 0 0, L_0x17de890; 1 drivers
v0x17ba0f0_0 .alias "B", 0 0, v0x17baca0_0;
v0x17ba170_0 .net "BornB", 0 0, L_0x17de250; 1 drivers
v0x17ba230_0 .net "CINandAxorB", 0 0, L_0x17decd0; 1 drivers
v0x17ba2b0_0 .alias "Command", 2 0, v0x17baeb0_0;
v0x17ba3d0_0 .net *"_s3", 0 0, L_0x17de610; 1 drivers
v0x17ba470_0 .net *"_s5", 0 0, L_0x17de7f0; 1 drivers
v0x17ba570_0 .alias "carryin", 0 0, v0x17bb030_0;
v0x17ba610_0 .alias "carryout", 0 0, v0x17bb0b0_0;
v0x17ba720_0 .net "nB", 0 0, L_0x17d9050; 1 drivers
v0x17ba7a0_0 .net "nCmd2", 0 0, L_0x17de550; 1 drivers
v0x17ba8a0_0 .alias "subtract", 0 0, v0x17bb130_0;
L_0x17de420 .part C4<zzz>, 0, 1;
L_0x17de610 .part C4<zzz>, 2, 1;
L_0x17de7f0 .part C4<zzz>, 0, 1;
S_0x17b99d0 .scope module, "mux0" "TwoInMux" 2 111, 2 8, S_0x17b98e0;
 .timescale -9 -12;
L_0x17ddf70/d .functor NOT 1, L_0x17de420, C4<0>, C4<0>, C4<0>;
L_0x17ddf70 .delay (10000,10000,10000) L_0x17ddf70/d;
L_0x17de030/d .functor AND 1, C4<z>, L_0x17ddf70, C4<1>, C4<1>;
L_0x17de030 .delay (20000,20000,20000) L_0x17de030/d;
L_0x17de140/d .functor AND 1, L_0x17d9050, L_0x17de420, C4<1>, C4<1>;
L_0x17de140 .delay (20000,20000,20000) L_0x17de140/d;
L_0x17de250/d .functor OR 1, L_0x17de030, L_0x17de140, C4<0>, C4<0>;
L_0x17de250 .delay (20000,20000,20000) L_0x17de250/d;
v0x17b9ac0_0 .net "S", 0 0, L_0x17de420; 1 drivers
v0x17b9b40_0 .alias "in0", 0 0, v0x17baca0_0;
v0x17b9bc0_0 .alias "in1", 0 0, v0x17ba720_0;
v0x17b9c40_0 .net "nS", 0 0, L_0x17ddf70; 1 drivers
v0x17b9cc0_0 .net "out0", 0 0, L_0x17de030; 1 drivers
v0x17b9d40_0 .net "out1", 0 0, L_0x17de140; 1 drivers
v0x17b9dc0_0 .alias "outfinal", 0 0, v0x17ba170_0;
S_0x17b85f0 .scope module, "idahopotato" "OrNorXor" 2 148, 2 70, S_0x178b140;
 .timescale -9 -12;
L_0x17def10/d .functor NOR 1, C4<z>, C4<z>, C4<0>, C4<0>;
L_0x17def10 .delay (10000,10000,10000) L_0x17def10/d;
L_0x17df070/d .functor NOT 1, L_0x17def10, C4<0>, C4<0>, C4<0>;
L_0x17df070 .delay (10000,10000,10000) L_0x17df070/d;
L_0x17df1a0/d .functor NAND 1, C4<z>, C4<z>, C4<1>, C4<1>;
L_0x17df1a0 .delay (10000,10000,10000) L_0x17df1a0/d;
L_0x17df330/d .functor NAND 1, L_0x17df1a0, L_0x17df070, C4<1>, C4<1>;
L_0x17df330 .delay (10000,10000,10000) L_0x17df330/d;
L_0x17df420/d .functor NOT 1, L_0x17df330, C4<0>, C4<0>, C4<0>;
L_0x17df420 .delay (10000,10000,10000) L_0x17df420/d;
v0x17b91a0_0 .alias "A", 0 0, v0x17ba940_0;
v0x17b9250_0 .net "AnandB", 0 0, L_0x17df1a0; 1 drivers
v0x17b92d0_0 .net "AnorB", 0 0, L_0x17def10; 1 drivers
v0x17b9380_0 .net "AorB", 0 0, L_0x17df070; 1 drivers
v0x17b9460_0 .net "AxorB", 0 0, L_0x17df420; 1 drivers
v0x17b9510_0 .alias "B", 0 0, v0x17baca0_0;
v0x17b95d0_0 .alias "Command", 2 0, v0x17baeb0_0;
v0x17b9680_0 .alias "OrNorXorOut", 0 0, v0x17bafb0_0;
v0x17b97e0_0 .net "XorNor", 0 0, L_0x17df880; 1 drivers
v0x17b9860_0 .net "nXor", 0 0, L_0x17df330; 1 drivers
L_0x17dfa00 .part C4<zzz>, 2, 1;
L_0x17dff80 .part C4<zzz>, 0, 1;
S_0x17b8c30 .scope module, "mux0" "TwoInMux" 2 89, 2 8, S_0x17b85f0;
 .timescale -9 -12;
L_0x17df560/d .functor NOT 1, L_0x17dfa00, C4<0>, C4<0>, C4<0>;
L_0x17df560 .delay (10000,10000,10000) L_0x17df560/d;
L_0x17df620/d .functor AND 1, L_0x17df420, L_0x17df560, C4<1>, C4<1>;
L_0x17df620 .delay (20000,20000,20000) L_0x17df620/d;
L_0x17df730/d .functor AND 1, L_0x17def10, L_0x17dfa00, C4<1>, C4<1>;
L_0x17df730 .delay (20000,20000,20000) L_0x17df730/d;
L_0x17df880/d .functor OR 1, L_0x17df620, L_0x17df730, C4<0>, C4<0>;
L_0x17df880 .delay (20000,20000,20000) L_0x17df880/d;
v0x17b8d20_0 .net "S", 0 0, L_0x17dfa00; 1 drivers
v0x17b8de0_0 .alias "in0", 0 0, v0x17b9460_0;
v0x17b8e80_0 .alias "in1", 0 0, v0x17b92d0_0;
v0x17b8f20_0 .net "nS", 0 0, L_0x17df560; 1 drivers
v0x17b8fa0_0 .net "out0", 0 0, L_0x17df620; 1 drivers
v0x17b9040_0 .net "out1", 0 0, L_0x17df730; 1 drivers
v0x17b9120_0 .alias "outfinal", 0 0, v0x17b97e0_0;
S_0x17b86e0 .scope module, "mux1" "TwoInMux" 2 90, 2 8, S_0x17b85f0;
 .timescale -9 -12;
L_0x17dfaa0/d .functor NOT 1, L_0x17dff80, C4<0>, C4<0>, C4<0>;
L_0x17dfaa0 .delay (10000,10000,10000) L_0x17dfaa0/d;
L_0x17dfb60/d .functor AND 1, L_0x17df880, L_0x17dfaa0, C4<1>, C4<1>;
L_0x17dfb60 .delay (20000,20000,20000) L_0x17dfb60/d;
L_0x17dfcb0/d .functor AND 1, L_0x17df070, L_0x17dff80, C4<1>, C4<1>;
L_0x17dfcb0 .delay (20000,20000,20000) L_0x17dfcb0/d;
L_0x17dfe00/d .functor OR 1, L_0x17dfb60, L_0x17dfcb0, C4<0>, C4<0>;
L_0x17dfe00 .delay (20000,20000,20000) L_0x17dfe00/d;
v0x17b87d0_0 .net "S", 0 0, L_0x17dff80; 1 drivers
v0x17b8870_0 .alias "in0", 0 0, v0x17b97e0_0;
v0x17b8910_0 .alias "in1", 0 0, v0x17b9380_0;
v0x17b89b0_0 .net "nS", 0 0, L_0x17dfaa0; 1 drivers
v0x17b8a30_0 .net "out0", 0 0, L_0x17dfb60; 1 drivers
v0x17b8ad0_0 .net "out1", 0 0, L_0x17dfcb0; 1 drivers
v0x17b8bb0_0 .alias "outfinal", 0 0, v0x17bafb0_0;
S_0x17b7c50 .scope module, "sweetpotato" "AndNand" 2 149, 2 53, S_0x178b140;
 .timescale -9 -12;
L_0x17de4c0/d .functor NAND 1, C4<z>, C4<z>, C4<1>, C4<1>;
L_0x17de4c0 .delay (10000,10000,10000) L_0x17de4c0/d;
L_0x17e0260/d .functor NOT 1, L_0x17de4c0, C4<0>, C4<0>, C4<0>;
L_0x17e0260 .delay (10000,10000,10000) L_0x17e0260/d;
v0x17b8270_0 .alias "A", 0 0, v0x17ba940_0;
v0x17b8330_0 .net "AandB", 0 0, L_0x17e0260; 1 drivers
v0x17b83b0_0 .net "AnandB", 0 0, L_0x17de4c0; 1 drivers
v0x17b8430_0 .alias "AndNandOut", 0 0, v0x17bab90_0;
v0x17b84b0_0 .alias "B", 0 0, v0x17baca0_0;
v0x17b8530_0 .alias "Command", 2 0, v0x17baeb0_0;
L_0x17e0830 .part C4<zzz>, 0, 1;
S_0x17b7d40 .scope module, "potato" "TwoInMux" 2 66, 2 8, S_0x17b7c50;
 .timescale -9 -12;
L_0x17e0390/d .functor NOT 1, L_0x17e0830, C4<0>, C4<0>, C4<0>;
L_0x17e0390 .delay (10000,10000,10000) L_0x17e0390/d;
L_0x17e0450/d .functor AND 1, L_0x17e0260, L_0x17e0390, C4<1>, C4<1>;
L_0x17e0450 .delay (20000,20000,20000) L_0x17e0450/d;
L_0x17e0560/d .functor AND 1, L_0x17de4c0, L_0x17e0830, C4<1>, C4<1>;
L_0x17e0560 .delay (20000,20000,20000) L_0x17e0560/d;
L_0x17e06b0/d .functor OR 1, L_0x17e0450, L_0x17e0560, C4<0>, C4<0>;
L_0x17e06b0 .delay (20000,20000,20000) L_0x17e06b0/d;
v0x17b7e30_0 .net "S", 0 0, L_0x17e0830; 1 drivers
v0x17b7ef0_0 .alias "in0", 0 0, v0x17b8330_0;
v0x17b7f90_0 .alias "in1", 0 0, v0x17b83b0_0;
v0x17b8030_0 .net "nS", 0 0, L_0x17e0390; 1 drivers
v0x17b80b0_0 .net "out0", 0 0, L_0x17e0450; 1 drivers
v0x17b8150_0 .net "out1", 0 0, L_0x17e0560; 1 drivers
v0x17b81f0_0 .alias "outfinal", 0 0, v0x17bab90_0;
S_0x17b7290 .scope module, "ZeroMux" "FourInMux" 2 151, 2 29, S_0x178b140;
 .timescale -9 -12;
L_0x17e08d0/d .functor NOT 1, L_0x17e10c0, C4<0>, C4<0>, C4<0>;
L_0x17e08d0 .delay (10000,10000,10000) L_0x17e08d0/d;
L_0x17e0990/d .functor NOT 1, L_0x17e11f0, C4<0>, C4<0>, C4<0>;
L_0x17e0990 .delay (10000,10000,10000) L_0x17e0990/d;
L_0x17e0a50/d .functor NAND 1, L_0x17e08d0, L_0x17e0990, L_0x17de9e0, C4<1>;
L_0x17e0a50 .delay (10000,10000,10000) L_0x17e0a50/d;
L_0x17e0b90/d .functor NAND 1, L_0x17e10c0, L_0x17e0990, L_0x17de9e0, C4<1>;
L_0x17e0b90 .delay (10000,10000,10000) L_0x17e0b90/d;
L_0x17e0c80/d .functor NAND 1, L_0x17e08d0, L_0x17e11f0, L_0x17dfe00, C4<1>;
L_0x17e0c80 .delay (10000,10000,10000) L_0x17e0c80/d;
L_0x17e0d70/d .functor NAND 1, L_0x17e10c0, L_0x17e11f0, L_0x17de9e0, C4<1>;
L_0x17e0d70 .delay (10000,10000,10000) L_0x17e0d70/d;
L_0x17e0ee0/d .functor NAND 1, L_0x17e0a50, L_0x17e0b90, L_0x17e0c80, L_0x17e0d70;
L_0x17e0ee0 .delay (10000,10000,10000) L_0x17e0ee0/d;
v0x17b7380_0 .net "S0", 0 0, L_0x17e10c0; 1 drivers
v0x17b7440_0 .net "S1", 0 0, L_0x17e11f0; 1 drivers
v0x17b74e0_0 .alias "in0", 0 0, v0x17baa80_0;
v0x17b7580_0 .alias "in1", 0 0, v0x17baa80_0;
v0x17b7660_0 .alias "in2", 0 0, v0x17bafb0_0;
v0x17b76e0_0 .alias "in3", 0 0, v0x17baa80_0;
v0x17b77b0_0 .net "nS0", 0 0, L_0x17e08d0; 1 drivers
v0x17b7830_0 .net "nS1", 0 0, L_0x17e0990; 1 drivers
v0x17b7900_0 .alias "out", 0 0, v0x17badb0_0;
v0x17b7980_0 .net "out0", 0 0, L_0x17e0a50; 1 drivers
v0x17b7a00_0 .net "out1", 0 0, L_0x17e0b90; 1 drivers
v0x17b7aa0_0 .net "out2", 0 0, L_0x17e0c80; 1 drivers
v0x17b7bb0_0 .net "out3", 0 0, L_0x17e0d70; 1 drivers
S_0x17b6880 .scope module, "OneMux" "FourInMux" 2 152, 2 29, S_0x178b140;
 .timescale -9 -12;
L_0x17e1320/d .functor NOT 1, L_0x17e1af0, C4<0>, C4<0>, C4<0>;
L_0x17e1320 .delay (10000,10000,10000) L_0x17e1320/d;
L_0x17e13e0/d .functor NOT 1, L_0x17e1c20, C4<0>, C4<0>, C4<0>;
L_0x17e13e0 .delay (10000,10000,10000) L_0x17e13e0/d;
L_0x17e14a0/d .functor NAND 1, L_0x17e1320, L_0x17e13e0, L_0x17e06b0, C4<1>;
L_0x17e14a0 .delay (10000,10000,10000) L_0x17e14a0/d;
L_0x17e1540/d .functor NAND 1, L_0x17e1af0, L_0x17e13e0, L_0x17e06b0, C4<1>;
L_0x17e1540 .delay (10000,10000,10000) L_0x17e1540/d;
L_0x17e1630/d .functor NAND 1, L_0x17e1320, L_0x17e1c20, L_0x17dfe00, C4<1>;
L_0x17e1630 .delay (10000,10000,10000) L_0x17e1630/d;
L_0x17e1800/d .functor NAND 1, L_0x17e1af0, L_0x17e1c20, L_0x17dfe00, C4<1>;
L_0x17e1800 .delay (10000,10000,10000) L_0x17e1800/d;
L_0x17e1910/d .functor NAND 1, L_0x17e14a0, L_0x17e1540, L_0x17e1630, L_0x17e1800;
L_0x17e1910 .delay (10000,10000,10000) L_0x17e1910/d;
v0x17b6970_0 .net "S0", 0 0, L_0x17e1af0; 1 drivers
v0x17b6a30_0 .net "S1", 0 0, L_0x17e1c20; 1 drivers
v0x17b6ad0_0 .alias "in0", 0 0, v0x17bab90_0;
v0x17b6b70_0 .alias "in1", 0 0, v0x17bab90_0;
v0x17b6c20_0 .alias "in2", 0 0, v0x17bafb0_0;
v0x17b6ca0_0 .alias "in3", 0 0, v0x17bafb0_0;
v0x17b6d60_0 .net "nS0", 0 0, L_0x17e1320; 1 drivers
v0x17b6de0_0 .net "nS1", 0 0, L_0x17e13e0; 1 drivers
v0x17b6eb0_0 .alias "out", 0 0, v0x17bae30_0;
v0x17b6f60_0 .net "out0", 0 0, L_0x17e14a0; 1 drivers
v0x17b7040_0 .net "out1", 0 0, L_0x17e1540; 1 drivers
v0x17b70e0_0 .net "out2", 0 0, L_0x17e1630; 1 drivers
v0x17b71f0_0 .net "out3", 0 0, L_0x17e1800; 1 drivers
S_0x1767cd0 .scope module, "TwoMux" "TwoInMux" 2 153, 2 8, S_0x178b140;
 .timescale -9 -12;
L_0x17e1d50/d .functor NOT 1, L_0x17e21a0, C4<0>, C4<0>, C4<0>;
L_0x17e1d50 .delay (10000,10000,10000) L_0x17e1d50/d;
L_0x17e1df0/d .functor AND 1, L_0x17e0ee0, L_0x17e1d50, C4<1>, C4<1>;
L_0x17e1df0 .delay (20000,20000,20000) L_0x17e1df0/d;
L_0x17e1f20/d .functor AND 1, L_0x17e1910, L_0x17e21a0, C4<1>, C4<1>;
L_0x17e1f20 .delay (20000,20000,20000) L_0x17e1f20/d;
L_0x17e2070/d .functor OR 1, L_0x17e1df0, L_0x17e1f20, C4<0>, C4<0>;
L_0x17e2070 .delay (20000,20000,20000) L_0x17e2070/d;
v0x16fba40_0 .net "S", 0 0, L_0x17e21a0; 1 drivers
v0x17b6470_0 .alias "in0", 0 0, v0x17badb0_0;
v0x17b6510_0 .alias "in1", 0 0, v0x17bae30_0;
v0x17b65b0_0 .net "nS", 0 0, L_0x17e1d50; 1 drivers
v0x17b6660_0 .net "out0", 0 0, L_0x17e1df0; 1 drivers
v0x17b6700_0 .net "out1", 0 0, L_0x17e1f20; 1 drivers
v0x17b67e0_0 .alias "outfinal", 0 0, v0x17baf30_0;
S_0x1782ed0 .scope module, "test32Adder" "test32Adder" 3 5;
 .timescale -9 -12;
P_0x171d108 .param/l "size" 3 7, +C4<0100>;
v0x17dd890_0 .var "A", 3 0;
RS_0x7ff970b2c6f8/0/0 .resolv tri, L_0x17e33e0, L_0x17e4ad0, L_0x17e6010, L_0x17e7610;
RS_0x7ff970b2c6f8/0/4 .resolv tri, L_0x17f8a00, L_0x17f9e20, L_0x17fb220, L_0x17fc800;
RS_0x7ff970b2c6f8 .resolv tri, RS_0x7ff970b2c6f8/0/0, RS_0x7ff970b2c6f8/0/4, C4<zzzz>, C4<zzzz>;
v0x17dd910_0 .net8 "AddSubSLTSum", 3 0, RS_0x7ff970b2c6f8; 8 drivers
RS_0x7ff970b2b948/0/0 .resolv tri, L_0x17e9460, L_0x17e9e50, L_0x17ea8e0, L_0x17eb340;
RS_0x7ff970b2b948/0/4 .resolv tri, L_0x17fe630, L_0x17ff0a0, L_0x17ffb10, L_0x1800670;
RS_0x7ff970b2b948 .resolv tri, RS_0x7ff970b2b948/0/0, RS_0x7ff970b2b948/0/4, C4<zzzz>, C4<zzzz>;
v0x17dd990_0 .net8 "AndNandOut", 3 0, RS_0x7ff970b2b948; 8 drivers
v0x17dda10_0 .var "B", 3 0;
v0x17dda90_0 .var "Command", 2 0;
RS_0x7ff970b2cb48 .resolv tri, L_0x17f25a0, L_0x17f4f80, L_0x17f7790, L_0x1807460;
v0x17ddb10_0 .net8 "OneBitFinalOut", 3 0, RS_0x7ff970b2cb48; 4 drivers
RS_0x7ff970b2b258/0/0 .resolv tri, L_0x17ec700, L_0x17edc60, L_0x17eef60, L_0x17f0250;
RS_0x7ff970b2b258/0/4 .resolv tri, L_0x18019c0, L_0x1802cc0, L_0x1803fc0, L_0x18052b0;
RS_0x7ff970b2b258 .resolv tri, RS_0x7ff970b2b258/0/0, RS_0x7ff970b2b258/0/4, C4<zzzz>, C4<zzzz>;
v0x17ddb90_0 .net8 "OrNorXorOut", 3 0, RS_0x7ff970b2b258; 8 drivers
RS_0x7ff970b2c7b8 .resolv tri, L_0x17e8c40, L_0x17fdcd0, C4<z>, C4<z>;
v0x17ddc10_0 .net8 "SLTflag", 0 0, RS_0x7ff970b2c7b8; 2 drivers
v0x17ddc90_0 .var "carryin", 3 0;
RS_0x7ff970b2c9f8 .resolv tri, L_0x17e36c0, L_0x17fcb80, C4<z>, C4<z>;
v0x17ddd10_0 .net8 "carryout", 0 0, RS_0x7ff970b2c9f8; 2 drivers
RS_0x7ff970b2ca88 .resolv tri, L_0x17e7f10, L_0x17fcff0, C4<z>, C4<z>;
v0x17ddd90_0 .net8 "overflow", 0 0, RS_0x7ff970b2ca88; 2 drivers
RS_0x7ff970b2cab8/0/0 .resolv tri, L_0x17e3620, L_0x17e4d00, L_0x17e6270, L_0x17e6660;
RS_0x7ff970b2cab8/0/4 .resolv tri, L_0x17f8be0, L_0x17fa050, L_0x17fb480, L_0x17fb870;
RS_0x7ff970b2cab8 .resolv tri, RS_0x7ff970b2cab8/0/0, RS_0x7ff970b2cab8/0/4, C4<zzzz>, C4<zzzz>;
v0x17dde10_0 .net8 "subtract", 3 0, RS_0x7ff970b2cab8; 8 drivers
S_0x17d8120 .scope module, "trial" "AddSubSLT32" 3 25, 2 209, S_0x1782ed0;
 .timescale -9 -12;
P_0x17d8218 .param/l "size" 2 232, +C4<0100>;
L_0x17e36c0/d .functor OR 1, L_0x17e7d60, C4<0>, C4<0>, C4<0>;
L_0x17e36c0 .delay (20000,20000,20000) L_0x17e36c0/d;
L_0x17e7f10/d .functor XOR 1, RS_0x7ff970b2c9f8, L_0x17e8040, C4<0>, C4<0>;
L_0x17e7f10 .delay (40000,40000,40000) L_0x17e7f10/d;
L_0x17e7c90/d .functor AND 1, L_0x17e8210, L_0x17e82b0, C4<1>, C4<1>;
L_0x17e7c90 .delay (20000,20000,20000) L_0x17e7c90/d;
L_0x17e80e0/d .functor NOT 1, RS_0x7ff970b2ca88, C4<0>, C4<0>, C4<0>;
L_0x17e80e0 .delay (10000,10000,10000) L_0x17e80e0/d;
L_0x17e84e0/d .functor NOT 1, L_0x17e8540, C4<0>, C4<0>, C4<0>;
L_0x17e84e0 .delay (10000,10000,10000) L_0x17e84e0/d;
L_0x17e3480/d .functor AND 1, L_0x17e80e0, L_0x17e8810, C4<1>, C4<1>;
L_0x17e3480 .delay (20000,20000,20000) L_0x17e3480/d;
L_0x17e83a0/d .functor AND 1, RS_0x7ff970b2ca88, L_0x17e84e0, C4<1>, C4<1>;
L_0x17e83a0 .delay (20000,20000,20000) L_0x17e83a0/d;
L_0x17e8a00/d .functor AND 1, L_0x17e3480, L_0x17e7c90, C4<1>, C4<1>;
L_0x17e8a00 .delay (20000,20000,20000) L_0x17e8a00/d;
L_0x17e8b40/d .functor AND 1, L_0x17e83a0, L_0x17e7c90, C4<1>, C4<1>;
L_0x17e8b40 .delay (20000,20000,20000) L_0x17e8b40/d;
L_0x17e8c40/d .functor OR 1, L_0x17e8a00, L_0x17e8b40, C4<0>, C4<0>;
L_0x17e8c40 .delay (20000,20000,20000) L_0x17e8c40/d;
v0x17dc7b0_0 .net "A", 3 0, v0x17dd890_0; 1 drivers
v0x17dc850_0 .alias "AddSubSLTSum", 3 0, v0x17dd910_0;
v0x17dc8d0_0 .net "B", 3 0, v0x17dda10_0; 1 drivers
RS_0x7ff970b2ec78 .resolv tri, L_0x17e3530, L_0x17e4bc0, L_0x17e6100, L_0x17e7700;
v0x17dc950_0 .net8 "CarryoutWire", 3 0, RS_0x7ff970b2ec78; 4 drivers
v0x17dc9d0_0 .net "Command", 2 0, v0x17dda90_0; 1 drivers
v0x17dca50_0 .net "Res0OF1", 0 0, L_0x17e83a0; 1 drivers
v0x17dcaf0_0 .net "Res1OF0", 0 0, L_0x17e3480; 1 drivers
v0x17dcb90_0 .alias "SLTflag", 0 0, v0x17ddc10_0;
v0x17dccb0_0 .net "SLTflag0", 0 0, L_0x17e8a00; 1 drivers
v0x17dcd50_0 .net "SLTflag1", 0 0, L_0x17e8b40; 1 drivers
v0x17dcdf0_0 .net "SLTon", 0 0, L_0x17e7c90; 1 drivers
v0x17dce90_0 .net *"_s40", 0 0, L_0x17e7d60; 1 drivers
v0x17dcf30_0 .net/s *"_s41", 0 0, C4<0>; 1 drivers
v0x17dcfd0_0 .net *"_s44", 0 0, L_0x17e8040; 1 drivers
v0x17dd0f0_0 .net *"_s46", 0 0, L_0x17e8210; 1 drivers
v0x17dd190_0 .net *"_s48", 0 0, L_0x17e82b0; 1 drivers
v0x17dd050_0 .net *"_s50", 0 0, L_0x17e8540; 1 drivers
v0x17dd2e0_0 .net *"_s52", 0 0, L_0x17e8810; 1 drivers
v0x17dd400_0 .net "carryin", 3 0, v0x17ddc90_0; 1 drivers
v0x17dd480_0 .alias "carryout", 0 0, v0x17ddd10_0;
v0x17dd360_0 .net "nAddSubSLTSum", 0 0, L_0x17e84e0; 1 drivers
v0x17dd5b0_0 .net "nOF", 0 0, L_0x17e80e0; 1 drivers
v0x17dd500_0 .alias "overflow", 0 0, v0x17ddd90_0;
v0x17dd740_0 .alias "subtract", 3 0, v0x17dde10_0;
L_0x17e33e0 .part/pv L_0x17e2f00, 1, 1, 4;
L_0x17e3530 .part/pv L_0x17e3280, 1, 1, 4;
L_0x17e3620 .part/pv L_0x17d1170, 1, 1, 4;
L_0x17e3750 .part v0x17dd890_0, 1, 1;
L_0x17e3900 .part v0x17dda10_0, 1, 1;
L_0x17e3ab0 .part RS_0x7ff970b2ec78, 0, 1;
L_0x17e4ad0 .part/pv L_0x17e4600, 2, 1, 4;
L_0x17e4bc0 .part/pv L_0x17e4970, 2, 1, 4;
L_0x17e4d00 .part/pv L_0x17e4330, 2, 1, 4;
L_0x17e4df0 .part v0x17dd890_0, 2, 1;
L_0x17e4ef0 .part v0x17dda10_0, 2, 1;
L_0x17e5020 .part RS_0x7ff970b2ec78, 1, 1;
L_0x17e6010 .part/pv L_0x17e5b60, 3, 1, 4;
L_0x17e6100 .part/pv L_0x17e5eb0, 3, 1, 4;
L_0x17e6270 .part/pv L_0x17e5890, 3, 1, 4;
L_0x17e6360 .part v0x17dd890_0, 3, 1;
L_0x17e6490 .part v0x17dda10_0, 3, 1;
L_0x17e65c0 .part RS_0x7ff970b2ec78, 2, 1;
L_0x17e7610 .part/pv L_0x17e7160, 0, 1, 4;
L_0x17e7700 .part/pv L_0x17e74b0, 0, 1, 4;
L_0x17e6660 .part/pv L_0x17e6e90, 0, 1, 4;
L_0x17e78f0 .part v0x17dd890_0, 0, 1;
L_0x17e77f0 .part v0x17dda10_0, 0, 1;
L_0x17e7ae0 .part RS_0x7ff970b2cab8, 0, 1;
L_0x17e7d60 .part RS_0x7ff970b2ec78, 3, 1;
L_0x17e8040 .part RS_0x7ff970b2ec78, 2, 1;
L_0x17e8210 .part v0x17dda90_0, 1, 1;
L_0x17e82b0 .part RS_0x7ff970b2cab8, 0, 1;
L_0x17e8540 .part RS_0x7ff970b2c6f8, 3, 1;
L_0x17e8810 .part RS_0x7ff970b2c6f8, 3, 1;
S_0x17db7a0 .scope module, "attempt2" "MiddleAddSubSLT" 2 229, 2 95, S_0x17d8120;
 .timescale -9 -12;
L_0x17e6400/d .functor NOT 1, L_0x17e77f0, C4<0>, C4<0>, C4<0>;
L_0x17e6400 .delay (10000,10000,10000) L_0x17e6400/d;
L_0x17e6d30/d .functor NOT 1, L_0x17e6df0, C4<0>, C4<0>, C4<0>;
L_0x17e6d30 .delay (10000,10000,10000) L_0x17e6d30/d;
L_0x17e6e90/d .functor AND 1, L_0x17e6fd0, L_0x17e6d30, C4<1>, C4<1>;
L_0x17e6e90 .delay (20000,20000,20000) L_0x17e6e90/d;
L_0x17e7070/d .functor XOR 1, L_0x17e78f0, L_0x17e6ac0, C4<0>, C4<0>;
L_0x17e7070 .delay (40000,40000,40000) L_0x17e7070/d;
L_0x17e7160/d .functor XOR 1, L_0x17e7070, L_0x17e7ae0, C4<0>, C4<0>;
L_0x17e7160 .delay (40000,40000,40000) L_0x17e7160/d;
L_0x17e7250/d .functor AND 1, L_0x17e78f0, L_0x17e6ac0, C4<1>, C4<1>;
L_0x17e7250 .delay (20000,20000,20000) L_0x17e7250/d;
L_0x17e73c0/d .functor AND 1, L_0x17e7070, L_0x17e7ae0, C4<1>, C4<1>;
L_0x17e73c0 .delay (20000,20000,20000) L_0x17e73c0/d;
L_0x17e74b0/d .functor OR 1, L_0x17e7250, L_0x17e73c0, C4<0>, C4<0>;
L_0x17e74b0 .delay (20000,20000,20000) L_0x17e74b0/d;
v0x17dbe10_0 .net "A", 0 0, L_0x17e78f0; 1 drivers
v0x17dbed0_0 .net "AandB", 0 0, L_0x17e7250; 1 drivers
v0x17dbf70_0 .net "AddSubSLTSum", 0 0, L_0x17e7160; 1 drivers
v0x17dc010_0 .net "AxorB", 0 0, L_0x17e7070; 1 drivers
v0x17dc090_0 .net "B", 0 0, L_0x17e77f0; 1 drivers
v0x17dc140_0 .net "BornB", 0 0, L_0x17e6ac0; 1 drivers
v0x17dc200_0 .net "CINandAxorB", 0 0, L_0x17e73c0; 1 drivers
v0x17dc280_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17dc300_0 .net *"_s3", 0 0, L_0x17e6df0; 1 drivers
v0x17dc380_0 .net *"_s5", 0 0, L_0x17e6fd0; 1 drivers
v0x17dc420_0 .net "carryin", 0 0, L_0x17e7ae0; 1 drivers
v0x17dc4c0_0 .net "carryout", 0 0, L_0x17e74b0; 1 drivers
v0x17dc560_0 .net "nB", 0 0, L_0x17e6400; 1 drivers
v0x17dc610_0 .net "nCmd2", 0 0, L_0x17e6d30; 1 drivers
v0x17dc710_0 .net "subtract", 0 0, L_0x17e6e90; 1 drivers
L_0x17e6c90 .part v0x17dda90_0, 0, 1;
L_0x17e6df0 .part v0x17dda90_0, 2, 1;
L_0x17e6fd0 .part v0x17dda90_0, 0, 1;
S_0x17db890 .scope module, "mux0" "TwoInMux" 2 111, 2 8, S_0x17db7a0;
 .timescale -9 -12;
L_0x17e67e0/d .functor NOT 1, L_0x17e6c90, C4<0>, C4<0>, C4<0>;
L_0x17e67e0 .delay (10000,10000,10000) L_0x17e67e0/d;
L_0x17e68a0/d .functor AND 1, L_0x17e77f0, L_0x17e67e0, C4<1>, C4<1>;
L_0x17e68a0 .delay (20000,20000,20000) L_0x17e68a0/d;
L_0x17e69b0/d .functor AND 1, L_0x17e6400, L_0x17e6c90, C4<1>, C4<1>;
L_0x17e69b0 .delay (20000,20000,20000) L_0x17e69b0/d;
L_0x17e6ac0/d .functor OR 1, L_0x17e68a0, L_0x17e69b0, C4<0>, C4<0>;
L_0x17e6ac0 .delay (20000,20000,20000) L_0x17e6ac0/d;
v0x17db980_0 .net "S", 0 0, L_0x17e6c90; 1 drivers
v0x17dba40_0 .alias "in0", 0 0, v0x17dc090_0;
v0x17dbae0_0 .alias "in1", 0 0, v0x17dc560_0;
v0x17dbb80_0 .net "nS", 0 0, L_0x17e67e0; 1 drivers
v0x17dbc30_0 .net "out0", 0 0, L_0x17e68a0; 1 drivers
v0x17dbcd0_0 .net "out1", 0 0, L_0x17e69b0; 1 drivers
v0x17dbd70_0 .alias "outfinal", 0 0, v0x17dc140_0;
S_0x17da600 .scope generate, "addbits[1]" "addbits[1]" 2 234, 2 234, S_0x17d8120;
 .timescale -9 -12;
P_0x17da018 .param/l "i" 2 234, +C4<01>;
S_0x17da770 .scope module, "attempt" "MiddleAddSubSLT" 2 236, 2 95, S_0x17da600;
 .timescale -9 -12;
L_0x17e2240/d .functor NOT 1, L_0x17e3900, C4<0>, C4<0>, C4<0>;
L_0x17e2240 .delay (10000,10000,10000) L_0x17e2240/d;
L_0x17cae70/d .functor NOT 1, L_0x17d10d0, C4<0>, C4<0>, C4<0>;
L_0x17cae70 .delay (10000,10000,10000) L_0x17cae70/d;
L_0x17d1170/d .functor AND 1, L_0x17e2d70, L_0x17cae70, C4<1>, C4<1>;
L_0x17d1170 .delay (20000,20000,20000) L_0x17d1170/d;
L_0x17e2e10/d .functor XOR 1, L_0x17e3750, L_0x17e26a0, C4<0>, C4<0>;
L_0x17e2e10 .delay (40000,40000,40000) L_0x17e2e10/d;
L_0x17e2f00/d .functor XOR 1, L_0x17e2e10, L_0x17e3ab0, C4<0>, C4<0>;
L_0x17e2f00 .delay (40000,40000,40000) L_0x17e2f00/d;
L_0x17e2ff0/d .functor AND 1, L_0x17e3750, L_0x17e26a0, C4<1>, C4<1>;
L_0x17e2ff0 .delay (20000,20000,20000) L_0x17e2ff0/d;
L_0x17e3190/d .functor AND 1, L_0x17e2e10, L_0x17e3ab0, C4<1>, C4<1>;
L_0x17e3190 .delay (20000,20000,20000) L_0x17e3190/d;
L_0x17e3280/d .functor OR 1, L_0x17e2ff0, L_0x17e3190, C4<0>, C4<0>;
L_0x17e3280 .delay (20000,20000,20000) L_0x17e3280/d;
v0x17dae00_0 .net "A", 0 0, L_0x17e3750; 1 drivers
v0x17daec0_0 .net "AandB", 0 0, L_0x17e2ff0; 1 drivers
v0x17daf60_0 .net "AddSubSLTSum", 0 0, L_0x17e2f00; 1 drivers
v0x17db000_0 .net "AxorB", 0 0, L_0x17e2e10; 1 drivers
v0x17db080_0 .net "B", 0 0, L_0x17e3900; 1 drivers
v0x17db130_0 .net "BornB", 0 0, L_0x17e26a0; 1 drivers
v0x17db1f0_0 .net "CINandAxorB", 0 0, L_0x17e3190; 1 drivers
v0x17db270_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17db2f0_0 .net *"_s3", 0 0, L_0x17d10d0; 1 drivers
v0x17db370_0 .net *"_s5", 0 0, L_0x17e2d70; 1 drivers
v0x17db410_0 .net "carryin", 0 0, L_0x17e3ab0; 1 drivers
v0x17db4b0_0 .net "carryout", 0 0, L_0x17e3280; 1 drivers
v0x17db550_0 .net "nB", 0 0, L_0x17e2240; 1 drivers
v0x17db600_0 .net "nCmd2", 0 0, L_0x17cae70; 1 drivers
v0x17db700_0 .net "subtract", 0 0, L_0x17d1170; 1 drivers
L_0x17e2870 .part v0x17dda90_0, 0, 1;
L_0x17d10d0 .part v0x17dda90_0, 2, 1;
L_0x17e2d70 .part v0x17dda90_0, 0, 1;
S_0x17da860 .scope module, "mux0" "TwoInMux" 2 111, 2 8, S_0x17da770;
 .timescale -9 -12;
L_0x17e23c0/d .functor NOT 1, L_0x17e2870, C4<0>, C4<0>, C4<0>;
L_0x17e23c0 .delay (10000,10000,10000) L_0x17e23c0/d;
L_0x17e2480/d .functor AND 1, L_0x17e3900, L_0x17e23c0, C4<1>, C4<1>;
L_0x17e2480 .delay (20000,20000,20000) L_0x17e2480/d;
L_0x17e2590/d .functor AND 1, L_0x17e2240, L_0x17e2870, C4<1>, C4<1>;
L_0x17e2590 .delay (20000,20000,20000) L_0x17e2590/d;
L_0x17e26a0/d .functor OR 1, L_0x17e2480, L_0x17e2590, C4<0>, C4<0>;
L_0x17e26a0 .delay (20000,20000,20000) L_0x17e26a0/d;
v0x17da950_0 .net "S", 0 0, L_0x17e2870; 1 drivers
v0x17da9f0_0 .alias "in0", 0 0, v0x17db080_0;
v0x17daa90_0 .alias "in1", 0 0, v0x17db550_0;
v0x17dab30_0 .net "nS", 0 0, L_0x17e23c0; 1 drivers
v0x17dabe0_0 .net "out0", 0 0, L_0x17e2480; 1 drivers
v0x17dac80_0 .net "out1", 0 0, L_0x17e2590; 1 drivers
v0x17dad60_0 .alias "outfinal", 0 0, v0x17db130_0;
S_0x17d9460 .scope generate, "addbits[2]" "addbits[2]" 2 234, 2 234, S_0x17d8120;
 .timescale -9 -12;
P_0x17d8e18 .param/l "i" 2 234, +C4<010>;
S_0x17d95d0 .scope module, "attempt" "MiddleAddSubSLT" 2 236, 2 95, S_0x17d9460;
 .timescale -9 -12;
L_0x17d4ed0/d .functor NOT 1, L_0x17e4ef0, C4<0>, C4<0>, C4<0>;
L_0x17d4ed0 .delay (10000,10000,10000) L_0x17d4ed0/d;
L_0x17e41d0/d .functor NOT 1, L_0x17e4290, C4<0>, C4<0>, C4<0>;
L_0x17e41d0 .delay (10000,10000,10000) L_0x17e41d0/d;
L_0x17e4330/d .functor AND 1, L_0x17e4470, L_0x17e41d0, C4<1>, C4<1>;
L_0x17e4330 .delay (20000,20000,20000) L_0x17e4330/d;
L_0x17e4510/d .functor XOR 1, L_0x17e4df0, L_0x17e3f60, C4<0>, C4<0>;
L_0x17e4510 .delay (40000,40000,40000) L_0x17e4510/d;
L_0x17e4600/d .functor XOR 1, L_0x17e4510, L_0x17e5020, C4<0>, C4<0>;
L_0x17e4600 .delay (40000,40000,40000) L_0x17e4600/d;
L_0x17e46f0/d .functor AND 1, L_0x17e4df0, L_0x17e3f60, C4<1>, C4<1>;
L_0x17e46f0 .delay (20000,20000,20000) L_0x17e46f0/d;
L_0x17e4860/d .functor AND 1, L_0x17e4510, L_0x17e5020, C4<1>, C4<1>;
L_0x17e4860 .delay (20000,20000,20000) L_0x17e4860/d;
L_0x17e4970/d .functor OR 1, L_0x17e46f0, L_0x17e4860, C4<0>, C4<0>;
L_0x17e4970 .delay (20000,20000,20000) L_0x17e4970/d;
v0x17d9c60_0 .net "A", 0 0, L_0x17e4df0; 1 drivers
v0x17d9d20_0 .net "AandB", 0 0, L_0x17e46f0; 1 drivers
v0x17d9dc0_0 .net "AddSubSLTSum", 0 0, L_0x17e4600; 1 drivers
v0x17d9e60_0 .net "AxorB", 0 0, L_0x17e4510; 1 drivers
v0x17d9ee0_0 .net "B", 0 0, L_0x17e4ef0; 1 drivers
v0x17d9f90_0 .net "BornB", 0 0, L_0x17e3f60; 1 drivers
v0x17da050_0 .net "CINandAxorB", 0 0, L_0x17e4860; 1 drivers
v0x17da0d0_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17da150_0 .net *"_s3", 0 0, L_0x17e4290; 1 drivers
v0x17da1d0_0 .net *"_s5", 0 0, L_0x17e4470; 1 drivers
v0x17da270_0 .net "carryin", 0 0, L_0x17e5020; 1 drivers
v0x17da310_0 .net "carryout", 0 0, L_0x17e4970; 1 drivers
v0x17da3b0_0 .net "nB", 0 0, L_0x17d4ed0; 1 drivers
v0x17da460_0 .net "nCmd2", 0 0, L_0x17e41d0; 1 drivers
v0x17da560_0 .net "subtract", 0 0, L_0x17e4330; 1 drivers
L_0x17e4130 .part v0x17dda90_0, 0, 1;
L_0x17e4290 .part v0x17dda90_0, 2, 1;
L_0x17e4470 .part v0x17dda90_0, 0, 1;
S_0x17d96c0 .scope module, "mux0" "TwoInMux" 2 111, 2 8, S_0x17d95d0;
 .timescale -9 -12;
L_0x17e3c80/d .functor NOT 1, L_0x17e4130, C4<0>, C4<0>, C4<0>;
L_0x17e3c80 .delay (10000,10000,10000) L_0x17e3c80/d;
L_0x17e3d40/d .functor AND 1, L_0x17e4ef0, L_0x17e3c80, C4<1>, C4<1>;
L_0x17e3d40 .delay (20000,20000,20000) L_0x17e3d40/d;
L_0x17e3e50/d .functor AND 1, L_0x17d4ed0, L_0x17e4130, C4<1>, C4<1>;
L_0x17e3e50 .delay (20000,20000,20000) L_0x17e3e50/d;
L_0x17e3f60/d .functor OR 1, L_0x17e3d40, L_0x17e3e50, C4<0>, C4<0>;
L_0x17e3f60 .delay (20000,20000,20000) L_0x17e3f60/d;
v0x17d97b0_0 .net "S", 0 0, L_0x17e4130; 1 drivers
v0x17d9850_0 .alias "in0", 0 0, v0x17d9ee0_0;
v0x17d98f0_0 .alias "in1", 0 0, v0x17da3b0_0;
v0x17d9990_0 .net "nS", 0 0, L_0x17e3c80; 1 drivers
v0x17d9a40_0 .net "out0", 0 0, L_0x17e3d40; 1 drivers
v0x17d9ae0_0 .net "out1", 0 0, L_0x17e3e50; 1 drivers
v0x17d9bc0_0 .alias "outfinal", 0 0, v0x17d9f90_0;
S_0x17d8290 .scope generate, "addbits[3]" "addbits[3]" 2 234, 2 234, S_0x17d8120;
 .timescale -9 -12;
P_0x17d8388 .param/l "i" 2 234, +C4<011>;
S_0x17d8400 .scope module, "attempt" "MiddleAddSubSLT" 2 236, 2 95, S_0x17d8290;
 .timescale -9 -12;
L_0x17e4e90/d .functor NOT 1, L_0x17e6490, C4<0>, C4<0>, C4<0>;
L_0x17e4e90 .delay (10000,10000,10000) L_0x17e4e90/d;
L_0x17e5730/d .functor NOT 1, L_0x17e57f0, C4<0>, C4<0>, C4<0>;
L_0x17e5730 .delay (10000,10000,10000) L_0x17e5730/d;
L_0x17e5890/d .functor AND 1, L_0x17e59d0, L_0x17e5730, C4<1>, C4<1>;
L_0x17e5890 .delay (20000,20000,20000) L_0x17e5890/d;
L_0x17e5a70/d .functor XOR 1, L_0x17e6360, L_0x17e54c0, C4<0>, C4<0>;
L_0x17e5a70 .delay (40000,40000,40000) L_0x17e5a70/d;
L_0x17e5b60/d .functor XOR 1, L_0x17e5a70, L_0x17e65c0, C4<0>, C4<0>;
L_0x17e5b60 .delay (40000,40000,40000) L_0x17e5b60/d;
L_0x17e5c50/d .functor AND 1, L_0x17e6360, L_0x17e54c0, C4<1>, C4<1>;
L_0x17e5c50 .delay (20000,20000,20000) L_0x17e5c50/d;
L_0x17e5dc0/d .functor AND 1, L_0x17e5a70, L_0x17e65c0, C4<1>, C4<1>;
L_0x17e5dc0 .delay (20000,20000,20000) L_0x17e5dc0/d;
L_0x17e5eb0/d .functor OR 1, L_0x17e5c50, L_0x17e5dc0, C4<0>, C4<0>;
L_0x17e5eb0 .delay (20000,20000,20000) L_0x17e5eb0/d;
v0x17d8a60_0 .net "A", 0 0, L_0x17e6360; 1 drivers
v0x17d8b20_0 .net "AandB", 0 0, L_0x17e5c50; 1 drivers
v0x17d8bc0_0 .net "AddSubSLTSum", 0 0, L_0x17e5b60; 1 drivers
v0x17d8c60_0 .net "AxorB", 0 0, L_0x17e5a70; 1 drivers
v0x17d8ce0_0 .net "B", 0 0, L_0x17e6490; 1 drivers
v0x17d8d90_0 .net "BornB", 0 0, L_0x17e54c0; 1 drivers
v0x17d8e50_0 .net "CINandAxorB", 0 0, L_0x17e5dc0; 1 drivers
v0x17d8ed0_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17d8f50_0 .net *"_s3", 0 0, L_0x17e57f0; 1 drivers
v0x17d8fd0_0 .net *"_s5", 0 0, L_0x17e59d0; 1 drivers
v0x17d90d0_0 .net "carryin", 0 0, L_0x17e65c0; 1 drivers
v0x17d9170_0 .net "carryout", 0 0, L_0x17e5eb0; 1 drivers
v0x17d9210_0 .net "nB", 0 0, L_0x17e4e90; 1 drivers
v0x17d92c0_0 .net "nCmd2", 0 0, L_0x17e5730; 1 drivers
v0x17d93c0_0 .net "subtract", 0 0, L_0x17e5890; 1 drivers
L_0x17e5690 .part v0x17dda90_0, 0, 1;
L_0x17e57f0 .part v0x17dda90_0, 2, 1;
L_0x17e59d0 .part v0x17dda90_0, 0, 1;
S_0x17d84f0 .scope module, "mux0" "TwoInMux" 2 111, 2 8, S_0x17d8400;
 .timescale -9 -12;
L_0x17e5220/d .functor NOT 1, L_0x17e5690, C4<0>, C4<0>, C4<0>;
L_0x17e5220 .delay (10000,10000,10000) L_0x17e5220/d;
L_0x17e52a0/d .functor AND 1, L_0x17e6490, L_0x17e5220, C4<1>, C4<1>;
L_0x17e52a0 .delay (20000,20000,20000) L_0x17e52a0/d;
L_0x17e53b0/d .functor AND 1, L_0x17e4e90, L_0x17e5690, C4<1>, C4<1>;
L_0x17e53b0 .delay (20000,20000,20000) L_0x17e53b0/d;
L_0x17e54c0/d .functor OR 1, L_0x17e52a0, L_0x17e53b0, C4<0>, C4<0>;
L_0x17e54c0 .delay (20000,20000,20000) L_0x17e54c0/d;
v0x17d85e0_0 .net "S", 0 0, L_0x17e5690; 1 drivers
v0x17d8680_0 .alias "in0", 0 0, v0x17d8ce0_0;
v0x17d8720_0 .alias "in1", 0 0, v0x17d9210_0;
v0x17d87c0_0 .net "nS", 0 0, L_0x17e5220; 1 drivers
v0x17d8840_0 .net "out0", 0 0, L_0x17e52a0; 1 drivers
v0x17d88e0_0 .net "out1", 0 0, L_0x17e53b0; 1 drivers
v0x17d89c0_0 .alias "outfinal", 0 0, v0x17d8d90_0;
S_0x17d5060 .scope module, "trial1" "AndNand32" 3 27, 2 157, S_0x1782ed0;
 .timescale -9 -12;
P_0x17d4a58 .param/l "size" 2 165, +C4<0100>;
v0x17d7f20_0 .alias "A", 3 0, v0x17dc7b0_0;
v0x17d7fa0_0 .alias "AndNandOut", 3 0, v0x17dd990_0;
v0x17d8020_0 .alias "B", 3 0, v0x17dc8d0_0;
v0x17d80a0_0 .alias "Command", 2 0, v0x17dc9d0_0;
L_0x17e9460 .part/pv L_0x17e9230, 1, 1, 4;
L_0x17e9590 .part v0x17dd890_0, 1, 1;
L_0x17e9630 .part v0x17dda10_0, 1, 1;
L_0x17e9e50 .part/pv L_0x17e9be0, 2, 1, 4;
L_0x17e9ef0 .part v0x17dd890_0, 2, 1;
L_0x17e9f90 .part v0x17dda10_0, 2, 1;
L_0x17ea8e0 .part/pv L_0x17ea670, 3, 1, 4;
L_0x17ea980 .part v0x17dd890_0, 3, 1;
L_0x17eaa70 .part v0x17dda10_0, 3, 1;
L_0x17eb340 .part/pv L_0x17eb0d0, 0, 1, 4;
L_0x17eb440 .part v0x17dd890_0, 0, 1;
L_0x17eb4e0 .part v0x17dda10_0, 0, 1;
S_0x17d74f0 .scope module, "attempt2" "AndNand" 2 170, 2 53, S_0x17d5060;
 .timescale -9 -12;
L_0x17eab60/d .functor NAND 1, L_0x17eb440, L_0x17eb4e0, C4<1>, C4<1>;
L_0x17eab60 .delay (10000,10000,10000) L_0x17eab60/d;
L_0x17eac80/d .functor NOT 1, L_0x17eab60, C4<0>, C4<0>, C4<0>;
L_0x17eac80 .delay (10000,10000,10000) L_0x17eac80/d;
v0x17d7b10_0 .net "A", 0 0, L_0x17eb440; 1 drivers
v0x17d7bd0_0 .net "AandB", 0 0, L_0x17eac80; 1 drivers
v0x17d7c50_0 .net "AnandB", 0 0, L_0x17eab60; 1 drivers
v0x17d7d00_0 .net "AndNandOut", 0 0, L_0x17eb0d0; 1 drivers
v0x17d7de0_0 .net "B", 0 0, L_0x17eb4e0; 1 drivers
v0x17d7e60_0 .alias "Command", 2 0, v0x17dc9d0_0;
L_0x17eb2a0 .part v0x17dda90_0, 0, 1;
S_0x17d75e0 .scope module, "potato" "TwoInMux" 2 66, 2 8, S_0x17d74f0;
 .timescale -9 -12;
L_0x17eadb0/d .functor NOT 1, L_0x17eb2a0, C4<0>, C4<0>, C4<0>;
L_0x17eadb0 .delay (10000,10000,10000) L_0x17eadb0/d;
L_0x17eae70/d .functor AND 1, L_0x17eac80, L_0x17eadb0, C4<1>, C4<1>;
L_0x17eae70 .delay (20000,20000,20000) L_0x17eae70/d;
L_0x17eaf80/d .functor AND 1, L_0x17eab60, L_0x17eb2a0, C4<1>, C4<1>;
L_0x17eaf80 .delay (20000,20000,20000) L_0x17eaf80/d;
L_0x17eb0d0/d .functor OR 1, L_0x17eae70, L_0x17eaf80, C4<0>, C4<0>;
L_0x17eb0d0 .delay (20000,20000,20000) L_0x17eb0d0/d;
v0x17d76d0_0 .net "S", 0 0, L_0x17eb2a0; 1 drivers
v0x17d7750_0 .alias "in0", 0 0, v0x17d7bd0_0;
v0x17d77d0_0 .alias "in1", 0 0, v0x17d7c50_0;
v0x17d7870_0 .net "nS", 0 0, L_0x17eadb0; 1 drivers
v0x17d78f0_0 .net "out0", 0 0, L_0x17eae70; 1 drivers
v0x17d7990_0 .net "out1", 0 0, L_0x17eaf80; 1 drivers
v0x17d7a70_0 .alias "outfinal", 0 0, v0x17d7d00_0;
S_0x17d6930 .scope generate, "andbits[1]" "andbits[1]" 2 173, 2 173, S_0x17d5060;
 .timescale -9 -12;
P_0x17d6a28 .param/l "i" 2 173, +C4<01>;
S_0x17d6aa0 .scope module, "attempt" "AndNand" 2 175, 2 53, S_0x17d6930;
 .timescale -9 -12;
L_0x17e8e40/d .functor NAND 1, L_0x17e9590, L_0x17e9630, C4<1>, C4<1>;
L_0x17e8e40 .delay (10000,10000,10000) L_0x17e8e40/d;
L_0x17e8f00/d .functor NOT 1, L_0x17e8e40, C4<0>, C4<0>, C4<0>;
L_0x17e8f00 .delay (10000,10000,10000) L_0x17e8f00/d;
v0x17d70e0_0 .net "A", 0 0, L_0x17e9590; 1 drivers
v0x17d71a0_0 .net "AandB", 0 0, L_0x17e8f00; 1 drivers
v0x17d7220_0 .net "AnandB", 0 0, L_0x17e8e40; 1 drivers
v0x17d72d0_0 .net "AndNandOut", 0 0, L_0x17e9230; 1 drivers
v0x17d73b0_0 .net "B", 0 0, L_0x17e9630; 1 drivers
v0x17d7430_0 .alias "Command", 2 0, v0x17dc9d0_0;
L_0x17e93c0 .part v0x17dda90_0, 0, 1;
S_0x17d6b90 .scope module, "potato" "TwoInMux" 2 66, 2 8, S_0x17d6aa0;
 .timescale -9 -12;
L_0x17e61f0/d .functor NOT 1, L_0x17e93c0, C4<0>, C4<0>, C4<0>;
L_0x17e61f0 .delay (10000,10000,10000) L_0x17e61f0/d;
L_0x17e9010/d .functor AND 1, L_0x17e8f00, L_0x17e61f0, C4<1>, C4<1>;
L_0x17e9010 .delay (20000,20000,20000) L_0x17e9010/d;
L_0x17e9100/d .functor AND 1, L_0x17e8e40, L_0x17e93c0, C4<1>, C4<1>;
L_0x17e9100 .delay (20000,20000,20000) L_0x17e9100/d;
L_0x17e9230/d .functor OR 1, L_0x17e9010, L_0x17e9100, C4<0>, C4<0>;
L_0x17e9230 .delay (20000,20000,20000) L_0x17e9230/d;
v0x17d6c80_0 .net "S", 0 0, L_0x17e93c0; 1 drivers
v0x17d6d00_0 .alias "in0", 0 0, v0x17d71a0_0;
v0x17d6da0_0 .alias "in1", 0 0, v0x17d7220_0;
v0x17d6e40_0 .net "nS", 0 0, L_0x17e61f0; 1 drivers
v0x17d6ec0_0 .net "out0", 0 0, L_0x17e9010; 1 drivers
v0x17d6f60_0 .net "out1", 0 0, L_0x17e9100; 1 drivers
v0x17d7040_0 .alias "outfinal", 0 0, v0x17d72d0_0;
S_0x17d5d70 .scope generate, "andbits[2]" "andbits[2]" 2 173, 2 173, S_0x17d5060;
 .timescale -9 -12;
P_0x17d5e68 .param/l "i" 2 173, +C4<010>;
S_0x17d5ee0 .scope module, "attempt" "AndNand" 2 175, 2 53, S_0x17d5d70;
 .timescale -9 -12;
L_0x17e96d0/d .functor NAND 1, L_0x17e9ef0, L_0x17e9f90, C4<1>, C4<1>;
L_0x17e96d0 .delay (10000,10000,10000) L_0x17e96d0/d;
L_0x17e9810/d .functor NOT 1, L_0x17e96d0, C4<0>, C4<0>, C4<0>;
L_0x17e9810 .delay (10000,10000,10000) L_0x17e9810/d;
v0x17d6520_0 .net "A", 0 0, L_0x17e9ef0; 1 drivers
v0x17d65e0_0 .net "AandB", 0 0, L_0x17e9810; 1 drivers
v0x17d6660_0 .net "AnandB", 0 0, L_0x17e96d0; 1 drivers
v0x17d6710_0 .net "AndNandOut", 0 0, L_0x17e9be0; 1 drivers
v0x17d67f0_0 .net "B", 0 0, L_0x17e9f90; 1 drivers
v0x17d6870_0 .alias "Command", 2 0, v0x17dc9d0_0;
L_0x17e9db0 .part v0x17dda90_0, 0, 1;
S_0x17d5fd0 .scope module, "potato" "TwoInMux" 2 66, 2 8, S_0x17d5ee0;
 .timescale -9 -12;
L_0x17e9900/d .functor NOT 1, L_0x17e9db0, C4<0>, C4<0>, C4<0>;
L_0x17e9900 .delay (10000,10000,10000) L_0x17e9900/d;
L_0x17e99a0/d .functor AND 1, L_0x17e9810, L_0x17e9900, C4<1>, C4<1>;
L_0x17e99a0 .delay (20000,20000,20000) L_0x17e99a0/d;
L_0x17e9a90/d .functor AND 1, L_0x17e96d0, L_0x17e9db0, C4<1>, C4<1>;
L_0x17e9a90 .delay (20000,20000,20000) L_0x17e9a90/d;
L_0x17e9be0/d .functor OR 1, L_0x17e99a0, L_0x17e9a90, C4<0>, C4<0>;
L_0x17e9be0 .delay (20000,20000,20000) L_0x17e9be0/d;
v0x17d60c0_0 .net "S", 0 0, L_0x17e9db0; 1 drivers
v0x17d6140_0 .alias "in0", 0 0, v0x17d65e0_0;
v0x17d61e0_0 .alias "in1", 0 0, v0x17d6660_0;
v0x17d6280_0 .net "nS", 0 0, L_0x17e9900; 1 drivers
v0x17d6300_0 .net "out0", 0 0, L_0x17e99a0; 1 drivers
v0x17d63a0_0 .net "out1", 0 0, L_0x17e9a90; 1 drivers
v0x17d6480_0 .alias "outfinal", 0 0, v0x17d6710_0;
S_0x17d5190 .scope generate, "andbits[3]" "andbits[3]" 2 173, 2 173, S_0x17d5060;
 .timescale -9 -12;
P_0x17d5288 .param/l "i" 2 173, +C4<011>;
S_0x17d5300 .scope module, "attempt" "AndNand" 2 175, 2 53, S_0x17d5190;
 .timescale -9 -12;
L_0x17ea0c0/d .functor NAND 1, L_0x17ea980, L_0x17eaa70, C4<1>, C4<1>;
L_0x17ea0c0 .delay (10000,10000,10000) L_0x17ea0c0/d;
L_0x17ea220/d .functor NOT 1, L_0x17ea0c0, C4<0>, C4<0>, C4<0>;
L_0x17ea220 .delay (10000,10000,10000) L_0x17ea220/d;
v0x17d5960_0 .net "A", 0 0, L_0x17ea980; 1 drivers
v0x17d5a20_0 .net "AandB", 0 0, L_0x17ea220; 1 drivers
v0x17d5aa0_0 .net "AnandB", 0 0, L_0x17ea0c0; 1 drivers
v0x17d5b50_0 .net "AndNandOut", 0 0, L_0x17ea670; 1 drivers
v0x17d5c30_0 .net "B", 0 0, L_0x17eaa70; 1 drivers
v0x17d5cb0_0 .alias "Command", 2 0, v0x17dc9d0_0;
L_0x17ea840 .part v0x17dda90_0, 0, 1;
S_0x17d53f0 .scope module, "potato" "TwoInMux" 2 66, 2 8, S_0x17d5300;
 .timescale -9 -12;
L_0x17ea350/d .functor NOT 1, L_0x17ea840, C4<0>, C4<0>, C4<0>;
L_0x17ea350 .delay (10000,10000,10000) L_0x17ea350/d;
L_0x17ea410/d .functor AND 1, L_0x17ea220, L_0x17ea350, C4<1>, C4<1>;
L_0x17ea410 .delay (20000,20000,20000) L_0x17ea410/d;
L_0x17ea520/d .functor AND 1, L_0x17ea0c0, L_0x17ea840, C4<1>, C4<1>;
L_0x17ea520 .delay (20000,20000,20000) L_0x17ea520/d;
L_0x17ea670/d .functor OR 1, L_0x17ea410, L_0x17ea520, C4<0>, C4<0>;
L_0x17ea670 .delay (20000,20000,20000) L_0x17ea670/d;
v0x17d54e0_0 .net "S", 0 0, L_0x17ea840; 1 drivers
v0x17d5580_0 .alias "in0", 0 0, v0x17d5a20_0;
v0x17d5620_0 .alias "in1", 0 0, v0x17d5aa0_0;
v0x17d56c0_0 .net "nS", 0 0, L_0x17ea350; 1 drivers
v0x17d5740_0 .net "out0", 0 0, L_0x17ea410; 1 drivers
v0x17d57e0_0 .net "out1", 0 0, L_0x17ea520; 1 drivers
v0x17d58c0_0 .alias "outfinal", 0 0, v0x17d5b50_0;
S_0x17cfd60 .scope module, "trial2" "OrNorXor32" 3 29, 2 180, S_0x1782ed0;
 .timescale -9 -12;
P_0x17cdeb8 .param/l "size" 2 187, +C4<0100>;
v0x17d4d40_0 .alias "A", 3 0, v0x17dc7b0_0;
v0x17d4e50_0 .alias "B", 3 0, v0x17dc8d0_0;
v0x17d4f60_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17d4fe0_0 .alias "OrNorXorOut", 3 0, v0x17ddb90_0;
L_0x17ec700 .part/pv L_0x17ec490, 1, 1, 4;
L_0x17ec830 .part v0x17dd890_0, 1, 1;
L_0x17e37f0 .part v0x17dda10_0, 1, 1;
L_0x17edc60 .part/pv L_0x17ed9f0, 2, 1, 4;
L_0x17edd00 .part v0x17dd890_0, 2, 1;
L_0x17edda0 .part v0x17dda10_0, 2, 1;
L_0x17eef60 .part/pv L_0x17eecf0, 3, 1, 4;
L_0x17ef000 .part v0x17dd890_0, 3, 1;
L_0x17ef0a0 .part v0x17dda10_0, 3, 1;
L_0x17f0250 .part/pv L_0x17effe0, 0, 1, 4;
L_0x17f0350 .part v0x17dd890_0, 0, 1;
L_0x17f03f0 .part v0x17dda10_0, 0, 1;
S_0x17d3b00 .scope module, "attempt2" "OrNorXor" 2 195, 2 70, S_0x17cfd60;
 .timescale -9 -12;
L_0x17ef140/d .functor NOR 1, L_0x17f0350, L_0x17f03f0, C4<0>, C4<0>;
L_0x17ef140 .delay (10000,10000,10000) L_0x17ef140/d;
L_0x17ef240/d .functor NOT 1, L_0x17ef140, C4<0>, C4<0>, C4<0>;
L_0x17ef240 .delay (10000,10000,10000) L_0x17ef240/d;
L_0x17ef370/d .functor NAND 1, L_0x17f0350, L_0x17f03f0, C4<1>, C4<1>;
L_0x17ef370 .delay (10000,10000,10000) L_0x17ef370/d;
L_0x17ef4d0/d .functor NAND 1, L_0x17ef370, L_0x17ef240, C4<1>, C4<1>;
L_0x17ef4d0 .delay (10000,10000,10000) L_0x17ef4d0/d;
L_0x17ef5e0/d .functor NOT 1, L_0x17ef4d0, C4<0>, C4<0>, C4<0>;
L_0x17ef5e0 .delay (10000,10000,10000) L_0x17ef5e0/d;
v0x17d4650_0 .net "A", 0 0, L_0x17f0350; 1 drivers
v0x17d46f0_0 .net "AnandB", 0 0, L_0x17ef370; 1 drivers
v0x17d4790_0 .net "AnorB", 0 0, L_0x17ef140; 1 drivers
v0x17d4840_0 .net "AorB", 0 0, L_0x17ef240; 1 drivers
v0x17d4920_0 .net "AxorB", 0 0, L_0x17ef5e0; 1 drivers
v0x17d49d0_0 .net "B", 0 0, L_0x17f03f0; 1 drivers
v0x17d4a90_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17d4b10_0 .net "OrNorXorOut", 0 0, L_0x17effe0; 1 drivers
v0x17d4b90_0 .net "XorNor", 0 0, L_0x17efa60; 1 drivers
v0x17d4c60_0 .net "nXor", 0 0, L_0x17ef4d0; 1 drivers
L_0x17efbe0 .part v0x17dda90_0, 2, 1;
L_0x17f01b0 .part v0x17dda90_0, 0, 1;
S_0x17d40e0 .scope module, "mux0" "TwoInMux" 2 89, 2 8, S_0x17d3b00;
 .timescale -9 -12;
L_0x17ef740/d .functor NOT 1, L_0x17efbe0, C4<0>, C4<0>, C4<0>;
L_0x17ef740 .delay (10000,10000,10000) L_0x17ef740/d;
L_0x17ef800/d .functor AND 1, L_0x17ef5e0, L_0x17ef740, C4<1>, C4<1>;
L_0x17ef800 .delay (20000,20000,20000) L_0x17ef800/d;
L_0x17ef910/d .functor AND 1, L_0x17ef140, L_0x17efbe0, C4<1>, C4<1>;
L_0x17ef910 .delay (20000,20000,20000) L_0x17ef910/d;
L_0x17efa60/d .functor OR 1, L_0x17ef800, L_0x17ef910, C4<0>, C4<0>;
L_0x17efa60 .delay (20000,20000,20000) L_0x17efa60/d;
v0x17d41d0_0 .net "S", 0 0, L_0x17efbe0; 1 drivers
v0x17d4290_0 .alias "in0", 0 0, v0x17d4920_0;
v0x17d4330_0 .alias "in1", 0 0, v0x17d4790_0;
v0x17d43d0_0 .net "nS", 0 0, L_0x17ef740; 1 drivers
v0x17d4450_0 .net "out0", 0 0, L_0x17ef800; 1 drivers
v0x17d44f0_0 .net "out1", 0 0, L_0x17ef910; 1 drivers
v0x17d45d0_0 .alias "outfinal", 0 0, v0x17d4b90_0;
S_0x17d3bf0 .scope module, "mux1" "TwoInMux" 2 90, 2 8, S_0x17d3b00;
 .timescale -9 -12;
L_0x17efc80/d .functor NOT 1, L_0x17f01b0, C4<0>, C4<0>, C4<0>;
L_0x17efc80 .delay (10000,10000,10000) L_0x17efc80/d;
L_0x17efd40/d .functor AND 1, L_0x17efa60, L_0x17efc80, C4<1>, C4<1>;
L_0x17efd40 .delay (20000,20000,20000) L_0x17efd40/d;
L_0x17efe90/d .functor AND 1, L_0x17ef240, L_0x17f01b0, C4<1>, C4<1>;
L_0x17efe90 .delay (20000,20000,20000) L_0x17efe90/d;
L_0x17effe0/d .functor OR 1, L_0x17efd40, L_0x17efe90, C4<0>, C4<0>;
L_0x17effe0 .delay (20000,20000,20000) L_0x17effe0/d;
v0x17d3ce0_0 .net "S", 0 0, L_0x17f01b0; 1 drivers
v0x17d3d60_0 .alias "in0", 0 0, v0x17d4b90_0;
v0x17d3de0_0 .alias "in1", 0 0, v0x17d4840_0;
v0x17d3e80_0 .net "nS", 0 0, L_0x17efc80; 1 drivers
v0x17d3f00_0 .net "out0", 0 0, L_0x17efd40; 1 drivers
v0x17d3fa0_0 .net "out1", 0 0, L_0x17efe90; 1 drivers
v0x17d4040_0 .alias "outfinal", 0 0, v0x17d4b10_0;
S_0x17d2730 .scope generate, "orbits[1]" "orbits[1]" 2 199, 2 199, S_0x17cfd60;
 .timescale -9 -12;
P_0x17d2448 .param/l "i" 2 199, +C4<01>;
S_0x17d2860 .scope module, "attempt" "OrNorXor" 2 201, 2 70, S_0x17d2730;
 .timescale -9 -12;
L_0x17eb3e0/d .functor NOR 1, L_0x17ec830, L_0x17e37f0, C4<0>, C4<0>;
L_0x17eb3e0 .delay (10000,10000,10000) L_0x17eb3e0/d;
L_0x17eb6f0/d .functor NOT 1, L_0x17eb3e0, C4<0>, C4<0>, C4<0>;
L_0x17eb6f0 .delay (10000,10000,10000) L_0x17eb6f0/d;
L_0x17eb820/d .functor NAND 1, L_0x17ec830, L_0x17e37f0, C4<1>, C4<1>;
L_0x17eb820 .delay (10000,10000,10000) L_0x17eb820/d;
L_0x17eb980/d .functor NAND 1, L_0x17eb820, L_0x17eb6f0, C4<1>, C4<1>;
L_0x17eb980 .delay (10000,10000,10000) L_0x17eb980/d;
L_0x17eba90/d .functor NOT 1, L_0x17eb980, C4<0>, C4<0>, C4<0>;
L_0x17eba90 .delay (10000,10000,10000) L_0x17eba90/d;
v0x17d3410_0 .net "A", 0 0, L_0x17ec830; 1 drivers
v0x17d34b0_0 .net "AnandB", 0 0, L_0x17eb820; 1 drivers
v0x17d3550_0 .net "AnorB", 0 0, L_0x17eb3e0; 1 drivers
v0x17d3600_0 .net "AorB", 0 0, L_0x17eb6f0; 1 drivers
v0x17d36e0_0 .net "AxorB", 0 0, L_0x17eba90; 1 drivers
v0x17d3790_0 .net "B", 0 0, L_0x17e37f0; 1 drivers
v0x17d3850_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17d38d0_0 .net "OrNorXorOut", 0 0, L_0x17ec490; 1 drivers
v0x17d3950_0 .net "XorNor", 0 0, L_0x17ebf10; 1 drivers
v0x17d3a20_0 .net "nXor", 0 0, L_0x17eb980; 1 drivers
L_0x17ec090 .part v0x17dda90_0, 2, 1;
L_0x17ec660 .part v0x17dda90_0, 0, 1;
S_0x17d2ea0 .scope module, "mux0" "TwoInMux" 2 89, 2 8, S_0x17d2860;
 .timescale -9 -12;
L_0x17ebbf0/d .functor NOT 1, L_0x17ec090, C4<0>, C4<0>, C4<0>;
L_0x17ebbf0 .delay (10000,10000,10000) L_0x17ebbf0/d;
L_0x17ebcb0/d .functor AND 1, L_0x17eba90, L_0x17ebbf0, C4<1>, C4<1>;
L_0x17ebcb0 .delay (20000,20000,20000) L_0x17ebcb0/d;
L_0x17ebdc0/d .functor AND 1, L_0x17eb3e0, L_0x17ec090, C4<1>, C4<1>;
L_0x17ebdc0 .delay (20000,20000,20000) L_0x17ebdc0/d;
L_0x17ebf10/d .functor OR 1, L_0x17ebcb0, L_0x17ebdc0, C4<0>, C4<0>;
L_0x17ebf10 .delay (20000,20000,20000) L_0x17ebf10/d;
v0x17d2f90_0 .net "S", 0 0, L_0x17ec090; 1 drivers
v0x17d3050_0 .alias "in0", 0 0, v0x17d36e0_0;
v0x17d30f0_0 .alias "in1", 0 0, v0x17d3550_0;
v0x17d3190_0 .net "nS", 0 0, L_0x17ebbf0; 1 drivers
v0x17d3210_0 .net "out0", 0 0, L_0x17ebcb0; 1 drivers
v0x17d32b0_0 .net "out1", 0 0, L_0x17ebdc0; 1 drivers
v0x17d3390_0 .alias "outfinal", 0 0, v0x17d3950_0;
S_0x17d2950 .scope module, "mux1" "TwoInMux" 2 90, 2 8, S_0x17d2860;
 .timescale -9 -12;
L_0x17ec130/d .functor NOT 1, L_0x17ec660, C4<0>, C4<0>, C4<0>;
L_0x17ec130 .delay (10000,10000,10000) L_0x17ec130/d;
L_0x17ec1f0/d .functor AND 1, L_0x17ebf10, L_0x17ec130, C4<1>, C4<1>;
L_0x17ec1f0 .delay (20000,20000,20000) L_0x17ec1f0/d;
L_0x17ec340/d .functor AND 1, L_0x17eb6f0, L_0x17ec660, C4<1>, C4<1>;
L_0x17ec340 .delay (20000,20000,20000) L_0x17ec340/d;
L_0x17ec490/d .functor OR 1, L_0x17ec1f0, L_0x17ec340, C4<0>, C4<0>;
L_0x17ec490 .delay (20000,20000,20000) L_0x17ec490/d;
v0x17d2a40_0 .net "S", 0 0, L_0x17ec660; 1 drivers
v0x17d2ac0_0 .alias "in0", 0 0, v0x17d3950_0;
v0x17d2b60_0 .alias "in1", 0 0, v0x17d3600_0;
v0x17d2c00_0 .net "nS", 0 0, L_0x17ec130; 1 drivers
v0x17d2c80_0 .net "out0", 0 0, L_0x17ec1f0; 1 drivers
v0x17d2d20_0 .net "out1", 0 0, L_0x17ec340; 1 drivers
v0x17d2e00_0 .alias "outfinal", 0 0, v0x17d38d0_0;
S_0x17d1360 .scope generate, "orbits[2]" "orbits[2]" 2 199, 2 199, S_0x17cfd60;
 .timescale -9 -12;
P_0x17d0fc8 .param/l "i" 2 199, +C4<010>;
S_0x17d1490 .scope module, "attempt" "OrNorXor" 2 201, 2 70, S_0x17d1360;
 .timescale -9 -12;
L_0x17e3890/d .functor NOR 1, L_0x17edd00, L_0x17edda0, C4<0>, C4<0>;
L_0x17e3890 .delay (10000,10000,10000) L_0x17e3890/d;
L_0x17e3a00/d .functor NOT 1, L_0x17e3890, C4<0>, C4<0>, C4<0>;
L_0x17e3a00 .delay (10000,10000,10000) L_0x17e3a00/d;
L_0x17ecd80/d .functor NAND 1, L_0x17edd00, L_0x17edda0, C4<1>, C4<1>;
L_0x17ecd80 .delay (10000,10000,10000) L_0x17ecd80/d;
L_0x17ecee0/d .functor NAND 1, L_0x17ecd80, L_0x17e3a00, C4<1>, C4<1>;
L_0x17ecee0 .delay (10000,10000,10000) L_0x17ecee0/d;
L_0x17ecff0/d .functor NOT 1, L_0x17ecee0, C4<0>, C4<0>, C4<0>;
L_0x17ecff0 .delay (10000,10000,10000) L_0x17ecff0/d;
v0x17d2040_0 .net "A", 0 0, L_0x17edd00; 1 drivers
v0x17d20e0_0 .net "AnandB", 0 0, L_0x17ecd80; 1 drivers
v0x17d2180_0 .net "AnorB", 0 0, L_0x17e3890; 1 drivers
v0x17d2230_0 .net "AorB", 0 0, L_0x17e3a00; 1 drivers
v0x17d2310_0 .net "AxorB", 0 0, L_0x17ecff0; 1 drivers
v0x17d23c0_0 .net "B", 0 0, L_0x17edda0; 1 drivers
v0x17d2480_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17d2500_0 .net "OrNorXorOut", 0 0, L_0x17ed9f0; 1 drivers
v0x17d2580_0 .net "XorNor", 0 0, L_0x17ed470; 1 drivers
v0x17d2650_0 .net "nXor", 0 0, L_0x17ecee0; 1 drivers
L_0x17ed5f0 .part v0x17dda90_0, 2, 1;
L_0x17edbc0 .part v0x17dda90_0, 0, 1;
S_0x17d1ad0 .scope module, "mux0" "TwoInMux" 2 89, 2 8, S_0x17d1490;
 .timescale -9 -12;
L_0x17ed150/d .functor NOT 1, L_0x17ed5f0, C4<0>, C4<0>, C4<0>;
L_0x17ed150 .delay (10000,10000,10000) L_0x17ed150/d;
L_0x17ed210/d .functor AND 1, L_0x17ecff0, L_0x17ed150, C4<1>, C4<1>;
L_0x17ed210 .delay (20000,20000,20000) L_0x17ed210/d;
L_0x17ed320/d .functor AND 1, L_0x17e3890, L_0x17ed5f0, C4<1>, C4<1>;
L_0x17ed320 .delay (20000,20000,20000) L_0x17ed320/d;
L_0x17ed470/d .functor OR 1, L_0x17ed210, L_0x17ed320, C4<0>, C4<0>;
L_0x17ed470 .delay (20000,20000,20000) L_0x17ed470/d;
v0x17d1bc0_0 .net "S", 0 0, L_0x17ed5f0; 1 drivers
v0x17d1c80_0 .alias "in0", 0 0, v0x17d2310_0;
v0x17d1d20_0 .alias "in1", 0 0, v0x17d2180_0;
v0x17d1dc0_0 .net "nS", 0 0, L_0x17ed150; 1 drivers
v0x17d1e40_0 .net "out0", 0 0, L_0x17ed210; 1 drivers
v0x17d1ee0_0 .net "out1", 0 0, L_0x17ed320; 1 drivers
v0x17d1fc0_0 .alias "outfinal", 0 0, v0x17d2580_0;
S_0x17d1580 .scope module, "mux1" "TwoInMux" 2 90, 2 8, S_0x17d1490;
 .timescale -9 -12;
L_0x17ed690/d .functor NOT 1, L_0x17edbc0, C4<0>, C4<0>, C4<0>;
L_0x17ed690 .delay (10000,10000,10000) L_0x17ed690/d;
L_0x17ed750/d .functor AND 1, L_0x17ed470, L_0x17ed690, C4<1>, C4<1>;
L_0x17ed750 .delay (20000,20000,20000) L_0x17ed750/d;
L_0x17ed8a0/d .functor AND 1, L_0x17e3a00, L_0x17edbc0, C4<1>, C4<1>;
L_0x17ed8a0 .delay (20000,20000,20000) L_0x17ed8a0/d;
L_0x17ed9f0/d .functor OR 1, L_0x17ed750, L_0x17ed8a0, C4<0>, C4<0>;
L_0x17ed9f0 .delay (20000,20000,20000) L_0x17ed9f0/d;
v0x17d1670_0 .net "S", 0 0, L_0x17edbc0; 1 drivers
v0x17d16f0_0 .alias "in0", 0 0, v0x17d2580_0;
v0x17d1790_0 .alias "in1", 0 0, v0x17d2230_0;
v0x17d1830_0 .net "nS", 0 0, L_0x17ed690; 1 drivers
v0x17d18b0_0 .net "out0", 0 0, L_0x17ed750; 1 drivers
v0x17d1950_0 .net "out1", 0 0, L_0x17ed8a0; 1 drivers
v0x17d1a30_0 .alias "outfinal", 0 0, v0x17d2500_0;
S_0x17cfe90 .scope generate, "orbits[3]" "orbits[3]" 2 199, 2 199, S_0x17cfd60;
 .timescale -9 -12;
P_0x17cff88 .param/l "i" 2 199, +C4<011>;
S_0x17d0000 .scope module, "attempt" "OrNorXor" 2 201, 2 70, S_0x17cfe90;
 .timescale -9 -12;
L_0x17ede80/d .functor NOR 1, L_0x17ef000, L_0x17ef0a0, C4<0>, C4<0>;
L_0x17ede80 .delay (10000,10000,10000) L_0x17ede80/d;
L_0x17edf70/d .functor NOT 1, L_0x17ede80, C4<0>, C4<0>, C4<0>;
L_0x17edf70 .delay (10000,10000,10000) L_0x17edf70/d;
L_0x17ee080/d .functor NAND 1, L_0x17ef000, L_0x17ef0a0, C4<1>, C4<1>;
L_0x17ee080 .delay (10000,10000,10000) L_0x17ee080/d;
L_0x17ee1e0/d .functor NAND 1, L_0x17ee080, L_0x17edf70, C4<1>, C4<1>;
L_0x17ee1e0 .delay (10000,10000,10000) L_0x17ee1e0/d;
L_0x17ee2f0/d .functor NOT 1, L_0x17ee1e0, C4<0>, C4<0>, C4<0>;
L_0x17ee2f0 .delay (10000,10000,10000) L_0x17ee2f0/d;
v0x17d0bc0_0 .net "A", 0 0, L_0x17ef000; 1 drivers
v0x17d0c60_0 .net "AnandB", 0 0, L_0x17ee080; 1 drivers
v0x17d0d00_0 .net "AnorB", 0 0, L_0x17ede80; 1 drivers
v0x17d0db0_0 .net "AorB", 0 0, L_0x17edf70; 1 drivers
v0x17d0e90_0 .net "AxorB", 0 0, L_0x17ee2f0; 1 drivers
v0x17d0f40_0 .net "B", 0 0, L_0x17ef0a0; 1 drivers
v0x17d1000_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17c9a50_0 .net "OrNorXorOut", 0 0, L_0x17eecf0; 1 drivers
v0x17c9ad0_0 .net "XorNor", 0 0, L_0x17ee770; 1 drivers
v0x17d12e0_0 .net "nXor", 0 0, L_0x17ee1e0; 1 drivers
L_0x17ee8f0 .part v0x17dda90_0, 2, 1;
L_0x17eeec0 .part v0x17dda90_0, 0, 1;
S_0x17d0650 .scope module, "mux0" "TwoInMux" 2 89, 2 8, S_0x17d0000;
 .timescale -9 -12;
L_0x17ee450/d .functor NOT 1, L_0x17ee8f0, C4<0>, C4<0>, C4<0>;
L_0x17ee450 .delay (10000,10000,10000) L_0x17ee450/d;
L_0x17ee510/d .functor AND 1, L_0x17ee2f0, L_0x17ee450, C4<1>, C4<1>;
L_0x17ee510 .delay (20000,20000,20000) L_0x17ee510/d;
L_0x17ee620/d .functor AND 1, L_0x17ede80, L_0x17ee8f0, C4<1>, C4<1>;
L_0x17ee620 .delay (20000,20000,20000) L_0x17ee620/d;
L_0x17ee770/d .functor OR 1, L_0x17ee510, L_0x17ee620, C4<0>, C4<0>;
L_0x17ee770 .delay (20000,20000,20000) L_0x17ee770/d;
v0x17d0740_0 .net "S", 0 0, L_0x17ee8f0; 1 drivers
v0x17d0800_0 .alias "in0", 0 0, v0x17d0e90_0;
v0x17d08a0_0 .alias "in1", 0 0, v0x17d0d00_0;
v0x17d0940_0 .net "nS", 0 0, L_0x17ee450; 1 drivers
v0x17d09c0_0 .net "out0", 0 0, L_0x17ee510; 1 drivers
v0x17d0a60_0 .net "out1", 0 0, L_0x17ee620; 1 drivers
v0x17d0b40_0 .alias "outfinal", 0 0, v0x17c9ad0_0;
S_0x17d00f0 .scope module, "mux1" "TwoInMux" 2 90, 2 8, S_0x17d0000;
 .timescale -9 -12;
L_0x17ee990/d .functor NOT 1, L_0x17eeec0, C4<0>, C4<0>, C4<0>;
L_0x17ee990 .delay (10000,10000,10000) L_0x17ee990/d;
L_0x17eea50/d .functor AND 1, L_0x17ee770, L_0x17ee990, C4<1>, C4<1>;
L_0x17eea50 .delay (20000,20000,20000) L_0x17eea50/d;
L_0x17eeba0/d .functor AND 1, L_0x17edf70, L_0x17eeec0, C4<1>, C4<1>;
L_0x17eeba0 .delay (20000,20000,20000) L_0x17eeba0/d;
L_0x17eecf0/d .functor OR 1, L_0x17eea50, L_0x17eeba0, C4<0>, C4<0>;
L_0x17eecf0 .delay (20000,20000,20000) L_0x17eecf0/d;
v0x17d01e0_0 .net "S", 0 0, L_0x17eeec0; 1 drivers
v0x17d0260_0 .alias "in0", 0 0, v0x17c9ad0_0;
v0x17d02e0_0 .alias "in1", 0 0, v0x17d0db0_0;
v0x17d0380_0 .net "nS", 0 0, L_0x17ee990; 1 drivers
v0x17d0430_0 .net "out0", 0 0, L_0x17eea50; 1 drivers
v0x17d04d0_0 .net "out1", 0 0, L_0x17eeba0; 1 drivers
v0x17d05b0_0 .alias "outfinal", 0 0, v0x17c9a50_0;
S_0x17bb1b0 .scope module, "superalu" "Bitslice32" 3 31, 2 262, S_0x1782ed0;
 .timescale -9 -12;
P_0x17ba1f8 .param/l "size" 2 277, +C4<0100>;
v0x17cf380_0 .alias "A", 3 0, v0x17dc7b0_0;
v0x17cf570_0 .alias "AddSubSLTSum", 3 0, v0x17dd910_0;
v0x17cf5f0_0 .alias "AndNandOut", 3 0, v0x17dd990_0;
v0x17cf670_0 .alias "B", 3 0, v0x17dc8d0_0;
RS_0x7ff970b2cae8 .resolv tri, L_0x17f0b90, L_0x17f31f0, L_0x17f5be0, L_0x1805bf0;
v0x17cf720_0 .net8 "Cmd0Start", 3 0, RS_0x7ff970b2cae8; 4 drivers
RS_0x7ff970b2cb18 .resolv tri, L_0x17f1aa0, L_0x17f40d0, L_0x17f6ba0, L_0x18069b0;
v0x17cf7a0_0 .net8 "Cmd1Start", 3 0, RS_0x7ff970b2cb18; 4 drivers
v0x17cf820_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17cf8a0_0 .alias "OneBitFinalOut", 3 0, v0x17ddb10_0;
v0x17cf920_0 .alias "OrNorXorOut", 3 0, v0x17ddb90_0;
v0x17cf9a0_0 .alias "SLTflag", 0 0, v0x17ddc10_0;
v0x17cfa50_0 .alias "carryin", 3 0, v0x17dd400_0;
v0x17cfb00_0 .alias "carryout", 0 0, v0x17ddd10_0;
v0x17cfbb0_0 .alias "overflow", 0 0, v0x17ddd90_0;
v0x17cfc60_0 .alias "subtract", 3 0, v0x17dde10_0;
L_0x17f0b90 .part/pv L_0x17f09b0, 1, 1, 4;
L_0x17f0c30 .part v0x17dda90_0, 0, 1;
L_0x17f0d60 .part v0x17dda90_0, 1, 1;
L_0x17f0e90 .part RS_0x7ff970b2c6f8, 1, 1;
L_0x17f0f30 .part RS_0x7ff970b2c6f8, 1, 1;
L_0x17f0fd0 .part RS_0x7ff970b2b258, 1, 1;
L_0x17f11d0 .part RS_0x7ff970b2c6f8, 1, 1;
L_0x17f1aa0 .part/pv L_0x17f1890, 1, 1, 4;
L_0x17f1b90 .part v0x17dda90_0, 0, 1;
L_0x17f1cc0 .part v0x17dda90_0, 1, 1;
L_0x17f1e50 .part RS_0x7ff970b2b948, 1, 1;
L_0x17f2000 .part RS_0x7ff970b2b948, 1, 1;
L_0x17f20a0 .part RS_0x7ff970b2b258, 1, 1;
L_0x17f2140 .part RS_0x7ff970b2b258, 1, 1;
L_0x17f25a0 .part/pv L_0x17f2460, 1, 1, 4;
L_0x17f2690 .part v0x17dda90_0, 2, 1;
L_0x17f2730 .part RS_0x7ff970b2cae8, 1, 1;
L_0x17f2870 .part RS_0x7ff970b2cb18, 1, 1;
L_0x17f31f0 .part/pv L_0x17f2fe0, 2, 1, 4;
L_0x17f3290 .part v0x17dda90_0, 0, 1;
L_0x17f29b0 .part v0x17dda90_0, 1, 1;
L_0x17f3500 .part RS_0x7ff970b2c6f8, 2, 1;
L_0x17f33c0 .part RS_0x7ff970b2c6f8, 2, 1;
L_0x17f3660 .part RS_0x7ff970b2b258, 2, 1;
L_0x17f35a0 .part RS_0x7ff970b2c6f8, 2, 1;
L_0x17f40d0 .part/pv L_0x17f3ec0, 2, 1, 4;
L_0x17f3750 .part v0x17dda90_0, 0, 1;
L_0x17e2910 .part v0x17dda90_0, 1, 1;
L_0x17f4170 .part RS_0x7ff970b2b948, 2, 1;
L_0x17e2b30 .part RS_0x7ff970b2b948, 2, 1;
L_0x17e2a40 .part RS_0x7ff970b2b258, 2, 1;
L_0x17f4af0 .part RS_0x7ff970b2b258, 2, 1;
L_0x17f4f80 .part/pv L_0x17f4e40, 2, 1, 4;
L_0x17f5020 .part v0x17dda90_0, 2, 1;
L_0x17f4b90 .part RS_0x7ff970b2cae8, 2, 1;
L_0x17f5270 .part RS_0x7ff970b2cb18, 2, 1;
L_0x17f5be0 .part/pv L_0x17f59d0, 3, 1, 4;
L_0x17f5c80 .part v0x17dda90_0, 0, 1;
L_0x17f53a0 .part v0x17dda90_0, 1, 1;
L_0x17f5ef0 .part RS_0x7ff970b2c6f8, 3, 1;
L_0x17e85e0 .part RS_0x7ff970b2c6f8, 3, 1;
L_0x17f5db0 .part RS_0x7ff970b2b258, 3, 1;
L_0x17f6300 .part RS_0x7ff970b2c6f8, 3, 1;
L_0x17f6ba0 .part/pv L_0x17f6990, 3, 1, 4;
L_0x17f61a0 .part v0x17dda90_0, 0, 1;
L_0x17f6db0 .part v0x17dda90_0, 1, 1;
L_0x17f6c40 .part RS_0x7ff970b2b948, 3, 1;
L_0x17f6ce0 .part RS_0x7ff970b2b948, 3, 1;
L_0x17f7070 .part RS_0x7ff970b2b258, 3, 1;
L_0x17f7160 .part RS_0x7ff970b2b258, 3, 1;
L_0x17f7790 .part/pv L_0x17f7650, 3, 1, 4;
L_0x17f78c0 .part v0x17dda90_0, 2, 1;
L_0x17f7460 .part RS_0x7ff970b2cae8, 3, 1;
L_0x17f7500 .part RS_0x7ff970b2cb18, 3, 1;
L_0x1805bf0 .part/pv L_0x1805a10, 0, 1, 4;
L_0x1805c90 .part v0x17dda90_0, 0, 1;
L_0x17f7960 .part v0x17dda90_0, 1, 1;
L_0x1805f90 .part RS_0x7ff970b2c6f8, 0, 1;
L_0x1805dc0 .part RS_0x7ff970b2c6f8, 0, 1;
L_0x1805e60 .part RS_0x7ff970b2b258, 0, 1;
L_0x1806220 .part RS_0x7ff970b2c6f8, 0, 1;
L_0x18069b0 .part/pv L_0x18067d0, 0, 1, 4;
L_0x1806030 .part v0x17dda90_0, 0, 1;
L_0x1806160 .part v0x17dda90_0, 1, 1;
L_0x1806a50 .part RS_0x7ff970b2b948, 0, 1;
L_0x1806af0 .part RS_0x7ff970b2b948, 0, 1;
L_0x1806b90 .part RS_0x7ff970b2b258, 0, 1;
L_0x1806f50 .part RS_0x7ff970b2b258, 0, 1;
L_0x1807460 .part/pv L_0x1807320, 0, 1, 4;
L_0x1807500 .part v0x17dda90_0, 2, 1;
L_0x1807040 .part RS_0x7ff970b2cae8, 0, 1;
L_0x18077e0 .part RS_0x7ff970b2cb18, 0, 1;
S_0x17c9d40 .scope module, "trial" "AddSubSLT32" 2 282, 2 209, S_0x17bb1b0;
 .timescale -9 -12;
P_0x17c9e38 .param/l "size" 2 232, +C4<0100>;
L_0x17fcb80/d .functor OR 1, L_0x17fce40, C4<0>, C4<0>, C4<0>;
L_0x17fcb80 .delay (20000,20000,20000) L_0x17fcb80/d;
L_0x17fcff0/d .functor XOR 1, RS_0x7ff970b2c9f8, L_0x17fd0e0, C4<0>, C4<0>;
L_0x17fcff0 .delay (40000,40000,40000) L_0x17fcff0/d;
L_0x17fcd70/d .functor AND 1, L_0x17fd2b0, L_0x17fd350, C4<1>, C4<1>;
L_0x17fcd70 .delay (20000,20000,20000) L_0x17fcd70/d;
L_0x17fd180/d .functor NOT 1, RS_0x7ff970b2ca88, C4<0>, C4<0>, C4<0>;
L_0x17fd180 .delay (10000,10000,10000) L_0x17fd180/d;
L_0x17fd640/d .functor NOT 1, L_0x17fd6a0, C4<0>, C4<0>, C4<0>;
L_0x17fd640 .delay (10000,10000,10000) L_0x17fd640/d;
L_0x17fd740/d .functor AND 1, L_0x17fd180, L_0x17fd880, C4<1>, C4<1>;
L_0x17fd740 .delay (20000,20000,20000) L_0x17fd740/d;
L_0x17fd440/d .functor AND 1, RS_0x7ff970b2ca88, L_0x17fd640, C4<1>, C4<1>;
L_0x17fd440 .delay (20000,20000,20000) L_0x17fd440/d;
L_0x17fda70/d .functor AND 1, L_0x17fd740, L_0x17fcd70, C4<1>, C4<1>;
L_0x17fda70 .delay (20000,20000,20000) L_0x17fda70/d;
L_0x17fdbb0/d .functor AND 1, L_0x17fd440, L_0x17fcd70, C4<1>, C4<1>;
L_0x17fdbb0 .delay (20000,20000,20000) L_0x17fdbb0/d;
L_0x17fdcd0/d .functor OR 1, L_0x17fda70, L_0x17fdbb0, C4<0>, C4<0>;
L_0x17fdcd0 .delay (20000,20000,20000) L_0x17fdcd0/d;
v0x17ce4a0_0 .alias "A", 3 0, v0x17dc7b0_0;
v0x17ce540_0 .alias "AddSubSLTSum", 3 0, v0x17dd910_0;
v0x17ce5e0_0 .alias "B", 3 0, v0x17dc8d0_0;
RS_0x7ff970b2c728 .resolv tri, L_0x17f8af0, L_0x17f9f10, L_0x17fb310, L_0x17fc8f0;
v0x17ce6b0_0 .net8 "CarryoutWire", 3 0, RS_0x7ff970b2c728; 4 drivers
v0x17ce730_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17ce7b0_0 .net "Res0OF1", 0 0, L_0x17fd440; 1 drivers
v0x17ce850_0 .net "Res1OF0", 0 0, L_0x17fd740; 1 drivers
v0x17ce8f0_0 .alias "SLTflag", 0 0, v0x17ddc10_0;
v0x17ce9e0_0 .net "SLTflag0", 0 0, L_0x17fda70; 1 drivers
v0x17cea80_0 .net "SLTflag1", 0 0, L_0x17fdbb0; 1 drivers
v0x17ceb20_0 .net "SLTon", 0 0, L_0x17fcd70; 1 drivers
v0x17cebc0_0 .net *"_s40", 0 0, L_0x17fce40; 1 drivers
v0x17cec60_0 .net/s *"_s41", 0 0, C4<0>; 1 drivers
v0x17ced00_0 .net *"_s44", 0 0, L_0x17fd0e0; 1 drivers
v0x17cee20_0 .net *"_s46", 0 0, L_0x17fd2b0; 1 drivers
v0x17ceec0_0 .net *"_s48", 0 0, L_0x17fd350; 1 drivers
v0x17ced80_0 .net *"_s50", 0 0, L_0x17fd6a0; 1 drivers
v0x17cf010_0 .net *"_s52", 0 0, L_0x17fd880; 1 drivers
v0x17cf130_0 .alias "carryin", 3 0, v0x17dd400_0;
v0x17cf1b0_0 .alias "carryout", 0 0, v0x17ddd10_0;
v0x17cf090_0 .net "nAddSubSLTSum", 0 0, L_0x17fd640; 1 drivers
v0x17cf2e0_0 .net "nOF", 0 0, L_0x17fd180; 1 drivers
v0x17cf230_0 .alias "overflow", 0 0, v0x17ddd90_0;
v0x17cf420_0 .alias "subtract", 3 0, v0x17dde10_0;
L_0x17f8a00 .part/pv L_0x17f8570, 1, 1, 4;
L_0x17f8af0 .part/pv L_0x17f88c0, 1, 1, 4;
L_0x17f8be0 .part/pv L_0x17f82a0, 1, 1, 4;
L_0x17f8cd0 .part v0x17dd890_0, 1, 1;
L_0x17f8d70 .part v0x17dda10_0, 1, 1;
L_0x17f8ea0 .part RS_0x7ff970b2c728, 0, 1;
L_0x17f9e20 .part/pv L_0x17f9990, 2, 1, 4;
L_0x17f9f10 .part/pv L_0x17f9ce0, 2, 1, 4;
L_0x17fa050 .part/pv L_0x17f96c0, 2, 1, 4;
L_0x17fa140 .part v0x17dd890_0, 2, 1;
L_0x17fa240 .part v0x17dda10_0, 2, 1;
L_0x17fa370 .part RS_0x7ff970b2c728, 1, 1;
L_0x17fb220 .part/pv L_0x17fad90, 3, 1, 4;
L_0x17fb310 .part/pv L_0x17fb0e0, 3, 1, 4;
L_0x17fb480 .part/pv L_0x17faac0, 3, 1, 4;
L_0x17fb570 .part v0x17dd890_0, 3, 1;
L_0x17fb6a0 .part v0x17dda10_0, 3, 1;
L_0x17fb7d0 .part RS_0x7ff970b2c728, 2, 1;
L_0x17fc800 .part/pv L_0x17fc330, 0, 1, 4;
L_0x17fc8f0 .part/pv L_0x17fc6a0, 0, 1, 4;
L_0x17fb870 .part/pv L_0x17fc060, 0, 1, 4;
L_0x17fcae0 .part v0x17dd890_0, 0, 1;
L_0x17fc9e0 .part v0x17dda10_0, 0, 1;
L_0x17fccd0 .part RS_0x7ff970b2cab8, 0, 1;
L_0x17fce40 .part RS_0x7ff970b2c728, 3, 1;
L_0x17fd0e0 .part RS_0x7ff970b2c728, 2, 1;
L_0x17fd2b0 .part v0x17dda90_0, 1, 1;
L_0x17fd350 .part RS_0x7ff970b2cab8, 0, 1;
L_0x17fd6a0 .part RS_0x7ff970b2c6f8, 3, 1;
L_0x17fd880 .part RS_0x7ff970b2c6f8, 3, 1;
S_0x17cd490 .scope module, "attempt2" "MiddleAddSubSLT" 2 229, 2 95, S_0x17c9d40;
 .timescale -9 -12;
L_0x17fb610/d .functor NOT 1, L_0x17fc9e0, C4<0>, C4<0>, C4<0>;
L_0x17fb610 .delay (10000,10000,10000) L_0x17fb610/d;
L_0x17fbf00/d .functor NOT 1, L_0x17fbfc0, C4<0>, C4<0>, C4<0>;
L_0x17fbf00 .delay (10000,10000,10000) L_0x17fbf00/d;
L_0x17fc060/d .functor AND 1, L_0x17fc1a0, L_0x17fbf00, C4<1>, C4<1>;
L_0x17fc060 .delay (20000,20000,20000) L_0x17fc060/d;
L_0x17fc240/d .functor XOR 1, L_0x17fcae0, L_0x17fbc90, C4<0>, C4<0>;
L_0x17fc240 .delay (40000,40000,40000) L_0x17fc240/d;
L_0x17fc330/d .functor XOR 1, L_0x17fc240, L_0x17fccd0, C4<0>, C4<0>;
L_0x17fc330 .delay (40000,40000,40000) L_0x17fc330/d;
L_0x17fc420/d .functor AND 1, L_0x17fcae0, L_0x17fbc90, C4<1>, C4<1>;
L_0x17fc420 .delay (20000,20000,20000) L_0x17fc420/d;
L_0x17fc590/d .functor AND 1, L_0x17fc240, L_0x17fccd0, C4<1>, C4<1>;
L_0x17fc590 .delay (20000,20000,20000) L_0x17fc590/d;
L_0x17fc6a0/d .functor OR 1, L_0x17fc420, L_0x17fc590, C4<0>, C4<0>;
L_0x17fc6a0 .delay (20000,20000,20000) L_0x17fc6a0/d;
v0x17cdb00_0 .net "A", 0 0, L_0x17fcae0; 1 drivers
v0x17cdbc0_0 .net "AandB", 0 0, L_0x17fc420; 1 drivers
v0x17cdc60_0 .net "AddSubSLTSum", 0 0, L_0x17fc330; 1 drivers
v0x17cdd00_0 .net "AxorB", 0 0, L_0x17fc240; 1 drivers
v0x17cdd80_0 .net "B", 0 0, L_0x17fc9e0; 1 drivers
v0x17cde30_0 .net "BornB", 0 0, L_0x17fbc90; 1 drivers
v0x17cdef0_0 .net "CINandAxorB", 0 0, L_0x17fc590; 1 drivers
v0x17cdf70_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17cdff0_0 .net *"_s3", 0 0, L_0x17fbfc0; 1 drivers
v0x17ce070_0 .net *"_s5", 0 0, L_0x17fc1a0; 1 drivers
v0x17ce110_0 .net "carryin", 0 0, L_0x17fccd0; 1 drivers
v0x17ce1b0_0 .net "carryout", 0 0, L_0x17fc6a0; 1 drivers
v0x17ce250_0 .net "nB", 0 0, L_0x17fb610; 1 drivers
v0x17ce300_0 .net "nCmd2", 0 0, L_0x17fbf00; 1 drivers
v0x17ce400_0 .net "subtract", 0 0, L_0x17fc060; 1 drivers
L_0x17fbe60 .part v0x17dda90_0, 0, 1;
L_0x17fbfc0 .part v0x17dda90_0, 2, 1;
L_0x17fc1a0 .part v0x17dda90_0, 0, 1;
S_0x17cd580 .scope module, "mux0" "TwoInMux" 2 111, 2 8, S_0x17cd490;
 .timescale -9 -12;
L_0x17fb9b0/d .functor NOT 1, L_0x17fbe60, C4<0>, C4<0>, C4<0>;
L_0x17fb9b0 .delay (10000,10000,10000) L_0x17fb9b0/d;
L_0x17fba70/d .functor AND 1, L_0x17fc9e0, L_0x17fb9b0, C4<1>, C4<1>;
L_0x17fba70 .delay (20000,20000,20000) L_0x17fba70/d;
L_0x17fbb80/d .functor AND 1, L_0x17fb610, L_0x17fbe60, C4<1>, C4<1>;
L_0x17fbb80 .delay (20000,20000,20000) L_0x17fbb80/d;
L_0x17fbc90/d .functor OR 1, L_0x17fba70, L_0x17fbb80, C4<0>, C4<0>;
L_0x17fbc90 .delay (20000,20000,20000) L_0x17fbc90/d;
v0x17cd670_0 .net "S", 0 0, L_0x17fbe60; 1 drivers
v0x17cd730_0 .alias "in0", 0 0, v0x17cdd80_0;
v0x17cd7d0_0 .alias "in1", 0 0, v0x17ce250_0;
v0x17cd870_0 .net "nS", 0 0, L_0x17fb9b0; 1 drivers
v0x17cd920_0 .net "out0", 0 0, L_0x17fba70; 1 drivers
v0x17cd9c0_0 .net "out1", 0 0, L_0x17fbb80; 1 drivers
v0x17cda60_0 .alias "outfinal", 0 0, v0x17cde30_0;
S_0x17cc2f0 .scope generate, "addbits[1]" "addbits[1]" 2 234, 2 234, S_0x17c9d40;
 .timescale -9 -12;
P_0x17cbd08 .param/l "i" 2 234, +C4<01>;
S_0x17cc460 .scope module, "attempt" "MiddleAddSubSLT" 2 236, 2 95, S_0x17cc2f0;
 .timescale -9 -12;
L_0x17f7b20/d .functor NOT 1, L_0x17f8d70, C4<0>, C4<0>, C4<0>;
L_0x17f7b20 .delay (10000,10000,10000) L_0x17f7b20/d;
L_0x17f8160/d .functor NOT 1, L_0x17f8200, C4<0>, C4<0>, C4<0>;
L_0x17f8160 .delay (10000,10000,10000) L_0x17f8160/d;
L_0x17f82a0/d .functor AND 1, L_0x17f83e0, L_0x17f8160, C4<1>, C4<1>;
L_0x17f82a0 .delay (20000,20000,20000) L_0x17f82a0/d;
L_0x17f8480/d .functor XOR 1, L_0x17f8cd0, L_0x17f7f30, C4<0>, C4<0>;
L_0x17f8480 .delay (40000,40000,40000) L_0x17f8480/d;
L_0x17f8570/d .functor XOR 1, L_0x17f8480, L_0x17f8ea0, C4<0>, C4<0>;
L_0x17f8570 .delay (40000,40000,40000) L_0x17f8570/d;
L_0x17f8660/d .functor AND 1, L_0x17f8cd0, L_0x17f7f30, C4<1>, C4<1>;
L_0x17f8660 .delay (20000,20000,20000) L_0x17f8660/d;
L_0x17f87d0/d .functor AND 1, L_0x17f8480, L_0x17f8ea0, C4<1>, C4<1>;
L_0x17f87d0 .delay (20000,20000,20000) L_0x17f87d0/d;
L_0x17f88c0/d .functor OR 1, L_0x17f8660, L_0x17f87d0, C4<0>, C4<0>;
L_0x17f88c0 .delay (20000,20000,20000) L_0x17f88c0/d;
v0x17ccaf0_0 .net "A", 0 0, L_0x17f8cd0; 1 drivers
v0x17ccbb0_0 .net "AandB", 0 0, L_0x17f8660; 1 drivers
v0x17ccc50_0 .net "AddSubSLTSum", 0 0, L_0x17f8570; 1 drivers
v0x17cccf0_0 .net "AxorB", 0 0, L_0x17f8480; 1 drivers
v0x17ccd70_0 .net "B", 0 0, L_0x17f8d70; 1 drivers
v0x17cce20_0 .net "BornB", 0 0, L_0x17f7f30; 1 drivers
v0x17ccee0_0 .net "CINandAxorB", 0 0, L_0x17f87d0; 1 drivers
v0x17ccf60_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17ccfe0_0 .net *"_s3", 0 0, L_0x17f8200; 1 drivers
v0x17cd060_0 .net *"_s5", 0 0, L_0x17f83e0; 1 drivers
v0x17cd100_0 .net "carryin", 0 0, L_0x17f8ea0; 1 drivers
v0x17cd1a0_0 .net "carryout", 0 0, L_0x17f88c0; 1 drivers
v0x17cd240_0 .net "nB", 0 0, L_0x17f7b20; 1 drivers
v0x17cd2f0_0 .net "nCmd2", 0 0, L_0x17f8160; 1 drivers
v0x17cd3f0_0 .net "subtract", 0 0, L_0x17f82a0; 1 drivers
L_0x17f80c0 .part v0x17dda90_0, 0, 1;
L_0x17f8200 .part v0x17dda90_0, 2, 1;
L_0x17f83e0 .part v0x17dda90_0, 0, 1;
S_0x17cc550 .scope module, "mux0" "TwoInMux" 2 111, 2 8, S_0x17cc460;
 .timescale -9 -12;
L_0x17f7cb0/d .functor NOT 1, L_0x17f80c0, C4<0>, C4<0>, C4<0>;
L_0x17f7cb0 .delay (10000,10000,10000) L_0x17f7cb0/d;
L_0x17f7d50/d .functor AND 1, L_0x17f8d70, L_0x17f7cb0, C4<1>, C4<1>;
L_0x17f7d50 .delay (20000,20000,20000) L_0x17f7d50/d;
L_0x17f7e40/d .functor AND 1, L_0x17f7b20, L_0x17f80c0, C4<1>, C4<1>;
L_0x17f7e40 .delay (20000,20000,20000) L_0x17f7e40/d;
L_0x17f7f30/d .functor OR 1, L_0x17f7d50, L_0x17f7e40, C4<0>, C4<0>;
L_0x17f7f30 .delay (20000,20000,20000) L_0x17f7f30/d;
v0x17cc640_0 .net "S", 0 0, L_0x17f80c0; 1 drivers
v0x17cc6e0_0 .alias "in0", 0 0, v0x17ccd70_0;
v0x17cc780_0 .alias "in1", 0 0, v0x17cd240_0;
v0x17cc820_0 .net "nS", 0 0, L_0x17f7cb0; 1 drivers
v0x17cc8d0_0 .net "out0", 0 0, L_0x17f7d50; 1 drivers
v0x17cc970_0 .net "out1", 0 0, L_0x17f7e40; 1 drivers
v0x17cca50_0 .alias "outfinal", 0 0, v0x17cce20_0;
S_0x17cb150 .scope generate, "addbits[2]" "addbits[2]" 2 234, 2 234, S_0x17c9d40;
 .timescale -9 -12;
P_0x17caa48 .param/l "i" 2 234, +C4<010>;
S_0x17cb2c0 .scope module, "attempt" "MiddleAddSubSLT" 2 236, 2 95, S_0x17cb150;
 .timescale -9 -12;
L_0x17f8f40/d .functor NOT 1, L_0x17fa240, C4<0>, C4<0>, C4<0>;
L_0x17f8f40 .delay (10000,10000,10000) L_0x17f8f40/d;
L_0x17f9580/d .functor NOT 1, L_0x17f9620, C4<0>, C4<0>, C4<0>;
L_0x17f9580 .delay (10000,10000,10000) L_0x17f9580/d;
L_0x17f96c0/d .functor AND 1, L_0x17f9800, L_0x17f9580, C4<1>, C4<1>;
L_0x17f96c0 .delay (20000,20000,20000) L_0x17f96c0/d;
L_0x17f98a0/d .functor XOR 1, L_0x17fa140, L_0x17f9350, C4<0>, C4<0>;
L_0x17f98a0 .delay (40000,40000,40000) L_0x17f98a0/d;
L_0x17f9990/d .functor XOR 1, L_0x17f98a0, L_0x17fa370, C4<0>, C4<0>;
L_0x17f9990 .delay (40000,40000,40000) L_0x17f9990/d;
L_0x17f9a80/d .functor AND 1, L_0x17fa140, L_0x17f9350, C4<1>, C4<1>;
L_0x17f9a80 .delay (20000,20000,20000) L_0x17f9a80/d;
L_0x17f9bf0/d .functor AND 1, L_0x17f98a0, L_0x17fa370, C4<1>, C4<1>;
L_0x17f9bf0 .delay (20000,20000,20000) L_0x17f9bf0/d;
L_0x17f9ce0/d .functor OR 1, L_0x17f9a80, L_0x17f9bf0, C4<0>, C4<0>;
L_0x17f9ce0 .delay (20000,20000,20000) L_0x17f9ce0/d;
v0x17cb950_0 .net "A", 0 0, L_0x17fa140; 1 drivers
v0x17cba10_0 .net "AandB", 0 0, L_0x17f9a80; 1 drivers
v0x17cbab0_0 .net "AddSubSLTSum", 0 0, L_0x17f9990; 1 drivers
v0x17cbb50_0 .net "AxorB", 0 0, L_0x17f98a0; 1 drivers
v0x17cbbd0_0 .net "B", 0 0, L_0x17fa240; 1 drivers
v0x17cbc80_0 .net "BornB", 0 0, L_0x17f9350; 1 drivers
v0x17cbd40_0 .net "CINandAxorB", 0 0, L_0x17f9bf0; 1 drivers
v0x17cbdc0_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17cbe40_0 .net *"_s3", 0 0, L_0x17f9620; 1 drivers
v0x17cbec0_0 .net *"_s5", 0 0, L_0x17f9800; 1 drivers
v0x17cbf60_0 .net "carryin", 0 0, L_0x17fa370; 1 drivers
v0x17cc000_0 .net "carryout", 0 0, L_0x17f9ce0; 1 drivers
v0x17cc0a0_0 .net "nB", 0 0, L_0x17f8f40; 1 drivers
v0x17cc150_0 .net "nCmd2", 0 0, L_0x17f9580; 1 drivers
v0x17cc250_0 .net "subtract", 0 0, L_0x17f96c0; 1 drivers
L_0x17f94e0 .part v0x17dda90_0, 0, 1;
L_0x17f9620 .part v0x17dda90_0, 2, 1;
L_0x17f9800 .part v0x17dda90_0, 0, 1;
S_0x17cb3b0 .scope module, "mux0" "TwoInMux" 2 111, 2 8, S_0x17cb2c0;
 .timescale -9 -12;
L_0x17f90d0/d .functor NOT 1, L_0x17f94e0, C4<0>, C4<0>, C4<0>;
L_0x17f90d0 .delay (10000,10000,10000) L_0x17f90d0/d;
L_0x17f9170/d .functor AND 1, L_0x17fa240, L_0x17f90d0, C4<1>, C4<1>;
L_0x17f9170 .delay (20000,20000,20000) L_0x17f9170/d;
L_0x17f9260/d .functor AND 1, L_0x17f8f40, L_0x17f94e0, C4<1>, C4<1>;
L_0x17f9260 .delay (20000,20000,20000) L_0x17f9260/d;
L_0x17f9350/d .functor OR 1, L_0x17f9170, L_0x17f9260, C4<0>, C4<0>;
L_0x17f9350 .delay (20000,20000,20000) L_0x17f9350/d;
v0x17cb4a0_0 .net "S", 0 0, L_0x17f94e0; 1 drivers
v0x17cb540_0 .alias "in0", 0 0, v0x17cbbd0_0;
v0x17cb5e0_0 .alias "in1", 0 0, v0x17cc0a0_0;
v0x17cb680_0 .net "nS", 0 0, L_0x17f90d0; 1 drivers
v0x17cb730_0 .net "out0", 0 0, L_0x17f9170; 1 drivers
v0x17cb7d0_0 .net "out1", 0 0, L_0x17f9260; 1 drivers
v0x17cb8b0_0 .alias "outfinal", 0 0, v0x17cbc80_0;
S_0x17c9eb0 .scope generate, "addbits[3]" "addbits[3]" 2 234, 2 234, S_0x17c9d40;
 .timescale -9 -12;
P_0x17c9fa8 .param/l "i" 2 234, +C4<011>;
S_0x17ca020 .scope module, "attempt" "MiddleAddSubSLT" 2 236, 2 95, S_0x17c9eb0;
 .timescale -9 -12;
L_0x17fa1e0/d .functor NOT 1, L_0x17fb6a0, C4<0>, C4<0>, C4<0>;
L_0x17fa1e0 .delay (10000,10000,10000) L_0x17fa1e0/d;
L_0x17fa980/d .functor NOT 1, L_0x17faa20, C4<0>, C4<0>, C4<0>;
L_0x17fa980 .delay (10000,10000,10000) L_0x17fa980/d;
L_0x17faac0/d .functor AND 1, L_0x17fac00, L_0x17fa980, C4<1>, C4<1>;
L_0x17faac0 .delay (20000,20000,20000) L_0x17faac0/d;
L_0x17faca0/d .functor XOR 1, L_0x17fb570, L_0x17fa750, C4<0>, C4<0>;
L_0x17faca0 .delay (40000,40000,40000) L_0x17faca0/d;
L_0x17fad90/d .functor XOR 1, L_0x17faca0, L_0x17fb7d0, C4<0>, C4<0>;
L_0x17fad90 .delay (40000,40000,40000) L_0x17fad90/d;
L_0x17fae80/d .functor AND 1, L_0x17fb570, L_0x17fa750, C4<1>, C4<1>;
L_0x17fae80 .delay (20000,20000,20000) L_0x17fae80/d;
L_0x17faff0/d .functor AND 1, L_0x17faca0, L_0x17fb7d0, C4<1>, C4<1>;
L_0x17faff0 .delay (20000,20000,20000) L_0x17faff0/d;
L_0x17fb0e0/d .functor OR 1, L_0x17fae80, L_0x17faff0, C4<0>, C4<0>;
L_0x17fb0e0 .delay (20000,20000,20000) L_0x17fb0e0/d;
v0x17ca690_0 .net "A", 0 0, L_0x17fb570; 1 drivers
v0x17ca750_0 .net "AandB", 0 0, L_0x17fae80; 1 drivers
v0x17ca7f0_0 .net "AddSubSLTSum", 0 0, L_0x17fad90; 1 drivers
v0x17ca890_0 .net "AxorB", 0 0, L_0x17faca0; 1 drivers
v0x17ca910_0 .net "B", 0 0, L_0x17fb6a0; 1 drivers
v0x17ca9c0_0 .net "BornB", 0 0, L_0x17fa750; 1 drivers
v0x17caa80_0 .net "CINandAxorB", 0 0, L_0x17faff0; 1 drivers
v0x17cab00_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17cabd0_0 .net *"_s3", 0 0, L_0x17faa20; 1 drivers
v0x17cac50_0 .net *"_s5", 0 0, L_0x17fac00; 1 drivers
v0x17cad50_0 .net "carryin", 0 0, L_0x17fb7d0; 1 drivers
v0x17cadf0_0 .net "carryout", 0 0, L_0x17fb0e0; 1 drivers
v0x17caf00_0 .net "nB", 0 0, L_0x17fa1e0; 1 drivers
v0x17cafb0_0 .net "nCmd2", 0 0, L_0x17fa980; 1 drivers
v0x17cb0b0_0 .net "subtract", 0 0, L_0x17faac0; 1 drivers
L_0x17fa8e0 .part v0x17dda90_0, 0, 1;
L_0x17faa20 .part v0x17dda90_0, 2, 1;
L_0x17fac00 .part v0x17dda90_0, 0, 1;
S_0x17ca110 .scope module, "mux0" "TwoInMux" 2 111, 2 8, S_0x17ca020;
 .timescale -9 -12;
L_0x17fa510/d .functor NOT 1, L_0x17fa8e0, C4<0>, C4<0>, C4<0>;
L_0x17fa510 .delay (10000,10000,10000) L_0x17fa510/d;
L_0x17fa570/d .functor AND 1, L_0x17fb6a0, L_0x17fa510, C4<1>, C4<1>;
L_0x17fa570 .delay (20000,20000,20000) L_0x17fa570/d;
L_0x17fa660/d .functor AND 1, L_0x17fa1e0, L_0x17fa8e0, C4<1>, C4<1>;
L_0x17fa660 .delay (20000,20000,20000) L_0x17fa660/d;
L_0x17fa750/d .functor OR 1, L_0x17fa570, L_0x17fa660, C4<0>, C4<0>;
L_0x17fa750 .delay (20000,20000,20000) L_0x17fa750/d;
v0x17ca200_0 .net "S", 0 0, L_0x17fa8e0; 1 drivers
v0x17ca280_0 .alias "in0", 0 0, v0x17ca910_0;
v0x17ca320_0 .alias "in1", 0 0, v0x17caf00_0;
v0x17ca3c0_0 .net "nS", 0 0, L_0x17fa510; 1 drivers
v0x17ca470_0 .net "out0", 0 0, L_0x17fa570; 1 drivers
v0x17ca510_0 .net "out1", 0 0, L_0x17fa660; 1 drivers
v0x17ca5f0_0 .alias "outfinal", 0 0, v0x17ca9c0_0;
S_0x17c6b90 .scope module, "trial1" "AndNand32" 2 283, 2 157, S_0x17bb1b0;
 .timescale -9 -12;
P_0x17c6618 .param/l "size" 2 165, +C4<0100>;
v0x17c6a80_0 .alias "A", 3 0, v0x17dc7b0_0;
v0x17c9b60_0 .alias "AndNandOut", 3 0, v0x17dd990_0;
v0x17c9be0_0 .alias "B", 3 0, v0x17dc8d0_0;
v0x17c9c90_0 .alias "Command", 2 0, v0x17dc9d0_0;
L_0x17fe630 .part/pv L_0x17fe3c0, 1, 1, 4;
L_0x17fe6f0 .part v0x17dd890_0, 1, 1;
L_0x17fe790 .part v0x17dda10_0, 1, 1;
L_0x17ff0a0 .part/pv L_0x17fee30, 2, 1, 4;
L_0x17ff140 .part v0x17dd890_0, 2, 1;
L_0x17ff1e0 .part v0x17dda10_0, 2, 1;
L_0x17ffb10 .part/pv L_0x17ff8a0, 3, 1, 4;
L_0x17f1ef0 .part v0x17dd890_0, 3, 1;
L_0x17ffdc0 .part v0x17dda10_0, 3, 1;
L_0x1800670 .part/pv L_0x1800400, 0, 1, 4;
L_0x1800770 .part v0x17dd890_0, 0, 1;
L_0x1800810 .part v0x17dda10_0, 0, 1;
S_0x17c9020 .scope module, "attempt2" "AndNand" 2 170, 2 53, S_0x17c6b90;
 .timescale -9 -12;
L_0x17ffeb0/d .functor NAND 1, L_0x1800770, L_0x1800810, C4<1>, C4<1>;
L_0x17ffeb0 .delay (10000,10000,10000) L_0x17ffeb0/d;
L_0x17fffb0/d .functor NOT 1, L_0x17ffeb0, C4<0>, C4<0>, C4<0>;
L_0x17fffb0 .delay (10000,10000,10000) L_0x17fffb0/d;
v0x17c9640_0 .net "A", 0 0, L_0x1800770; 1 drivers
v0x17c9700_0 .net "AandB", 0 0, L_0x17fffb0; 1 drivers
v0x17c9780_0 .net "AnandB", 0 0, L_0x17ffeb0; 1 drivers
v0x17c9830_0 .net "AndNandOut", 0 0, L_0x1800400; 1 drivers
v0x17c9910_0 .net "B", 0 0, L_0x1800810; 1 drivers
v0x17c9990_0 .alias "Command", 2 0, v0x17dc9d0_0;
L_0x18005d0 .part v0x17dda90_0, 0, 1;
S_0x17c9110 .scope module, "potato" "TwoInMux" 2 66, 2 8, S_0x17c9020;
 .timescale -9 -12;
L_0x18000e0/d .functor NOT 1, L_0x18005d0, C4<0>, C4<0>, C4<0>;
L_0x18000e0 .delay (10000,10000,10000) L_0x18000e0/d;
L_0x18001a0/d .functor AND 1, L_0x17fffb0, L_0x18000e0, C4<1>, C4<1>;
L_0x18001a0 .delay (20000,20000,20000) L_0x18001a0/d;
L_0x18002b0/d .functor AND 1, L_0x17ffeb0, L_0x18005d0, C4<1>, C4<1>;
L_0x18002b0 .delay (20000,20000,20000) L_0x18002b0/d;
L_0x1800400/d .functor OR 1, L_0x18001a0, L_0x18002b0, C4<0>, C4<0>;
L_0x1800400 .delay (20000,20000,20000) L_0x1800400/d;
v0x17c9200_0 .net "S", 0 0, L_0x18005d0; 1 drivers
v0x17c9280_0 .alias "in0", 0 0, v0x17c9700_0;
v0x17c9300_0 .alias "in1", 0 0, v0x17c9780_0;
v0x17c93a0_0 .net "nS", 0 0, L_0x18000e0; 1 drivers
v0x17c9420_0 .net "out0", 0 0, L_0x18001a0; 1 drivers
v0x17c94c0_0 .net "out1", 0 0, L_0x18002b0; 1 drivers
v0x17c95a0_0 .alias "outfinal", 0 0, v0x17c9830_0;
S_0x17c8450 .scope generate, "andbits[1]" "andbits[1]" 2 173, 2 173, S_0x17c6b90;
 .timescale -9 -12;
P_0x17c8548 .param/l "i" 2 173, +C4<01>;
S_0x17c85e0 .scope module, "attempt" "AndNand" 2 175, 2 53, S_0x17c8450;
 .timescale -9 -12;
L_0x17fdeb0/d .functor NAND 1, L_0x17fe6f0, L_0x17fe790, C4<1>, C4<1>;
L_0x17fdeb0 .delay (10000,10000,10000) L_0x17fdeb0/d;
L_0x17fdf70/d .functor NOT 1, L_0x17fdeb0, C4<0>, C4<0>, C4<0>;
L_0x17fdf70 .delay (10000,10000,10000) L_0x17fdf70/d;
v0x17c8c40_0 .net "A", 0 0, L_0x17fe6f0; 1 drivers
v0x17c8d00_0 .net "AandB", 0 0, L_0x17fdf70; 1 drivers
v0x17c8d80_0 .net "AnandB", 0 0, L_0x17fdeb0; 1 drivers
v0x17c8e00_0 .net "AndNandOut", 0 0, L_0x17fe3c0; 1 drivers
v0x17c8ee0_0 .net "B", 0 0, L_0x17fe790; 1 drivers
v0x17c8f60_0 .alias "Command", 2 0, v0x17dc9d0_0;
L_0x17fe590 .part v0x17dda90_0, 0, 1;
S_0x17c86d0 .scope module, "potato" "TwoInMux" 2 66, 2 8, S_0x17c85e0;
 .timescale -9 -12;
L_0x17fe0a0/d .functor NOT 1, L_0x17fe590, C4<0>, C4<0>, C4<0>;
L_0x17fe0a0 .delay (10000,10000,10000) L_0x17fe0a0/d;
L_0x17fe160/d .functor AND 1, L_0x17fdf70, L_0x17fe0a0, C4<1>, C4<1>;
L_0x17fe160 .delay (20000,20000,20000) L_0x17fe160/d;
L_0x17fe270/d .functor AND 1, L_0x17fdeb0, L_0x17fe590, C4<1>, C4<1>;
L_0x17fe270 .delay (20000,20000,20000) L_0x17fe270/d;
L_0x17fe3c0/d .functor OR 1, L_0x17fe160, L_0x17fe270, C4<0>, C4<0>;
L_0x17fe3c0 .delay (20000,20000,20000) L_0x17fe3c0/d;
v0x17c87c0_0 .net "S", 0 0, L_0x17fe590; 1 drivers
v0x17c8860_0 .alias "in0", 0 0, v0x17c8d00_0;
v0x17c8900_0 .alias "in1", 0 0, v0x17c8d80_0;
v0x17c89a0_0 .net "nS", 0 0, L_0x17fe0a0; 1 drivers
v0x17c8a20_0 .net "out0", 0 0, L_0x17fe160; 1 drivers
v0x17c8ac0_0 .net "out1", 0 0, L_0x17fe270; 1 drivers
v0x17c8ba0_0 .alias "outfinal", 0 0, v0x17c8e00_0;
S_0x17c7930 .scope generate, "andbits[2]" "andbits[2]" 2 173, 2 173, S_0x17c6b90;
 .timescale -9 -12;
P_0x17c7a28 .param/l "i" 2 173, +C4<010>;
S_0x17c7aa0 .scope module, "attempt" "AndNand" 2 175, 2 53, S_0x17c7930;
 .timescale -9 -12;
L_0x17fe880/d .functor NAND 1, L_0x17ff140, L_0x17ff1e0, C4<1>, C4<1>;
L_0x17fe880 .delay (10000,10000,10000) L_0x17fe880/d;
L_0x17fe9e0/d .functor NOT 1, L_0x17fe880, C4<0>, C4<0>, C4<0>;
L_0x17fe9e0 .delay (10000,10000,10000) L_0x17fe9e0/d;
v0x17c8060_0 .net "A", 0 0, L_0x17ff140; 1 drivers
v0x17c8100_0 .net "AandB", 0 0, L_0x17fe9e0; 1 drivers
v0x17c81b0_0 .net "AnandB", 0 0, L_0x17fe880; 1 drivers
v0x17c8260_0 .net "AndNandOut", 0 0, L_0x17fee30; 1 drivers
v0x17c8310_0 .net "B", 0 0, L_0x17ff1e0; 1 drivers
v0x17c8390_0 .alias "Command", 2 0, v0x17dc9d0_0;
L_0x17ff000 .part v0x17dda90_0, 0, 1;
S_0x17c7b90 .scope module, "potato" "TwoInMux" 2 66, 2 8, S_0x17c7aa0;
 .timescale -9 -12;
L_0x17feb10/d .functor NOT 1, L_0x17ff000, C4<0>, C4<0>, C4<0>;
L_0x17feb10 .delay (10000,10000,10000) L_0x17feb10/d;
L_0x17febd0/d .functor AND 1, L_0x17fe9e0, L_0x17feb10, C4<1>, C4<1>;
L_0x17febd0 .delay (20000,20000,20000) L_0x17febd0/d;
L_0x17fece0/d .functor AND 1, L_0x17fe880, L_0x17ff000, C4<1>, C4<1>;
L_0x17fece0 .delay (20000,20000,20000) L_0x17fece0/d;
L_0x17fee30/d .functor OR 1, L_0x17febd0, L_0x17fece0, C4<0>, C4<0>;
L_0x17fee30 .delay (20000,20000,20000) L_0x17fee30/d;
v0x17c7c80_0 .net "S", 0 0, L_0x17ff000; 1 drivers
v0x17c7d00_0 .alias "in0", 0 0, v0x17c8100_0;
v0x17c7da0_0 .alias "in1", 0 0, v0x17c81b0_0;
v0x17c7e40_0 .net "nS", 0 0, L_0x17feb10; 1 drivers
v0x17c7ec0_0 .net "out0", 0 0, L_0x17febd0; 1 drivers
v0x17c7f60_0 .net "out1", 0 0, L_0x17fece0; 1 drivers
v0x17c7fe0_0 .alias "outfinal", 0 0, v0x17c8260_0;
S_0x17c6d00 .scope generate, "andbits[3]" "andbits[3]" 2 173, 2 173, S_0x17c6b90;
 .timescale -9 -12;
P_0x17c6df8 .param/l "i" 2 173, +C4<011>;
S_0x17c6e90 .scope module, "attempt" "AndNand" 2 175, 2 53, S_0x17c6d00;
 .timescale -9 -12;
L_0x17ff310/d .functor NAND 1, L_0x17f1ef0, L_0x17ffdc0, C4<1>, C4<1>;
L_0x17ff310 .delay (10000,10000,10000) L_0x17ff310/d;
L_0x17ff450/d .functor NOT 1, L_0x17ff310, C4<0>, C4<0>, C4<0>;
L_0x17ff450 .delay (10000,10000,10000) L_0x17ff450/d;
v0x17c7520_0 .net "A", 0 0, L_0x17f1ef0; 1 drivers
v0x17c75e0_0 .net "AandB", 0 0, L_0x17ff450; 1 drivers
v0x17c7660_0 .net "AnandB", 0 0, L_0x17ff310; 1 drivers
v0x17c7710_0 .net "AndNandOut", 0 0, L_0x17ff8a0; 1 drivers
v0x17c77f0_0 .net "B", 0 0, L_0x17ffdc0; 1 drivers
v0x17c7870_0 .alias "Command", 2 0, v0x17dc9d0_0;
L_0x17ffa70 .part v0x17dda90_0, 0, 1;
S_0x17c6f80 .scope module, "potato" "TwoInMux" 2 66, 2 8, S_0x17c6e90;
 .timescale -9 -12;
L_0x17ff580/d .functor NOT 1, L_0x17ffa70, C4<0>, C4<0>, C4<0>;
L_0x17ff580 .delay (10000,10000,10000) L_0x17ff580/d;
L_0x17ff640/d .functor AND 1, L_0x17ff450, L_0x17ff580, C4<1>, C4<1>;
L_0x17ff640 .delay (20000,20000,20000) L_0x17ff640/d;
L_0x17ff750/d .functor AND 1, L_0x17ff310, L_0x17ffa70, C4<1>, C4<1>;
L_0x17ff750 .delay (20000,20000,20000) L_0x17ff750/d;
L_0x17ff8a0/d .functor OR 1, L_0x17ff640, L_0x17ff750, C4<0>, C4<0>;
L_0x17ff8a0 .delay (20000,20000,20000) L_0x17ff8a0/d;
v0x17c7070_0 .net "S", 0 0, L_0x17ffa70; 1 drivers
v0x17c7110_0 .alias "in0", 0 0, v0x17c75e0_0;
v0x17c71b0_0 .alias "in1", 0 0, v0x17c7660_0;
v0x17c7250_0 .net "nS", 0 0, L_0x17ff580; 1 drivers
v0x17c7300_0 .net "out0", 0 0, L_0x17ff640; 1 drivers
v0x17c73a0_0 .net "out1", 0 0, L_0x17ff750; 1 drivers
v0x17c7480_0 .alias "outfinal", 0 0, v0x17c7710_0;
S_0x17c19c0 .scope module, "trial2" "OrNorXor32" 2 284, 2 180, S_0x17bb1b0;
 .timescale -9 -12;
P_0x17c0b18 .param/l "size" 2 187, +C4<0100>;
v0x17c6900_0 .alias "A", 3 0, v0x17dc7b0_0;
v0x17c6980_0 .alias "B", 3 0, v0x17dc8d0_0;
v0x17c6a00_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17c6b10_0 .alias "OrNorXorOut", 3 0, v0x17ddb90_0;
L_0x18019c0 .part/pv L_0x1801750, 1, 1, 4;
L_0x1801a60 .part v0x17dd890_0, 1, 1;
L_0x1801b00 .part v0x17dda10_0, 1, 1;
L_0x1802cc0 .part/pv L_0x1802a50, 2, 1, 4;
L_0x1802d60 .part v0x17dd890_0, 2, 1;
L_0x1802e00 .part v0x17dda10_0, 2, 1;
L_0x1803fc0 .part/pv L_0x1803d50, 3, 1, 4;
L_0x1804060 .part v0x17dd890_0, 3, 1;
L_0x1804100 .part v0x17dda10_0, 3, 1;
L_0x18052b0 .part/pv L_0x1805040, 0, 1, 4;
L_0x18053b0 .part v0x17dd890_0, 0, 1;
L_0x1805450 .part v0x17dda10_0, 0, 1;
S_0x17c56f0 .scope module, "attempt2" "OrNorXor" 2 195, 2 70, S_0x17c19c0;
 .timescale -9 -12;
L_0x18041a0/d .functor NOR 1, L_0x18053b0, L_0x1805450, C4<0>, C4<0>;
L_0x18041a0 .delay (10000,10000,10000) L_0x18041a0/d;
L_0x18042a0/d .functor NOT 1, L_0x18041a0, C4<0>, C4<0>, C4<0>;
L_0x18042a0 .delay (10000,10000,10000) L_0x18042a0/d;
L_0x18043d0/d .functor NAND 1, L_0x18053b0, L_0x1805450, C4<1>, C4<1>;
L_0x18043d0 .delay (10000,10000,10000) L_0x18043d0/d;
L_0x1804530/d .functor NAND 1, L_0x18043d0, L_0x18042a0, C4<1>, C4<1>;
L_0x1804530 .delay (10000,10000,10000) L_0x1804530/d;
L_0x1804640/d .functor NOT 1, L_0x1804530, C4<0>, C4<0>, C4<0>;
L_0x1804640 .delay (10000,10000,10000) L_0x1804640/d;
v0x17c6240_0 .net "A", 0 0, L_0x18053b0; 1 drivers
v0x17c62e0_0 .net "AnandB", 0 0, L_0x18043d0; 1 drivers
v0x17c6380_0 .net "AnorB", 0 0, L_0x18041a0; 1 drivers
v0x17c6400_0 .net "AorB", 0 0, L_0x18042a0; 1 drivers
v0x17c64e0_0 .net "AxorB", 0 0, L_0x1804640; 1 drivers
v0x17c6590_0 .net "B", 0 0, L_0x1805450; 1 drivers
v0x17c6650_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17c66d0_0 .net "OrNorXorOut", 0 0, L_0x1805040; 1 drivers
v0x17c6750_0 .net "XorNor", 0 0, L_0x1804ac0; 1 drivers
v0x17c6820_0 .net "nXor", 0 0, L_0x1804530; 1 drivers
L_0x1804c40 .part v0x17dda90_0, 2, 1;
L_0x1805210 .part v0x17dda90_0, 0, 1;
S_0x17c5cd0 .scope module, "mux0" "TwoInMux" 2 89, 2 8, S_0x17c56f0;
 .timescale -9 -12;
L_0x18047a0/d .functor NOT 1, L_0x1804c40, C4<0>, C4<0>, C4<0>;
L_0x18047a0 .delay (10000,10000,10000) L_0x18047a0/d;
L_0x1804860/d .functor AND 1, L_0x1804640, L_0x18047a0, C4<1>, C4<1>;
L_0x1804860 .delay (20000,20000,20000) L_0x1804860/d;
L_0x1804970/d .functor AND 1, L_0x18041a0, L_0x1804c40, C4<1>, C4<1>;
L_0x1804970 .delay (20000,20000,20000) L_0x1804970/d;
L_0x1804ac0/d .functor OR 1, L_0x1804860, L_0x1804970, C4<0>, C4<0>;
L_0x1804ac0 .delay (20000,20000,20000) L_0x1804ac0/d;
v0x17c5dc0_0 .net "S", 0 0, L_0x1804c40; 1 drivers
v0x17c5e80_0 .alias "in0", 0 0, v0x17c64e0_0;
v0x17c5f20_0 .alias "in1", 0 0, v0x17c6380_0;
v0x17c5fc0_0 .net "nS", 0 0, L_0x18047a0; 1 drivers
v0x17c6040_0 .net "out0", 0 0, L_0x1804860; 1 drivers
v0x17c60e0_0 .net "out1", 0 0, L_0x1804970; 1 drivers
v0x17c61c0_0 .alias "outfinal", 0 0, v0x17c6750_0;
S_0x17c57e0 .scope module, "mux1" "TwoInMux" 2 90, 2 8, S_0x17c56f0;
 .timescale -9 -12;
L_0x1804ce0/d .functor NOT 1, L_0x1805210, C4<0>, C4<0>, C4<0>;
L_0x1804ce0 .delay (10000,10000,10000) L_0x1804ce0/d;
L_0x1804da0/d .functor AND 1, L_0x1804ac0, L_0x1804ce0, C4<1>, C4<1>;
L_0x1804da0 .delay (20000,20000,20000) L_0x1804da0/d;
L_0x1804ef0/d .functor AND 1, L_0x18042a0, L_0x1805210, C4<1>, C4<1>;
L_0x1804ef0 .delay (20000,20000,20000) L_0x1804ef0/d;
L_0x1805040/d .functor OR 1, L_0x1804da0, L_0x1804ef0, C4<0>, C4<0>;
L_0x1805040 .delay (20000,20000,20000) L_0x1805040/d;
v0x17c58d0_0 .net "S", 0 0, L_0x1805210; 1 drivers
v0x17c5950_0 .alias "in0", 0 0, v0x17c6750_0;
v0x17c59d0_0 .alias "in1", 0 0, v0x17c6400_0;
v0x17c5a70_0 .net "nS", 0 0, L_0x1804ce0; 1 drivers
v0x17c5af0_0 .net "out0", 0 0, L_0x1804da0; 1 drivers
v0x17c5b90_0 .net "out1", 0 0, L_0x1804ef0; 1 drivers
v0x17c5c30_0 .alias "outfinal", 0 0, v0x17c66d0_0;
S_0x17c42f0 .scope generate, "orbits[1]" "orbits[1]" 2 199, 2 199, S_0x17c19c0;
 .timescale -9 -12;
P_0x17c3fd8 .param/l "i" 2 199, +C4<01>;
S_0x17c4420 .scope module, "attempt" "OrNorXor" 2 201, 2 70, S_0x17c42f0;
 .timescale -9 -12;
L_0x1800710/d .functor NOR 1, L_0x1801a60, L_0x1801b00, C4<0>, C4<0>;
L_0x1800710 .delay (10000,10000,10000) L_0x1800710/d;
L_0x18009b0/d .functor NOT 1, L_0x1800710, C4<0>, C4<0>, C4<0>;
L_0x18009b0 .delay (10000,10000,10000) L_0x18009b0/d;
L_0x1800ae0/d .functor NAND 1, L_0x1801a60, L_0x1801b00, C4<1>, C4<1>;
L_0x1800ae0 .delay (10000,10000,10000) L_0x1800ae0/d;
L_0x1800c40/d .functor NAND 1, L_0x1800ae0, L_0x18009b0, C4<1>, C4<1>;
L_0x1800c40 .delay (10000,10000,10000) L_0x1800c40/d;
L_0x1800d50/d .functor NOT 1, L_0x1800c40, C4<0>, C4<0>, C4<0>;
L_0x1800d50 .delay (10000,10000,10000) L_0x1800d50/d;
v0x17c4fb0_0 .net "A", 0 0, L_0x1801a60; 1 drivers
v0x17c5050_0 .net "AnandB", 0 0, L_0x1800ae0; 1 drivers
v0x17c50f0_0 .net "AnorB", 0 0, L_0x1800710; 1 drivers
v0x17c51a0_0 .net "AorB", 0 0, L_0x18009b0; 1 drivers
v0x17c5280_0 .net "AxorB", 0 0, L_0x1800d50; 1 drivers
v0x17c5330_0 .net "B", 0 0, L_0x1801b00; 1 drivers
v0x17c53f0_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17c5470_0 .net "OrNorXorOut", 0 0, L_0x1801750; 1 drivers
v0x17c5540_0 .net "XorNor", 0 0, L_0x18011d0; 1 drivers
v0x17c5610_0 .net "nXor", 0 0, L_0x1800c40; 1 drivers
L_0x1801350 .part v0x17dda90_0, 2, 1;
L_0x1801920 .part v0x17dda90_0, 0, 1;
S_0x17c4a40 .scope module, "mux0" "TwoInMux" 2 89, 2 8, S_0x17c4420;
 .timescale -9 -12;
L_0x1800eb0/d .functor NOT 1, L_0x1801350, C4<0>, C4<0>, C4<0>;
L_0x1800eb0 .delay (10000,10000,10000) L_0x1800eb0/d;
L_0x1800f70/d .functor AND 1, L_0x1800d50, L_0x1800eb0, C4<1>, C4<1>;
L_0x1800f70 .delay (20000,20000,20000) L_0x1800f70/d;
L_0x1801080/d .functor AND 1, L_0x1800710, L_0x1801350, C4<1>, C4<1>;
L_0x1801080 .delay (20000,20000,20000) L_0x1801080/d;
L_0x18011d0/d .functor OR 1, L_0x1800f70, L_0x1801080, C4<0>, C4<0>;
L_0x18011d0 .delay (20000,20000,20000) L_0x18011d0/d;
v0x17c4b30_0 .net "S", 0 0, L_0x1801350; 1 drivers
v0x17c4bf0_0 .alias "in0", 0 0, v0x17c5280_0;
v0x17c4c90_0 .alias "in1", 0 0, v0x17c50f0_0;
v0x17c4d30_0 .net "nS", 0 0, L_0x1800eb0; 1 drivers
v0x17c4db0_0 .net "out0", 0 0, L_0x1800f70; 1 drivers
v0x17c4e50_0 .net "out1", 0 0, L_0x1801080; 1 drivers
v0x17c4f30_0 .alias "outfinal", 0 0, v0x17c5540_0;
S_0x17c4510 .scope module, "mux1" "TwoInMux" 2 90, 2 8, S_0x17c4420;
 .timescale -9 -12;
L_0x18013f0/d .functor NOT 1, L_0x1801920, C4<0>, C4<0>, C4<0>;
L_0x18013f0 .delay (10000,10000,10000) L_0x18013f0/d;
L_0x18014b0/d .functor AND 1, L_0x18011d0, L_0x18013f0, C4<1>, C4<1>;
L_0x18014b0 .delay (20000,20000,20000) L_0x18014b0/d;
L_0x1801600/d .functor AND 1, L_0x18009b0, L_0x1801920, C4<1>, C4<1>;
L_0x1801600 .delay (20000,20000,20000) L_0x1801600/d;
L_0x1801750/d .functor OR 1, L_0x18014b0, L_0x1801600, C4<0>, C4<0>;
L_0x1801750 .delay (20000,20000,20000) L_0x1801750/d;
v0x17c4600_0 .net "S", 0 0, L_0x1801920; 1 drivers
v0x17c4680_0 .alias "in0", 0 0, v0x17c5540_0;
v0x17c4700_0 .alias "in1", 0 0, v0x17c51a0_0;
v0x17c47a0_0 .net "nS", 0 0, L_0x18013f0; 1 drivers
v0x17c4820_0 .net "out0", 0 0, L_0x18014b0; 1 drivers
v0x17c48c0_0 .net "out1", 0 0, L_0x1801600; 1 drivers
v0x17c49a0_0 .alias "outfinal", 0 0, v0x17c5470_0;
S_0x17c2ed0 .scope generate, "orbits[2]" "orbits[2]" 2 199, 2 199, S_0x17c19c0;
 .timescale -9 -12;
P_0x17c2c98 .param/l "i" 2 199, +C4<010>;
S_0x17c3000 .scope module, "attempt" "OrNorXor" 2 201, 2 70, S_0x17c2ed0;
 .timescale -9 -12;
L_0x1801ba0/d .functor NOR 1, L_0x1802d60, L_0x1802e00, C4<0>, C4<0>;
L_0x1801ba0 .delay (10000,10000,10000) L_0x1801ba0/d;
L_0x1801cb0/d .functor NOT 1, L_0x1801ba0, C4<0>, C4<0>, C4<0>;
L_0x1801cb0 .delay (10000,10000,10000) L_0x1801cb0/d;
L_0x1801de0/d .functor NAND 1, L_0x1802d60, L_0x1802e00, C4<1>, C4<1>;
L_0x1801de0 .delay (10000,10000,10000) L_0x1801de0/d;
L_0x1801f40/d .functor NAND 1, L_0x1801de0, L_0x1801cb0, C4<1>, C4<1>;
L_0x1801f40 .delay (10000,10000,10000) L_0x1801f40/d;
L_0x1802050/d .functor NOT 1, L_0x1801f40, C4<0>, C4<0>, C4<0>;
L_0x1802050 .delay (10000,10000,10000) L_0x1802050/d;
v0x17c3bd0_0 .net "A", 0 0, L_0x1802d60; 1 drivers
v0x17c3c70_0 .net "AnandB", 0 0, L_0x1801de0; 1 drivers
v0x17c3d10_0 .net "AnorB", 0 0, L_0x1801ba0; 1 drivers
v0x17c3dc0_0 .net "AorB", 0 0, L_0x1801cb0; 1 drivers
v0x17c3ea0_0 .net "AxorB", 0 0, L_0x1802050; 1 drivers
v0x17c3f50_0 .net "B", 0 0, L_0x1802e00; 1 drivers
v0x17c4010_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17c4090_0 .net "OrNorXorOut", 0 0, L_0x1802a50; 1 drivers
v0x17c4140_0 .net "XorNor", 0 0, L_0x18024d0; 1 drivers
v0x17c4210_0 .net "nXor", 0 0, L_0x1801f40; 1 drivers
L_0x1802650 .part v0x17dda90_0, 2, 1;
L_0x1802c20 .part v0x17dda90_0, 0, 1;
S_0x17c3660 .scope module, "mux0" "TwoInMux" 2 89, 2 8, S_0x17c3000;
 .timescale -9 -12;
L_0x18021b0/d .functor NOT 1, L_0x1802650, C4<0>, C4<0>, C4<0>;
L_0x18021b0 .delay (10000,10000,10000) L_0x18021b0/d;
L_0x1802270/d .functor AND 1, L_0x1802050, L_0x18021b0, C4<1>, C4<1>;
L_0x1802270 .delay (20000,20000,20000) L_0x1802270/d;
L_0x1802380/d .functor AND 1, L_0x1801ba0, L_0x1802650, C4<1>, C4<1>;
L_0x1802380 .delay (20000,20000,20000) L_0x1802380/d;
L_0x18024d0/d .functor OR 1, L_0x1802270, L_0x1802380, C4<0>, C4<0>;
L_0x18024d0 .delay (20000,20000,20000) L_0x18024d0/d;
v0x17c3750_0 .net "S", 0 0, L_0x1802650; 1 drivers
v0x17c3810_0 .alias "in0", 0 0, v0x17c3ea0_0;
v0x17c38b0_0 .alias "in1", 0 0, v0x17c3d10_0;
v0x17c3950_0 .net "nS", 0 0, L_0x18021b0; 1 drivers
v0x17c39d0_0 .net "out0", 0 0, L_0x1802270; 1 drivers
v0x17c3a70_0 .net "out1", 0 0, L_0x1802380; 1 drivers
v0x17c3b50_0 .alias "outfinal", 0 0, v0x17c4140_0;
S_0x17c30f0 .scope module, "mux1" "TwoInMux" 2 90, 2 8, S_0x17c3000;
 .timescale -9 -12;
L_0x18026f0/d .functor NOT 1, L_0x1802c20, C4<0>, C4<0>, C4<0>;
L_0x18026f0 .delay (10000,10000,10000) L_0x18026f0/d;
L_0x18027b0/d .functor AND 1, L_0x18024d0, L_0x18026f0, C4<1>, C4<1>;
L_0x18027b0 .delay (20000,20000,20000) L_0x18027b0/d;
L_0x1802900/d .functor AND 1, L_0x1801cb0, L_0x1802c20, C4<1>, C4<1>;
L_0x1802900 .delay (20000,20000,20000) L_0x1802900/d;
L_0x1802a50/d .functor OR 1, L_0x18027b0, L_0x1802900, C4<0>, C4<0>;
L_0x1802a50 .delay (20000,20000,20000) L_0x1802a50/d;
v0x17c31e0_0 .net "S", 0 0, L_0x1802c20; 1 drivers
v0x17c3280_0 .alias "in0", 0 0, v0x17c4140_0;
v0x17c3320_0 .alias "in1", 0 0, v0x17c3dc0_0;
v0x17c33c0_0 .net "nS", 0 0, L_0x18026f0; 1 drivers
v0x17c3440_0 .net "out0", 0 0, L_0x18027b0; 1 drivers
v0x17c34e0_0 .net "out1", 0 0, L_0x1802900; 1 drivers
v0x17c35c0_0 .alias "outfinal", 0 0, v0x17c4090_0;
S_0x17c1b30 .scope generate, "orbits[3]" "orbits[3]" 2 199, 2 199, S_0x17c19c0;
 .timescale -9 -12;
P_0x17c1c28 .param/l "i" 2 199, +C4<011>;
S_0x17c1cc0 .scope module, "attempt" "OrNorXor" 2 201, 2 70, S_0x17c1b30;
 .timescale -9 -12;
L_0x1802ee0/d .functor NOR 1, L_0x1804060, L_0x1804100, C4<0>, C4<0>;
L_0x1802ee0 .delay (10000,10000,10000) L_0x1802ee0/d;
L_0x1802fd0/d .functor NOT 1, L_0x1802ee0, C4<0>, C4<0>, C4<0>;
L_0x1802fd0 .delay (10000,10000,10000) L_0x1802fd0/d;
L_0x18030e0/d .functor NAND 1, L_0x1804060, L_0x1804100, C4<1>, C4<1>;
L_0x18030e0 .delay (10000,10000,10000) L_0x18030e0/d;
L_0x1803240/d .functor NAND 1, L_0x18030e0, L_0x1802fd0, C4<1>, C4<1>;
L_0x1803240 .delay (10000,10000,10000) L_0x1803240/d;
L_0x1803350/d .functor NOT 1, L_0x1803240, C4<0>, C4<0>, C4<0>;
L_0x1803350 .delay (10000,10000,10000) L_0x1803350/d;
v0x17c2890_0 .net "A", 0 0, L_0x1804060; 1 drivers
v0x17c2930_0 .net "AnandB", 0 0, L_0x18030e0; 1 drivers
v0x17c29d0_0 .net "AnorB", 0 0, L_0x1802ee0; 1 drivers
v0x17c2a80_0 .net "AorB", 0 0, L_0x1802fd0; 1 drivers
v0x17c2b60_0 .net "AxorB", 0 0, L_0x1803350; 1 drivers
v0x17c2c10_0 .net "B", 0 0, L_0x1804100; 1 drivers
v0x17c2cd0_0 .alias "Command", 2 0, v0x17dc9d0_0;
v0x17c2d50_0 .net "OrNorXorOut", 0 0, L_0x1803d50; 1 drivers
v0x17c2dd0_0 .net "XorNor", 0 0, L_0x18037d0; 1 drivers
v0x17c2e50_0 .net "nXor", 0 0, L_0x1803240; 1 drivers
L_0x1803950 .part v0x17dda90_0, 2, 1;
L_0x1803f20 .part v0x17dda90_0, 0, 1;
S_0x17c2320 .scope module, "mux0" "TwoInMux" 2 89, 2 8, S_0x17c1cc0;
 .timescale -9 -12;
L_0x18034b0/d .functor NOT 1, L_0x1803950, C4<0>, C4<0>, C4<0>;
L_0x18034b0 .delay (10000,10000,10000) L_0x18034b0/d;
L_0x1803570/d .functor AND 1, L_0x1803350, L_0x18034b0, C4<1>, C4<1>;
L_0x1803570 .delay (20000,20000,20000) L_0x1803570/d;
L_0x1803680/d .functor AND 1, L_0x1802ee0, L_0x1803950, C4<1>, C4<1>;
L_0x1803680 .delay (20000,20000,20000) L_0x1803680/d;
L_0x18037d0/d .functor OR 1, L_0x1803570, L_0x1803680, C4<0>, C4<0>;
L_0x18037d0 .delay (20000,20000,20000) L_0x18037d0/d;
v0x17c2410_0 .net "S", 0 0, L_0x1803950; 1 drivers
v0x17c24d0_0 .alias "in0", 0 0, v0x17c2b60_0;
v0x17c2570_0 .alias "in1", 0 0, v0x17c29d0_0;
v0x17c2610_0 .net "nS", 0 0, L_0x18034b0; 1 drivers
v0x17c2690_0 .net "out0", 0 0, L_0x1803570; 1 drivers
v0x17c2730_0 .net "out1", 0 0, L_0x1803680; 1 drivers
v0x17c2810_0 .alias "outfinal", 0 0, v0x17c2dd0_0;
S_0x17c1db0 .scope module, "mux1" "TwoInMux" 2 90, 2 8, S_0x17c1cc0;
 .timescale -9 -12;
L_0x18039f0/d .functor NOT 1, L_0x1803f20, C4<0>, C4<0>, C4<0>;
L_0x18039f0 .delay (10000,10000,10000) L_0x18039f0/d;
L_0x1803ab0/d .functor AND 1, L_0x18037d0, L_0x18039f0, C4<1>, C4<1>;
L_0x1803ab0 .delay (20000,20000,20000) L_0x1803ab0/d;
L_0x1803c00/d .functor AND 1, L_0x1802fd0, L_0x1803f20, C4<1>, C4<1>;
L_0x1803c00 .delay (20000,20000,20000) L_0x1803c00/d;
L_0x1803d50/d .functor OR 1, L_0x1803ab0, L_0x1803c00, C4<0>, C4<0>;
L_0x1803d50 .delay (20000,20000,20000) L_0x1803d50/d;
v0x17c1ea0_0 .net "S", 0 0, L_0x1803f20; 1 drivers
v0x17c1f40_0 .alias "in0", 0 0, v0x17c2dd0_0;
v0x17c1fe0_0 .alias "in1", 0 0, v0x17c2a80_0;
v0x17c2080_0 .net "nS", 0 0, L_0x18039f0; 1 drivers
v0x17c2100_0 .net "out0", 0 0, L_0x1803ab0; 1 drivers
v0x17c21a0_0 .net "out1", 0 0, L_0x1803c00; 1 drivers
v0x17c2280_0 .alias "outfinal", 0 0, v0x17c2d50_0;
S_0x17c1040 .scope module, "ZeroMux0case" "FourInMux" 2 287, 2 29, S_0x17bb1b0;
 .timescale -9 -12;
L_0x1805350/d .functor NOT 1, L_0x1805c90, C4<0>, C4<0>, C4<0>;
L_0x1805350 .delay (10000,10000,10000) L_0x1805350/d;
L_0x18055a0/d .functor NOT 1, L_0x17f7960, C4<0>, C4<0>, C4<0>;
L_0x18055a0 .delay (10000,10000,10000) L_0x18055a0/d;
L_0x1805660/d .functor NAND 1, L_0x1805350, L_0x18055a0, L_0x1805f90, C4<1>;
L_0x1805660 .delay (10000,10000,10000) L_0x1805660/d;
L_0x1805750/d .functor NAND 1, L_0x1805c90, L_0x18055a0, L_0x1805dc0, C4<1>;
L_0x1805750 .delay (10000,10000,10000) L_0x1805750/d;
L_0x1805840/d .functor NAND 1, L_0x1805350, L_0x17f7960, L_0x1805e60, C4<1>;
L_0x1805840 .delay (10000,10000,10000) L_0x1805840/d;
L_0x1805930/d .functor NAND 1, L_0x1805c90, L_0x17f7960, L_0x1806220, C4<1>;
L_0x1805930 .delay (10000,10000,10000) L_0x1805930/d;
L_0x1805a10/d .functor NAND 1, L_0x1805660, L_0x1805750, L_0x1805840, L_0x1805930;
L_0x1805a10 .delay (10000,10000,10000) L_0x1805a10/d;
v0x17c1130_0 .net "S0", 0 0, L_0x1805c90; 1 drivers
v0x17c11f0_0 .net "S1", 0 0, L_0x17f7960; 1 drivers
v0x17c1290_0 .net "in0", 0 0, L_0x1805f90; 1 drivers
v0x17c1330_0 .net "in1", 0 0, L_0x1805dc0; 1 drivers
v0x17c13b0_0 .net "in2", 0 0, L_0x1805e60; 1 drivers
v0x17c1450_0 .net "in3", 0 0, L_0x1806220; 1 drivers
v0x17c14f0_0 .net "nS0", 0 0, L_0x1805350; 1 drivers
v0x17c1590_0 .net "nS1", 0 0, L_0x18055a0; 1 drivers
v0x17c1630_0 .net "out", 0 0, L_0x1805a10; 1 drivers
v0x17c16d0_0 .net "out0", 0 0, L_0x1805660; 1 drivers
v0x17c1770_0 .net "out1", 0 0, L_0x1805750; 1 drivers
v0x17c1810_0 .net "out2", 0 0, L_0x1805840; 1 drivers
v0x17c1920_0 .net "out3", 0 0, L_0x1805930; 1 drivers
S_0x17c0680 .scope module, "OneMux0case" "FourInMux" 2 288, 2 29, S_0x17bb1b0;
 .timescale -9 -12;
L_0x18062c0/d .functor NOT 1, L_0x1806030, C4<0>, C4<0>, C4<0>;
L_0x18062c0 .delay (10000,10000,10000) L_0x18062c0/d;
L_0x1806370/d .functor NOT 1, L_0x1806160, C4<0>, C4<0>, C4<0>;
L_0x1806370 .delay (10000,10000,10000) L_0x1806370/d;
L_0x18063d0/d .functor NAND 1, L_0x18062c0, L_0x1806370, L_0x1806a50, C4<1>;
L_0x18063d0 .delay (10000,10000,10000) L_0x18063d0/d;
L_0x1806510/d .functor NAND 1, L_0x1806030, L_0x1806370, L_0x1806af0, C4<1>;
L_0x1806510 .delay (10000,10000,10000) L_0x1806510/d;
L_0x1806600/d .functor NAND 1, L_0x18062c0, L_0x1806160, L_0x1806b90, C4<1>;
L_0x1806600 .delay (10000,10000,10000) L_0x1806600/d;
L_0x18066f0/d .functor NAND 1, L_0x1806030, L_0x1806160, L_0x1806f50, C4<1>;
L_0x18066f0 .delay (10000,10000,10000) L_0x18066f0/d;
L_0x18067d0/d .functor NAND 1, L_0x18063d0, L_0x1806510, L_0x1806600, L_0x18066f0;
L_0x18067d0 .delay (10000,10000,10000) L_0x18067d0/d;
v0x17c0770_0 .net "S0", 0 0, L_0x1806030; 1 drivers
v0x17c0830_0 .net "S1", 0 0, L_0x1806160; 1 drivers
v0x17c08d0_0 .net "in0", 0 0, L_0x1806a50; 1 drivers
v0x17c0970_0 .net "in1", 0 0, L_0x1806af0; 1 drivers
v0x17c09f0_0 .net "in2", 0 0, L_0x1806b90; 1 drivers
v0x17c0a90_0 .net "in3", 0 0, L_0x1806f50; 1 drivers
v0x17c0b70_0 .net "nS0", 0 0, L_0x18062c0; 1 drivers
v0x17c0c10_0 .net "nS1", 0 0, L_0x1806370; 1 drivers
v0x17c0cb0_0 .net "out", 0 0, L_0x18067d0; 1 drivers
v0x17c0d50_0 .net "out0", 0 0, L_0x18063d0; 1 drivers
v0x17c0df0_0 .net "out1", 0 0, L_0x1806510; 1 drivers
v0x17c0e90_0 .net "out2", 0 0, L_0x1806600; 1 drivers
v0x17c0fa0_0 .net "out3", 0 0, L_0x18066f0; 1 drivers
S_0x17c0130 .scope module, "TwoMux0case" "TwoInMux" 2 289, 2 8, S_0x17bb1b0;
 .timescale -9 -12;
L_0x1806ce0/d .functor NOT 1, L_0x1807500, C4<0>, C4<0>, C4<0>;
L_0x1806ce0 .delay (10000,10000,10000) L_0x1806ce0/d;
L_0x1806dd0/d .functor AND 1, L_0x1807040, L_0x1806ce0, C4<1>, C4<1>;
L_0x1806dd0 .delay (20000,20000,20000) L_0x1806dd0/d;
L_0x1807270/d .functor AND 1, L_0x18077e0, L_0x1807500, C4<1>, C4<1>;
L_0x1807270 .delay (20000,20000,20000) L_0x1807270/d;
L_0x1807320/d .functor OR 1, L_0x1806dd0, L_0x1807270, C4<0>, C4<0>;
L_0x1807320 .delay (20000,20000,20000) L_0x1807320/d;
v0x17c0220_0 .net "S", 0 0, L_0x1807500; 1 drivers
v0x17c02e0_0 .net "in0", 0 0, L_0x1807040; 1 drivers
v0x17c0380_0 .net "in1", 0 0, L_0x18077e0; 1 drivers
v0x17c0420_0 .net "nS", 0 0, L_0x1806ce0; 1 drivers
v0x17c04a0_0 .net "out0", 0 0, L_0x1806dd0; 1 drivers
v0x17c0540_0 .net "out1", 0 0, L_0x1807270; 1 drivers
v0x17c05e0_0 .net "outfinal", 0 0, L_0x1807320; 1 drivers
S_0x17be710 .scope generate, "muxbits[1]" "muxbits[1]" 2 295, 2 295, S_0x17bb1b0;
 .timescale -9 -12;
P_0x17bd868 .param/l "i" 2 295, +C4<01>;
S_0x17bf7b0 .scope module, "ZeroMux" "FourInMux" 2 297, 2 29, S_0x17be710;
 .timescale -9 -12;
L_0x17f02f0/d .functor NOT 1, L_0x17f0c30, C4<0>, C4<0>, C4<0>;
L_0x17f02f0 .delay (10000,10000,10000) L_0x17f02f0/d;
L_0x17f0540/d .functor NOT 1, L_0x17f0d60, C4<0>, C4<0>, C4<0>;
L_0x17f0540 .delay (10000,10000,10000) L_0x17f0540/d;
L_0x17f0600/d .functor NAND 1, L_0x17f02f0, L_0x17f0540, L_0x17f0e90, C4<1>;
L_0x17f0600 .delay (10000,10000,10000) L_0x17f0600/d;
L_0x17f06f0/d .functor NAND 1, L_0x17f0c30, L_0x17f0540, L_0x17f0f30, C4<1>;
L_0x17f06f0 .delay (10000,10000,10000) L_0x17f06f0/d;
L_0x17f07e0/d .functor NAND 1, L_0x17f02f0, L_0x17f0d60, L_0x17f0fd0, C4<1>;
L_0x17f07e0 .delay (10000,10000,10000) L_0x17f07e0/d;
L_0x17f08d0/d .functor NAND 1, L_0x17f0c30, L_0x17f0d60, L_0x17f11d0, C4<1>;
L_0x17f08d0 .delay (10000,10000,10000) L_0x17f08d0/d;
L_0x17f09b0/d .functor NAND 1, L_0x17f0600, L_0x17f06f0, L_0x17f07e0, L_0x17f08d0;
L_0x17f09b0 .delay (10000,10000,10000) L_0x17f09b0/d;
v0x17bf8a0_0 .net "S0", 0 0, L_0x17f0c30; 1 drivers
v0x17bf960_0 .net "S1", 0 0, L_0x17f0d60; 1 drivers
v0x17bfa00_0 .net "in0", 0 0, L_0x17f0e90; 1 drivers
v0x17bfaa0_0 .net "in1", 0 0, L_0x17f0f30; 1 drivers
v0x17bfb20_0 .net "in2", 0 0, L_0x17f0fd0; 1 drivers
v0x17bfbc0_0 .net "in3", 0 0, L_0x17f11d0; 1 drivers
v0x17bfc60_0 .net "nS0", 0 0, L_0x17f02f0; 1 drivers
v0x17bfd00_0 .net "nS1", 0 0, L_0x17f0540; 1 drivers
v0x17bfda0_0 .net "out", 0 0, L_0x17f09b0; 1 drivers
v0x17bfe40_0 .net "out0", 0 0, L_0x17f0600; 1 drivers
v0x17bfee0_0 .net "out1", 0 0, L_0x17f06f0; 1 drivers
v0x17bff80_0 .net "out2", 0 0, L_0x17f07e0; 1 drivers
v0x17c0090_0 .net "out3", 0 0, L_0x17f08d0; 1 drivers
S_0x17bedf0 .scope module, "OneMux" "FourInMux" 2 298, 2 29, S_0x17be710;
 .timescale -9 -12;
L_0x17f1270/d .functor NOT 1, L_0x17f1b90, C4<0>, C4<0>, C4<0>;
L_0x17f1270 .delay (10000,10000,10000) L_0x17f1270/d;
L_0x17f1360/d .functor NOT 1, L_0x17f1cc0, C4<0>, C4<0>, C4<0>;
L_0x17f1360 .delay (10000,10000,10000) L_0x17f1360/d;
L_0x17f1400/d .functor NAND 1, L_0x17f1270, L_0x17f1360, L_0x17f1e50, C4<1>;
L_0x17f1400 .delay (10000,10000,10000) L_0x17f1400/d;
L_0x17f1540/d .functor NAND 1, L_0x17f1b90, L_0x17f1360, L_0x17f2000, C4<1>;
L_0x17f1540 .delay (10000,10000,10000) L_0x17f1540/d;
L_0x17f1630/d .functor NAND 1, L_0x17f1270, L_0x17f1cc0, L_0x17f20a0, C4<1>;
L_0x17f1630 .delay (10000,10000,10000) L_0x17f1630/d;
L_0x17f1720/d .functor NAND 1, L_0x17f1b90, L_0x17f1cc0, L_0x17f2140, C4<1>;
L_0x17f1720 .delay (10000,10000,10000) L_0x17f1720/d;
L_0x17f1890/d .functor NAND 1, L_0x17f1400, L_0x17f1540, L_0x17f1630, L_0x17f1720;
L_0x17f1890 .delay (10000,10000,10000) L_0x17f1890/d;
v0x17beee0_0 .net "S0", 0 0, L_0x17f1b90; 1 drivers
v0x17befa0_0 .net "S1", 0 0, L_0x17f1cc0; 1 drivers
v0x17bf040_0 .net "in0", 0 0, L_0x17f1e50; 1 drivers
v0x17bf0e0_0 .net "in1", 0 0, L_0x17f2000; 1 drivers
v0x17bf160_0 .net "in2", 0 0, L_0x17f20a0; 1 drivers
v0x17bf200_0 .net "in3", 0 0, L_0x17f2140; 1 drivers
v0x17bf2e0_0 .net "nS0", 0 0, L_0x17f1270; 1 drivers
v0x17bf380_0 .net "nS1", 0 0, L_0x17f1360; 1 drivers
v0x17bf420_0 .net "out", 0 0, L_0x17f1890; 1 drivers
v0x17bf4c0_0 .net "out0", 0 0, L_0x17f1400; 1 drivers
v0x17bf560_0 .net "out1", 0 0, L_0x17f1540; 1 drivers
v0x17bf600_0 .net "out2", 0 0, L_0x17f1630; 1 drivers
v0x17bf710_0 .net "out3", 0 0, L_0x17f1720; 1 drivers
S_0x17be880 .scope module, "TwoMux" "TwoInMux" 2 299, 2 8, S_0x17be710;
 .timescale -9 -12;
L_0x17f1df0/d .functor NOT 1, L_0x17f2690, C4<0>, C4<0>, C4<0>;
L_0x17f1df0 .delay (10000,10000,10000) L_0x17f1df0/d;
L_0x17f2280/d .functor AND 1, L_0x17f2730, L_0x17f1df0, C4<1>, C4<1>;
L_0x17f2280 .delay (20000,20000,20000) L_0x17f2280/d;
L_0x17f2370/d .functor AND 1, L_0x17f2870, L_0x17f2690, C4<1>, C4<1>;
L_0x17f2370 .delay (20000,20000,20000) L_0x17f2370/d;
L_0x17f2460/d .functor OR 1, L_0x17f2280, L_0x17f2370, C4<0>, C4<0>;
L_0x17f2460 .delay (20000,20000,20000) L_0x17f2460/d;
v0x17be970_0 .net "S", 0 0, L_0x17f2690; 1 drivers
v0x17bea10_0 .net "in0", 0 0, L_0x17f2730; 1 drivers
v0x17beab0_0 .net "in1", 0 0, L_0x17f2870; 1 drivers
v0x17beb50_0 .net "nS", 0 0, L_0x17f1df0; 1 drivers
v0x17bebd0_0 .net "out0", 0 0, L_0x17f2280; 1 drivers
v0x17bec70_0 .net "out1", 0 0, L_0x17f2370; 1 drivers
v0x17bed50_0 .net "outfinal", 0 0, L_0x17f2460; 1 drivers
S_0x17bccf0 .scope generate, "muxbits[2]" "muxbits[2]" 2 295, 2 295, S_0x17bb1b0;
 .timescale -9 -12;
P_0x17bbe48 .param/l "i" 2 295, +C4<010>;
S_0x17bdd90 .scope module, "ZeroMux" "FourInMux" 2 297, 2 29, S_0x17bccf0;
 .timescale -9 -12;
L_0x17e9500/d .functor NOT 1, L_0x17f3290, C4<0>, C4<0>, C4<0>;
L_0x17e9500 .delay (10000,10000,10000) L_0x17e9500/d;
L_0x17f2ae0/d .functor NOT 1, L_0x17f29b0, C4<0>, C4<0>, C4<0>;
L_0x17f2ae0 .delay (10000,10000,10000) L_0x17f2ae0/d;
L_0x17f2b80/d .functor NAND 1, L_0x17e9500, L_0x17f2ae0, L_0x17f3500, C4<1>;
L_0x17f2b80 .delay (10000,10000,10000) L_0x17f2b80/d;
L_0x17f2cc0/d .functor NAND 1, L_0x17f3290, L_0x17f2ae0, L_0x17f33c0, C4<1>;
L_0x17f2cc0 .delay (10000,10000,10000) L_0x17f2cc0/d;
L_0x17f2db0/d .functor NAND 1, L_0x17e9500, L_0x17f29b0, L_0x17f3660, C4<1>;
L_0x17f2db0 .delay (10000,10000,10000) L_0x17f2db0/d;
L_0x17f2ea0/d .functor NAND 1, L_0x17f3290, L_0x17f29b0, L_0x17f35a0, C4<1>;
L_0x17f2ea0 .delay (10000,10000,10000) L_0x17f2ea0/d;
L_0x17f2fe0/d .functor NAND 1, L_0x17f2b80, L_0x17f2cc0, L_0x17f2db0, L_0x17f2ea0;
L_0x17f2fe0 .delay (10000,10000,10000) L_0x17f2fe0/d;
v0x17bde80_0 .net "S0", 0 0, L_0x17f3290; 1 drivers
v0x17bdf40_0 .net "S1", 0 0, L_0x17f29b0; 1 drivers
v0x17bdfe0_0 .net "in0", 0 0, L_0x17f3500; 1 drivers
v0x17be080_0 .net "in1", 0 0, L_0x17f33c0; 1 drivers
v0x17be100_0 .net "in2", 0 0, L_0x17f3660; 1 drivers
v0x17be1a0_0 .net "in3", 0 0, L_0x17f35a0; 1 drivers
v0x17be240_0 .net "nS0", 0 0, L_0x17e9500; 1 drivers
v0x17be2e0_0 .net "nS1", 0 0, L_0x17f2ae0; 1 drivers
v0x17be380_0 .net "out", 0 0, L_0x17f2fe0; 1 drivers
v0x17be420_0 .net "out0", 0 0, L_0x17f2b80; 1 drivers
v0x17be4c0_0 .net "out1", 0 0, L_0x17f2cc0; 1 drivers
v0x17be560_0 .net "out2", 0 0, L_0x17f2db0; 1 drivers
v0x17be670_0 .net "out3", 0 0, L_0x17f2ea0; 1 drivers
S_0x17bd3d0 .scope module, "OneMux" "FourInMux" 2 298, 2 29, S_0x17bccf0;
 .timescale -9 -12;
L_0x17f3870/d .functor NOT 1, L_0x17f3750, C4<0>, C4<0>, C4<0>;
L_0x17f3870 .delay (10000,10000,10000) L_0x17f3870/d;
L_0x17f3960/d .functor NOT 1, L_0x17e2910, C4<0>, C4<0>, C4<0>;
L_0x17f3960 .delay (10000,10000,10000) L_0x17f3960/d;
L_0x17f3a00/d .functor NAND 1, L_0x17f3870, L_0x17f3960, L_0x17f4170, C4<1>;
L_0x17f3a00 .delay (10000,10000,10000) L_0x17f3a00/d;
L_0x17f3b40/d .functor NAND 1, L_0x17f3750, L_0x17f3960, L_0x17e2b30, C4<1>;
L_0x17f3b40 .delay (10000,10000,10000) L_0x17f3b40/d;
L_0x17f3c30/d .functor NAND 1, L_0x17f3870, L_0x17e2910, L_0x17e2a40, C4<1>;
L_0x17f3c30 .delay (10000,10000,10000) L_0x17f3c30/d;
L_0x17f3d50/d .functor NAND 1, L_0x17f3750, L_0x17e2910, L_0x17f4af0, C4<1>;
L_0x17f3d50 .delay (10000,10000,10000) L_0x17f3d50/d;
L_0x17f3ec0/d .functor NAND 1, L_0x17f3a00, L_0x17f3b40, L_0x17f3c30, L_0x17f3d50;
L_0x17f3ec0 .delay (10000,10000,10000) L_0x17f3ec0/d;
v0x17bd4c0_0 .net "S0", 0 0, L_0x17f3750; 1 drivers
v0x17bd580_0 .net "S1", 0 0, L_0x17e2910; 1 drivers
v0x17bd620_0 .net "in0", 0 0, L_0x17f4170; 1 drivers
v0x17bd6c0_0 .net "in1", 0 0, L_0x17e2b30; 1 drivers
v0x17bd740_0 .net "in2", 0 0, L_0x17e2a40; 1 drivers
v0x17bd7e0_0 .net "in3", 0 0, L_0x17f4af0; 1 drivers
v0x17bd8c0_0 .net "nS0", 0 0, L_0x17f3870; 1 drivers
v0x17bd960_0 .net "nS1", 0 0, L_0x17f3960; 1 drivers
v0x17bda00_0 .net "out", 0 0, L_0x17f3ec0; 1 drivers
v0x17bdaa0_0 .net "out0", 0 0, L_0x17f3a00; 1 drivers
v0x17bdb40_0 .net "out1", 0 0, L_0x17f3b40; 1 drivers
v0x17bdbe0_0 .net "out2", 0 0, L_0x17f3c30; 1 drivers
v0x17bdcf0_0 .net "out3", 0 0, L_0x17f3d50; 1 drivers
S_0x17bce60 .scope module, "TwoMux" "TwoInMux" 2 299, 2 8, S_0x17bccf0;
 .timescale -9 -12;
L_0x17e2bd0/d .functor NOT 1, L_0x17f5020, C4<0>, C4<0>, C4<0>;
L_0x17e2bd0 .delay (10000,10000,10000) L_0x17e2bd0/d;
L_0x17f4ca0/d .functor AND 1, L_0x17f4b90, L_0x17e2bd0, C4<1>, C4<1>;
L_0x17f4ca0 .delay (20000,20000,20000) L_0x17f4ca0/d;
L_0x17f4d50/d .functor AND 1, L_0x17f5270, L_0x17f5020, C4<1>, C4<1>;
L_0x17f4d50 .delay (20000,20000,20000) L_0x17f4d50/d;
L_0x17f4e40/d .functor OR 1, L_0x17f4ca0, L_0x17f4d50, C4<0>, C4<0>;
L_0x17f4e40 .delay (20000,20000,20000) L_0x17f4e40/d;
v0x17bcf50_0 .net "S", 0 0, L_0x17f5020; 1 drivers
v0x17bcff0_0 .net "in0", 0 0, L_0x17f4b90; 1 drivers
v0x17bd090_0 .net "in1", 0 0, L_0x17f5270; 1 drivers
v0x17bd130_0 .net "nS", 0 0, L_0x17e2bd0; 1 drivers
v0x17bd1b0_0 .net "out0", 0 0, L_0x17f4ca0; 1 drivers
v0x17bd250_0 .net "out1", 0 0, L_0x17f4d50; 1 drivers
v0x17bd330_0 .net "outfinal", 0 0, L_0x17f4e40; 1 drivers
S_0x17bb2e0 .scope generate, "muxbits[3]" "muxbits[3]" 2 295, 2 295, S_0x17bb1b0;
 .timescale -9 -12;
P_0x17bb3d8 .param/l "i" 2 295, +C4<011>;
S_0x17bc370 .scope module, "ZeroMux" "FourInMux" 2 297, 2 29, S_0x17bb2e0;
 .timescale -9 -12;
L_0x17f50c0/d .functor NOT 1, L_0x17f5c80, C4<0>, C4<0>, C4<0>;
L_0x17f50c0 .delay (10000,10000,10000) L_0x17f50c0/d;
L_0x17f5160/d .functor NOT 1, L_0x17f53a0, C4<0>, C4<0>, C4<0>;
L_0x17f5160 .delay (10000,10000,10000) L_0x17f5160/d;
L_0x17f5510/d .functor NAND 1, L_0x17f50c0, L_0x17f5160, L_0x17f5ef0, C4<1>;
L_0x17f5510 .delay (10000,10000,10000) L_0x17f5510/d;
L_0x17f5650/d .functor NAND 1, L_0x17f5c80, L_0x17f5160, L_0x17e85e0, C4<1>;
L_0x17f5650 .delay (10000,10000,10000) L_0x17f5650/d;
L_0x17f5740/d .functor NAND 1, L_0x17f50c0, L_0x17f53a0, L_0x17f5db0, C4<1>;
L_0x17f5740 .delay (10000,10000,10000) L_0x17f5740/d;
L_0x17f5860/d .functor NAND 1, L_0x17f5c80, L_0x17f53a0, L_0x17f6300, C4<1>;
L_0x17f5860 .delay (10000,10000,10000) L_0x17f5860/d;
L_0x17f59d0/d .functor NAND 1, L_0x17f5510, L_0x17f5650, L_0x17f5740, L_0x17f5860;
L_0x17f59d0 .delay (10000,10000,10000) L_0x17f59d0/d;
v0x17bc460_0 .net "S0", 0 0, L_0x17f5c80; 1 drivers
v0x17bc520_0 .net "S1", 0 0, L_0x17f53a0; 1 drivers
v0x17bc5c0_0 .net "in0", 0 0, L_0x17f5ef0; 1 drivers
v0x17bc660_0 .net "in1", 0 0, L_0x17e85e0; 1 drivers
v0x17bc6e0_0 .net "in2", 0 0, L_0x17f5db0; 1 drivers
v0x17bc780_0 .net "in3", 0 0, L_0x17f6300; 1 drivers
v0x17bc820_0 .net "nS0", 0 0, L_0x17f50c0; 1 drivers
v0x17bc8c0_0 .net "nS1", 0 0, L_0x17f5160; 1 drivers
v0x17bc960_0 .net "out", 0 0, L_0x17f59d0; 1 drivers
v0x17bca00_0 .net "out0", 0 0, L_0x17f5510; 1 drivers
v0x17bcaa0_0 .net "out1", 0 0, L_0x17f5650; 1 drivers
v0x17bcb40_0 .net "out2", 0 0, L_0x17f5740; 1 drivers
v0x17bcc50_0 .net "out3", 0 0, L_0x17f5860; 1 drivers
S_0x17bb9b0 .scope module, "OneMux" "FourInMux" 2 298, 2 29, S_0x17bb2e0;
 .timescale -9 -12;
L_0x17e8680/d .functor NOT 1, L_0x17f61a0, C4<0>, C4<0>, C4<0>;
L_0x17e8680 .delay (10000,10000,10000) L_0x17e8680/d;
L_0x17f6430/d .functor NOT 1, L_0x17f6db0, C4<0>, C4<0>, C4<0>;
L_0x17f6430 .delay (10000,10000,10000) L_0x17f6430/d;
L_0x17f64d0/d .functor NAND 1, L_0x17e8680, L_0x17f6430, L_0x17f6c40, C4<1>;
L_0x17f64d0 .delay (10000,10000,10000) L_0x17f64d0/d;
L_0x17f6610/d .functor NAND 1, L_0x17f61a0, L_0x17f6430, L_0x17f6ce0, C4<1>;
L_0x17f6610 .delay (10000,10000,10000) L_0x17f6610/d;
L_0x17f6700/d .functor NAND 1, L_0x17e8680, L_0x17f6db0, L_0x17f7070, C4<1>;
L_0x17f6700 .delay (10000,10000,10000) L_0x17f6700/d;
L_0x17f6820/d .functor NAND 1, L_0x17f61a0, L_0x17f6db0, L_0x17f7160, C4<1>;
L_0x17f6820 .delay (10000,10000,10000) L_0x17f6820/d;
L_0x17f6990/d .functor NAND 1, L_0x17f64d0, L_0x17f6610, L_0x17f6700, L_0x17f6820;
L_0x17f6990 .delay (10000,10000,10000) L_0x17f6990/d;
v0x17bbaa0_0 .net "S0", 0 0, L_0x17f61a0; 1 drivers
v0x17bbb60_0 .net "S1", 0 0, L_0x17f6db0; 1 drivers
v0x17bbc00_0 .net "in0", 0 0, L_0x17f6c40; 1 drivers
v0x17bbca0_0 .net "in1", 0 0, L_0x17f6ce0; 1 drivers
v0x17bbd20_0 .net "in2", 0 0, L_0x17f7070; 1 drivers
v0x17bbdc0_0 .net "in3", 0 0, L_0x17f7160; 1 drivers
v0x17bbea0_0 .net "nS0", 0 0, L_0x17e8680; 1 drivers
v0x17bbf40_0 .net "nS1", 0 0, L_0x17f6430; 1 drivers
v0x17bbfe0_0 .net "out", 0 0, L_0x17f6990; 1 drivers
v0x17bc080_0 .net "out0", 0 0, L_0x17f64d0; 1 drivers
v0x17bc120_0 .net "out1", 0 0, L_0x17f6610; 1 drivers
v0x17bc1c0_0 .net "out2", 0 0, L_0x17f6700; 1 drivers
v0x17bc2d0_0 .net "out3", 0 0, L_0x17f6820; 1 drivers
S_0x17bb450 .scope module, "TwoMux" "TwoInMux" 2 299, 2 8, S_0x17bb2e0;
 .timescale -9 -12;
L_0x17f10c0/d .functor NOT 1, L_0x17f78c0, C4<0>, C4<0>, C4<0>;
L_0x17f10c0 .delay (10000,10000,10000) L_0x17f10c0/d;
L_0x17f6ee0/d .functor AND 1, L_0x17f7460, L_0x17f10c0, C4<1>, C4<1>;
L_0x17f6ee0 .delay (20000,20000,20000) L_0x17f6ee0/d;
L_0x17f6fd0/d .functor AND 1, L_0x17f7500, L_0x17f78c0, C4<1>, C4<1>;
L_0x17f6fd0 .delay (20000,20000,20000) L_0x17f6fd0/d;
L_0x17f7650/d .functor OR 1, L_0x17f6ee0, L_0x17f6fd0, C4<0>, C4<0>;
L_0x17f7650 .delay (20000,20000,20000) L_0x17f7650/d;
v0x17bb540_0 .net "S", 0 0, L_0x17f78c0; 1 drivers
v0x17bb5c0_0 .net "in0", 0 0, L_0x17f7460; 1 drivers
v0x17bb640_0 .net "in1", 0 0, L_0x17f7500; 1 drivers
v0x17bb6e0_0 .net "nS", 0 0, L_0x17f10c0; 1 drivers
v0x17bb790_0 .net "out0", 0 0, L_0x17f6ee0; 1 drivers
v0x17bb830_0 .net "out1", 0 0, L_0x17f6fd0; 1 drivers
v0x17bb910_0 .net "outfinal", 0 0, L_0x17f7650; 1 drivers
    .scope S_0x1782ed0;
T_0 ;
    %vpi_call 3 35 "$display", "Test ALU - Add";
    %vpi_call 3 36 "$display", " A   | B   |Command|Output | ExpectOut|Cout|OF|subtract|SLTflag";
    %movi 8, 8, 4;
    %set/v v0x17dd890_0, 8, 4;
    %movi 8, 1, 4;
    %set/v v0x17dda10_0, 8, 4;
    %set/v v0x17dda90_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 3 38 "$display", "%b | %b | %b | %b | Expect 1001| %b | %b ", v0x17dd890_0, v0x17dda10_0, v0x17dda90_0, v0x17dd910_0, v0x17ddd10_0, v0x17ddd90_0;
    %vpi_call 3 40 "$display", " A   | B   |Command|Output | ExpectOut|Cout|OF|subtract|SLTflag";
    %movi 8, 8, 4;
    %set/v v0x17dd890_0, 8, 4;
    %movi 8, 1, 4;
    %set/v v0x17dda10_0, 8, 4;
    %set/v v0x17dda90_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 3 42 "$display", "%b | %b | %b | %b | Expect 1001| %b | %b ", v0x17dd890_0, v0x17dda10_0, v0x17dda90_0, v0x17ddb10_0, v0x17ddd10_0, v0x17ddd90_0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./alu2.v";
    "testing.t.v";
