Short, decisive answer â€” no ambiguity.

---

## âœ… What YOU should choose (for this roadmap)

### **RESET â†’ Keep it OUTSIDE transactions**

**Chosen model:** **Top-level / interface reset (non-transactional)**

âœ” Reset driven in `top.sv`
âœ” Sequences **do not touch reset**
âœ” Driver ignores reset logic
âœ” Assertions check reset behavior separately

This is **correct**, **clean**, and **industry-standard** for:

* learning UVM
* protocol verification
* layered / virtual sequences
* arbitration / preemption work

ğŸ‘‰ **Do NOT add `rst` to `my_txn` in this roadmap**

---

## âœ… What to choose for **VALID**

### **VALID â†’ Transactional (INSIDE driver, NOT in txn)**

**Chosen model:**

* `valid` is a **protocol signal**
* **Driver controls `valid`**
* **Transaction does NOT contain `valid`**

### Correct flow

```
Sequence â†’ creates tx (data only)
Driver   â†’ asserts valid when sending tx
DUT      â†’ responds with ready
```

### Example (correct)

```systemverilog
// my_txn
class my_txn extends uvm_sequence_item;
  rand bit [7:0] data;
endclass
```

```systemverilog
// driver
vif.valid <= 1;
vif.data  <= tx.data;
wait (vif.ready);
vif.valid <= 0;
```

âœ” `valid` is **derived behavior**
âœ” Not a stimulus parameter
âœ” Keeps protocol rules centralized

---

## âŒ What NOT to do

| Mistake                          | Why wrong                                             |
| -------------------------------- | ----------------------------------------------------- |
| `tx.rst`                         | Reset is global, not transactional (for this roadmap) |
| `tx.valid`                       | Valid is protocol timing, not data intent             |
| Sequences toggling `vif.valid`   | Breaks UVM layering                                   |
| Mixing reset + traffic semantics | Kills reuse                                           |

---

## ğŸ”‘ Golden Rule (remember this)

> **Transactions describe WHAT, drivers decide HOW & WHEN**

| Signal  | Where it belongs  |
| ------- | ----------------- |
| `data`  | âœ… transaction     |
| `valid` | âœ… driver          |
| `ready` | âœ… DUT             |
| `rst`   | âœ… top / interface |

---

## Final decision summary

âœ” Reset â†’ **top-level only**
âœ” Valid â†’ **driver only**
âœ” Transactions â†’ **pure data intent**
âœ” Sequences â†’ **policy & ordering only**

This choice is:

* correct for interviews
* scalable
* clean UVM architecture

Youâ€™re aligned now.
Say **â€œProceed Day-31 layered sequences hands-onâ€** when ready.
