<dec f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='33'/>
<doc f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='32'>// Normal instruction size (in bytes).</doc>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='176' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='181' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='182' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBranchRelaxation.cpp' l='119' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBranchRelaxation.cpp' l='159' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4481' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4484' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='581' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='694' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='696' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='697' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='703' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='705' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.cpp' l='387' u='c'/>
