
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/xilinx_projects/vga_driver/pa.fromNcd.tcl
# create_project -name vga_driver -dir "D:/xilinx_projects/vga_driver/planAhead_run_2" -part xc3s50atq144-5
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "D:/xilinx_projects/vga_driver/top_level.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/xilinx_projects/vga_driver} {ipcore_dir} }
# add_files [list {ipcore_dir/graphic_ram.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/palete_ram.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/rom.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "top_level.ucf" [current_fileset -constrset]
Adding file 'D:/xilinx_projects/vga_driver/top_level.ucf' to fileset 'constrs_1'
# add_files [list {top_level.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50atq144-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_x_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_y_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 79416 kilobytes

Parsing EDIF File [./planAhead_run_2/vga_driver.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/vga_driver.data/cache/top_level_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design graphic_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to graphic_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file graphic_ram.edif ...
ngc2edif: Total memory usage is 78712 kilobytes

Reading core file 'D:/xilinx_projects/vga_driver/ipcore_dir/graphic_ram.ngc' for (cell view 'graphic_ram', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./planAhead_run_2/vga_driver.data/cache/graphic_ram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/vga_driver.data/cache/graphic_ram_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/ClockRegion.xml
Loading clock buffers from D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/ClockBuffers.xml
Loading package from D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/tq144/Package.xml
Loading io standards from D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/tq144/SSORules.xml
Loading list of drcs for the architecture : D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
INFO: [Timing 38-34] Done reading timing library D:/Xilinx_ISE_DS_Win_14.7_1015_1/Xilinx-ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
Parsing UCF File [D:/xilinx_projects/vga_driver/ipcore_dir/graphic_ram.ncf]
Finished Parsing UCF File [D:/xilinx_projects/vga_driver/ipcore_dir/graphic_ram.ncf]
Parsing UCF File [D:/xilinx_projects/vga_driver/ipcore_dir/graphic_ram.ncf]
Finished Parsing UCF File [D:/xilinx_projects/vga_driver/ipcore_dir/graphic_ram.ncf]
Parsing UCF File [D:/xilinx_projects/vga_driver/top_level.ucf]
Finished Parsing UCF File [D:/xilinx_projects/vga_driver/top_level.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 16345353
link_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 566.207 ; gain = 129.703
# read_xdl -file "D:/xilinx_projects/vga_driver/top_level.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s50a.nph' in environment D:\Xilinx_ISE_DS_Win_14.7_1015_1\Xilinx-ISE\14.7\ISE_DS\ISE\.
   "top_level" is an NCD, version 3.2, device xc3s50a, package tq144, speed -5
Successfully converted design 'D:\xilinx_projects\vga_driver\top_level.ncd' to 'D:\xilinx_projects\vga_driver\top_level.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : D:/xilinx_projects/vga_driver/top_level.ncd
WARNING: [Designutils 20-665] Net Name: slider<0>. Found in file: D:/xilinx_projects/vga_driver/top_level.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: slider<1>. Found in file: D:/xilinx_projects/vga_driver/top_level.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: slider<2>. Found in file: D:/xilinx_projects/vga_driver/top_level.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: slider<3>. Found in file: D:/xilinx_projects/vga_driver/top_level.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: slider<4>. Found in file: D:/xilinx_projects/vga_driver/top_level.ncd. Not Recognizable in the Context
INFO: [Designutils 20-658] Finished Parsing Placement File : D:/xilinx_projects/vga_driver/top_level.ncd
INFO: [Designutils 20-671] Placed 573 instances
# if {[catch {read_twx -name results_1 -file "D:/xilinx_projects/vga_driver/top_level.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"D:/xilinx_projects/vga_driver/top_level.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Sep 08 20:19:53 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
