$date
	Sun Oct 23 02:43:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#466057
b10010 !
1"
#466058
b10010 &
b10010 %
1$
#466059
0"
#466062
b1001 &
b1001 %
#466066
b11100 &
b11100 %
#466070
b1110 &
b1110 %
#466074
b111 &
b111 %
#466078
b10110 &
b10110 %
#466082
b1011 &
b1011 %
#466086
b100010 &
b100010 %
#466090
b10001 &
b10001 %
#466094
b110100 &
b110100 %
#466098
b11010 &
b11010 %
#466102
b1101 &
b1101 %
#466106
b101000 &
b101000 %
#466110
b10100 &
b10100 %
#466114
b1010 &
b1010 %
#466118
b101 &
b101 %
#466122
b10000 &
b10000 %
#466126
b1000 &
b1000 %
#466130
b100 &
b100 %
#466134
b10 &
b10 %
#466138
b1 &
b1 %
1#
#466142
b0 &
0#
b0 %
0$
#1512579
b1100 !
1"
#1512582
b1100 &
b1100 %
1$
#1512583
0"
#1512586
b110 &
b110 %
#1512590
b11 &
b11 %
#1512594
b1010 &
b1010 %
#1512598
b101 &
b101 %
#1512602
b10000 &
b10000 %
#1512606
b1000 &
b1000 %
#1512610
b100 &
b100 %
#1512614
b10 &
b10 %
#1512618
b1 &
b1 %
1#
#1512622
b0 &
0#
b0 %
0$
#2484637
b10000 !
1"
#2484638
b10000 &
b10000 %
1$
#2484639
0"
#2484642
b1000 &
b1000 %
#2484646
b100 &
b100 %
#2484650
b10 &
b10 %
#2484654
b1 &
1#
b1 %
#2484658
b0 &
b0 %
0#
0$
#4500012
