{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 17:05:54 2024 " "Info: Processing started: Sat Dec 21 17:05:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off small_computer -c small_computer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off small_computer -c small_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "small_computer EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"small_computer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 25 " "Warning: No exact pin location assignment(s) for 24 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { output[7] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 896 1072 656 "output\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { output[6] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 896 1072 656 "output\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { output[5] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 896 1072 656 "output\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { output[4] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 896 1072 656 "output\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { output[3] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 896 1072 656 "output\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { output[2] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 896 1072 656 "output\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { output[1] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 896 1072 656 "output\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { output[0] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 896 1072 656 "output\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[7\] " "Info: Pin c\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[7] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[6\] " "Info: Pin c\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[6] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[5\] " "Info: Pin c\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[5] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[4\] " "Info: Pin c\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[4] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[3\] " "Info: Pin c\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[3] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[2\] " "Info: Pin c\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[2] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[1\] " "Info: Pin c\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[1] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[0\] " "Info: Pin c\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[0] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[7\] " "Info: Pin input\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { input[7] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 384 552 656 "input\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[6\] " "Info: Pin input\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { input[6] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 384 552 656 "input\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[5\] " "Info: Pin input\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { input[5] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 384 552 656 "input\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[4\] " "Info: Pin input\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { input[4] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 384 552 656 "input\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[3\] " "Info: Pin input\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { input[3] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 384 552 656 "input\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[2\] " "Info: Pin input\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { input[2] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 384 552 656 "input\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[1\] " "Info: Pin input\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { input[1] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 384 552 656 "input\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[0\] " "Info: Pin input\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { input[0] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 384 552 656 "input\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 8 16 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 8 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[0\] " "Warning: Node \"in\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[1\] " "Warning: Node \"in\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[2\] " "Warning: Node \"in\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[3\] " "Warning: Node \"in\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[4\] " "Warning: Node \"in\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[5\] " "Warning: Node \"in\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[6\] " "Warning: Node \"in\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[7\] " "Warning: Node \"in\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[0\] " "Warning: Node \"out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[1\] " "Warning: Node \"out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[2\] " "Warning: Node \"out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[3\] " "Warning: Node \"out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[4\] " "Warning: Node \"out\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[5\] " "Warning: Node \"out\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[6\] " "Warning: Node \"out\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[7\] " "Warning: Node \"out\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register ir:inst1\|x\[0\] register reg_group:inst4\|R1\[2\] -11.222 ns " "Info: Slack time is -11.222 ns between source register \"ir:inst1\|x\[0\]\" and destination register \"reg_group:inst4\|R1\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 138 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 138; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst4\|R1\[2\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst4\|R1\[2\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst4|R1[2] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 138 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 138; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst4\|R1\[2\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst4\|R1\[2\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst4|R1[2] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 138 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 138; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns ir:inst1\|x\[0\] 3 REG Unassigned 12 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'ir:inst1\|x\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl ir:inst1|x[0] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "F:/文档/模型机/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 138 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 138; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns ir:inst1\|x\[0\] 3 REG Unassigned 12 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'ir:inst1\|x\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl ir:inst1|x[0] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "F:/文档/模型机/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../ir/ir.v" "" { Text "F:/文档/模型机/ir/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.958 ns - Longest register register " "Info: - Longest register to register delay is 11.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst1\|x\[0\] 1 REG Unassigned 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'ir:inst1\|x\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst1|x[0] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "F:/文档/模型机/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.370 ns) 1.596 ns reg_group:inst4\|s\[0\]~38 2 COMB Unassigned 1 " "Info: 2: + IC(1.226 ns) + CELL(0.370 ns) = 1.596 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg_group:inst4\|s\[0\]~38'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { ir:inst1|x[0] reg_group:inst4|s[0]~38 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.370 ns) 3.141 ns reg_group:inst4\|s\[0\]~39 3 COMB Unassigned 5 " "Info: 3: + IC(1.175 ns) + CELL(0.370 ns) = 3.141 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'reg_group:inst4\|s\[0\]~39'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { reg_group:inst4|s[0]~38 reg_group:inst4|s[0]~39 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.952 ns au:inst20\|Add0~8 4 COMB Unassigned 2 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 3.952 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst20\|Add0~8'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { reg_group:inst4|s[0]~39 au:inst20|Add0~8 } "NODE_NAME" } } { "../au/au.v" "" { Text "F:/文档/模型机/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.596 ns) 5.153 ns au:inst20\|Add0~12 5 COMB Unassigned 2 " "Info: 5: + IC(0.605 ns) + CELL(0.596 ns) = 5.153 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst20\|Add0~12'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { au:inst20|Add0~8 au:inst20|Add0~12 } "NODE_NAME" } } { "../au/au.v" "" { Text "F:/文档/模型机/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.239 ns au:inst20\|Add0~14 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.239 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst20\|Add0~14'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst20|Add0~12 au:inst20|Add0~14 } "NODE_NAME" } } { "../au/au.v" "" { Text "F:/文档/模型机/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.745 ns au:inst20\|Add0~15 7 COMB Unassigned 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 5.745 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'au:inst20\|Add0~15'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst20|Add0~14 au:inst20|Add0~15 } "NODE_NAME" } } { "../au/au.v" "" { Text "F:/文档/模型机/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 7.272 ns inst22\[2\]~15 8 COMB Unassigned 1 " "Info: 8: + IC(1.157 ns) + CELL(0.370 ns) = 7.272 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst22\[2\]~15'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { au:inst20|Add0~15 inst22[2]~15 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 8.083 ns inst22\[2\]~17 9 COMB Unassigned 2 " "Info: 9: + IC(0.441 ns) + CELL(0.370 ns) = 8.083 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'inst22\[2\]~17'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst22[2]~15 inst22[2]~17 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 8.894 ns inst22\[2\]~32 10 COMB Unassigned 3 " "Info: 10: + IC(0.160 ns) + CELL(0.651 ns) = 8.894 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst22\[2\]~32'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst22[2]~17 inst22[2]~32 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.650 ns) 10.419 ns mux2_1:inst23\|y\[2\]~13 11 COMB Unassigned 4 " "Info: 11: + IC(0.875 ns) + CELL(0.650 ns) = 10.419 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'mux2_1:inst23\|y\[2\]~13'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { inst22[2]~32 mux2_1:inst23|y[2]~13 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "F:/文档/模型机/mux2_1/mux2_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.108 ns) 11.958 ns reg_group:inst4\|R1\[2\] 12 REG Unassigned 2 " "Info: 12: + IC(1.431 ns) + CELL(0.108 ns) = 11.958 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst4\|R1\[2\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { mux2_1:inst23|y[2]~13 reg_group:inst4|R1[2] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.283 ns ( 35.82 % ) " "Info: Total cell delay = 4.283 ns ( 35.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.675 ns ( 64.18 % ) " "Info: Total interconnect delay = 7.675 ns ( 64.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.958 ns" { ir:inst1|x[0] reg_group:inst4|s[0]~38 reg_group:inst4|s[0]~39 au:inst20|Add0~8 au:inst20|Add0~12 au:inst20|Add0~14 au:inst20|Add0~15 inst22[2]~15 inst22[2]~17 inst22[2]~32 mux2_1:inst23|y[2]~13 reg_group:inst4|R1[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.958 ns" { ir:inst1|x[0] reg_group:inst4|s[0]~38 reg_group:inst4|s[0]~39 au:inst20|Add0~8 au:inst20|Add0~12 au:inst20|Add0~14 au:inst20|Add0~15 inst22[2]~15 inst22[2]~17 inst22[2]~32 mux2_1:inst23|y[2]~13 reg_group:inst4|R1[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.958 ns register register " "Info: Estimated most critical path is register to register delay of 11.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst1\|x\[0\] 1 REG LAB_X24_Y11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y11; Fanout = 12; REG Node = 'ir:inst1\|x\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst1|x[0] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "F:/文档/模型机/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.370 ns) 1.596 ns reg_group:inst4\|s\[0\]~38 2 COMB LAB_X25_Y10 1 " "Info: 2: + IC(1.226 ns) + CELL(0.370 ns) = 1.596 ns; Loc. = LAB_X25_Y10; Fanout = 1; COMB Node = 'reg_group:inst4\|s\[0\]~38'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { ir:inst1|x[0] reg_group:inst4|s[0]~38 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.370 ns) 3.141 ns reg_group:inst4\|s\[0\]~39 3 COMB LAB_X25_Y13 5 " "Info: 3: + IC(1.175 ns) + CELL(0.370 ns) = 3.141 ns; Loc. = LAB_X25_Y13; Fanout = 5; COMB Node = 'reg_group:inst4\|s\[0\]~39'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { reg_group:inst4|s[0]~38 reg_group:inst4|s[0]~39 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.952 ns au:inst20\|Add0~8 4 COMB LAB_X25_Y13 2 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 3.952 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'au:inst20\|Add0~8'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { reg_group:inst4|s[0]~39 au:inst20|Add0~8 } "NODE_NAME" } } { "../au/au.v" "" { Text "F:/文档/模型机/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.596 ns) 5.153 ns au:inst20\|Add0~12 5 COMB LAB_X25_Y13 2 " "Info: 5: + IC(0.605 ns) + CELL(0.596 ns) = 5.153 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'au:inst20\|Add0~12'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { au:inst20|Add0~8 au:inst20|Add0~12 } "NODE_NAME" } } { "../au/au.v" "" { Text "F:/文档/模型机/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.239 ns au:inst20\|Add0~14 6 COMB LAB_X25_Y13 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.239 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'au:inst20\|Add0~14'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst20|Add0~12 au:inst20|Add0~14 } "NODE_NAME" } } { "../au/au.v" "" { Text "F:/文档/模型机/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.745 ns au:inst20\|Add0~15 7 COMB LAB_X25_Y13 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 5.745 ns; Loc. = LAB_X25_Y13; Fanout = 1; COMB Node = 'au:inst20\|Add0~15'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst20|Add0~14 au:inst20|Add0~15 } "NODE_NAME" } } { "../au/au.v" "" { Text "F:/文档/模型机/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 7.272 ns inst22\[2\]~15 8 COMB LAB_X24_Y12 1 " "Info: 8: + IC(1.157 ns) + CELL(0.370 ns) = 7.272 ns; Loc. = LAB_X24_Y12; Fanout = 1; COMB Node = 'inst22\[2\]~15'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { au:inst20|Add0~15 inst22[2]~15 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 8.083 ns inst22\[2\]~17 9 COMB LAB_X24_Y12 2 " "Info: 9: + IC(0.441 ns) + CELL(0.370 ns) = 8.083 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'inst22\[2\]~17'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst22[2]~15 inst22[2]~17 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 8.894 ns inst22\[2\]~32 10 COMB LAB_X24_Y12 3 " "Info: 10: + IC(0.160 ns) + CELL(0.651 ns) = 8.894 ns; Loc. = LAB_X24_Y12; Fanout = 3; COMB Node = 'inst22\[2\]~32'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst22[2]~17 inst22[2]~32 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.650 ns) 10.419 ns mux2_1:inst23\|y\[2\]~13 11 COMB LAB_X25_Y11 4 " "Info: 11: + IC(0.875 ns) + CELL(0.650 ns) = 10.419 ns; Loc. = LAB_X25_Y11; Fanout = 4; COMB Node = 'mux2_1:inst23\|y\[2\]~13'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { inst22[2]~32 mux2_1:inst23|y[2]~13 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "F:/文档/模型机/mux2_1/mux2_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.108 ns) 11.958 ns reg_group:inst4\|R1\[2\] 12 REG LAB_X25_Y12 2 " "Info: 12: + IC(1.431 ns) + CELL(0.108 ns) = 11.958 ns; Loc. = LAB_X25_Y12; Fanout = 2; REG Node = 'reg_group:inst4\|R1\[2\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { mux2_1:inst23|y[2]~13 reg_group:inst4|R1[2] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.283 ns ( 35.82 % ) " "Info: Total cell delay = 4.283 ns ( 35.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.675 ns ( 64.18 % ) " "Info: Total interconnect delay = 7.675 ns ( 64.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.958 ns" { ir:inst1|x[0] reg_group:inst4|s[0]~38 reg_group:inst4|s[0]~39 au:inst20|Add0~8 au:inst20|Add0~12 au:inst20|Add0~14 au:inst20|Add0~15 inst22[2]~15 inst22[2]~17 inst22[2]~32 mux2_1:inst23|y[2]~13 reg_group:inst4|R1[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Info: Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[7\] 0 " "Info: Pin \"c\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[6\] 0 " "Info: Pin \"c\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[5\] 0 " "Info: Pin \"c\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[4\] 0 " "Info: Pin \"c\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[3\] 0 " "Info: Pin \"c\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[2\] 0 " "Info: Pin \"c\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[1\] 0 " "Info: Pin \"c\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[0\] 0 " "Info: Pin \"c\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[7\] GND " "Info: Pin c\[7\] has GND driving its datain port" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[7] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[6\] GND " "Info: Pin c\[6\] has GND driving its datain port" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[6] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[5\] GND " "Info: Pin c\[5\] has GND driving its datain port" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[5] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[4\] GND " "Info: Pin c\[4\] has GND driving its datain port" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[4] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[3\] GND " "Info: Pin c\[3\] has GND driving its datain port" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[3] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[2\] GND " "Info: Pin c\[2\] has GND driving its datain port" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[2] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[1\] GND " "Info: Pin c\[1\] has GND driving its datain port" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[1] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[0\] GND " "Info: Pin c\[0\] has GND driving its datain port" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { c[0] } } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 72 1448 1624 88 "c\[7..0\]" "" } { 64 1416 1455 80 "c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 17:05:55 2024 " "Info: Processing ended: Sat Dec 21 17:05:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
