// Seed: 463300449
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  assign module_1.id_4 = 0;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire ["" : -1] id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input uwire id_2,
    output tri id_3,
    input tri id_4,
    output wor id_5,
    output tri0 id_6,
    input tri id_7,
    output tri id_8,
    input tri1 id_9,
    input uwire id_10,
    input wor id_11,
    inout supply1 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input uwire id_15
);
  xor primCall (
      id_5, id_4, id_14, id_13, id_9, id_17, id_7, id_1, id_2, id_11, id_12, id_10, id_15
  );
  parameter id_17 = 1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  assign id_12 = "" ? id_17 : id_17;
endmodule
