# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do C4M1P3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/AlteraPrj/C4M1P3 {C:/AlteraPrj/C4M1P3/de10_lite_golden_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:34 on Jun 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AlteraPrj/C4M1P3" C:/AlteraPrj/C4M1P3/de10_lite_golden_top.v 
# -- Compiling module DE10_LITE_Golden_Top
# 
# Top level modules:
# 	DE10_LITE_Golden_Top
# End time: 23:16:34 on Jun 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/AlteraPrj/C4M1P3/Full_Adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:34 on Jun 27,2025
# vcom -reportprogress 300 -93 -work work C:/AlteraPrj/C4M1P3/Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture Structural of Full_Adder
# End time: 23:16:35 on Jun 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/AlteraPrj/C4M1P3/C4M1P3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:37 on Jun 27,2025
# vcom -reportprogress 300 -93 -work work C:/AlteraPrj/C4M1P3/C4M1P3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C4M1P3
# -- Compiling architecture Structural of C4M1P3
# End time: 23:16:37 on Jun 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.DE10_LITE_Golden_Top
# vsim -gui -l msim_transcript work.DE10_LITE_Golden_Top 
# Start time: 23:16:44 on Jun 27,2025
# Loading work.DE10_LITE_Golden_Top
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.c4m1p3(structural)
# Loading work.full_adder(structural)
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/A
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/B
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/Cin
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/Sum
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/Cout
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/C1
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/C2
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/c3
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/LEDR
run
force -freeze sim:/DE10_LITE_Golden_Top/u1/A 0100 0
force -freeze sim:/DE10_LITE_Golden_Top/u1/B 1011 0
force -freeze sim:/DE10_LITE_Golden_Top/u1/Cin 1 0
run
force -freeze sim:/DE10_LITE_Golden_Top/u1/A 1100 0
force -freeze sim:/DE10_LITE_Golden_Top/u1/B 1111 0
run
force -freeze sim:/DE10_LITE_Golden_Top/u1/A 0100 0
force -freeze sim:/DE10_LITE_Golden_Top/u1/B 1011 0
run
force -freeze sim:/DE10_LITE_Golden_Top/u1/A 1111 0
force -freeze sim:/DE10_LITE_Golden_Top/u1/B 1000 0
force -freeze sim:/DE10_LITE_Golden_Top/u1/Cin 0 0
run
set PrefMain(saveFile) { C4M1P3}
#  C4M1P3
# End time: 23:41:14 on Jun 27,2025, Elapsed time: 0:24:30
# Errors: 0, Warnings: 0
