/*
Developer   - Sriram Venkata Krishna
Date        - 09-09-2025
Platform    - HDL Bits
*/

//047. Another Gate

module top_module 
    (
        input in1,
        input in2,
        output out
    );
    
    assign out = (in1 & (~in2));

endmodule
