INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab5/simulation_models/simulation_models.srcs/sim_1/new/tb_main_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_main_lut
