

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Wed Dec 18 10:55:37 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  514|  514|  514|  514|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Outer_Loop  |  512|  512|        17|         16|          1|    32|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 16, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	19  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	2  / true
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x i32]* %input_r, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [conv2D.cpp:7]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i6 %i, -32" [conv2D.cpp:7]   --->   Operation 23 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i, 1" [conv2D.cpp:7]   --->   Operation 25 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [conv2D.cpp:7]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i, i5 0)" [conv2D.cpp:7]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = zext i11 %tmp to i64" [conv2D.cpp:10]   --->   Operation 28 'zext' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_2" [conv2D.cpp:10]   --->   Operation 29 'getelementptr' 'input_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = or i11 %tmp, 1" [conv2D.cpp:7]   --->   Operation 30 'or' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_3)" [conv2D.cpp:10]   --->   Operation 31 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_4" [conv2D.cpp:10]   --->   Operation 32 'getelementptr' 'input_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.cpp:10]   --->   Operation 33 'load' 'input_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [conv2D.cpp:10]   --->   Operation 34 'load' 'input_load_1' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = or i11 %tmp, 2" [conv2D.cpp:7]   --->   Operation 35 'or' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_5)" [conv2D.cpp:10]   --->   Operation 36 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_6" [conv2D.cpp:10]   --->   Operation 37 'getelementptr' 'input_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = or i11 %tmp, 3" [conv2D.cpp:7]   --->   Operation 38 'or' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_7)" [conv2D.cpp:10]   --->   Operation 39 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_8" [conv2D.cpp:10]   --->   Operation 40 'getelementptr' 'input_addr_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_2" [conv2D.cpp:10]   --->   Operation 41 'getelementptr' 'buffer_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_4" [conv2D.cpp:10]   --->   Operation 42 'getelementptr' 'buffer_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.cpp:10]   --->   Operation 43 'load' 'input_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "store i32 %input_load, i32* %buffer_addr, align 4" [conv2D.cpp:10]   --->   Operation 44 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [conv2D.cpp:10]   --->   Operation 45 'load' 'input_load_1' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 46 [1/1] (3.25ns)   --->   "store i32 %input_load_1, i32* %buffer_addr_1, align 4" [conv2D.cpp:10]   --->   Operation 46 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [conv2D.cpp:10]   --->   Operation 47 'load' 'input_load_2' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%input_load_3 = load i32* %input_addr_3, align 4" [conv2D.cpp:10]   --->   Operation 48 'load' 'input_load_3' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = or i11 %tmp, 4" [conv2D.cpp:7]   --->   Operation 49 'or' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_9)" [conv2D.cpp:10]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_s" [conv2D.cpp:10]   --->   Operation 51 'getelementptr' 'input_addr_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_10 = or i11 %tmp, 5" [conv2D.cpp:7]   --->   Operation 52 'or' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_10)" [conv2D.cpp:10]   --->   Operation 53 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_11" [conv2D.cpp:10]   --->   Operation 54 'getelementptr' 'input_addr_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%buffer_addr_2 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_6" [conv2D.cpp:10]   --->   Operation 55 'getelementptr' 'buffer_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%buffer_addr_3 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_8" [conv2D.cpp:10]   --->   Operation 56 'getelementptr' 'buffer_addr_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (3.25ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [conv2D.cpp:10]   --->   Operation 57 'load' 'input_load_2' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 58 [1/1] (3.25ns)   --->   "store i32 %input_load_2, i32* %buffer_addr_2, align 4" [conv2D.cpp:10]   --->   Operation 58 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%input_load_3 = load i32* %input_addr_3, align 4" [conv2D.cpp:10]   --->   Operation 59 'load' 'input_load_3' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 60 [1/1] (3.25ns)   --->   "store i32 %input_load_3, i32* %buffer_addr_3, align 4" [conv2D.cpp:10]   --->   Operation 60 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 61 [2/2] (3.25ns)   --->   "%input_load_4 = load i32* %input_addr_4, align 4" [conv2D.cpp:10]   --->   Operation 61 'load' 'input_load_4' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 62 [2/2] (3.25ns)   --->   "%input_load_5 = load i32* %input_addr_5, align 4" [conv2D.cpp:10]   --->   Operation 62 'load' 'input_load_5' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_12 = or i11 %tmp, 6" [conv2D.cpp:7]   --->   Operation 63 'or' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_12)" [conv2D.cpp:10]   --->   Operation 64 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_13" [conv2D.cpp:10]   --->   Operation 65 'getelementptr' 'input_addr_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_14 = or i11 %tmp, 7" [conv2D.cpp:7]   --->   Operation 66 'or' 'tmp_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_14)" [conv2D.cpp:10]   --->   Operation 67 'bitconcatenate' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_15" [conv2D.cpp:10]   --->   Operation 68 'getelementptr' 'input_addr_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%buffer_addr_4 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_s" [conv2D.cpp:10]   --->   Operation 69 'getelementptr' 'buffer_addr_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%buffer_addr_5 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_11" [conv2D.cpp:10]   --->   Operation 70 'getelementptr' 'buffer_addr_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 71 [1/2] (3.25ns)   --->   "%input_load_4 = load i32* %input_addr_4, align 4" [conv2D.cpp:10]   --->   Operation 71 'load' 'input_load_4' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 72 [1/1] (3.25ns)   --->   "store i32 %input_load_4, i32* %buffer_addr_4, align 4" [conv2D.cpp:10]   --->   Operation 72 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%input_load_5 = load i32* %input_addr_5, align 4" [conv2D.cpp:10]   --->   Operation 73 'load' 'input_load_5' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 74 [1/1] (3.25ns)   --->   "store i32 %input_load_5, i32* %buffer_addr_5, align 4" [conv2D.cpp:10]   --->   Operation 74 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 75 [2/2] (3.25ns)   --->   "%input_load_6 = load i32* %input_addr_6, align 4" [conv2D.cpp:10]   --->   Operation 75 'load' 'input_load_6' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%input_load_7 = load i32* %input_addr_7, align 4" [conv2D.cpp:10]   --->   Operation 76 'load' 'input_load_7' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_16 = or i11 %tmp, 8" [conv2D.cpp:7]   --->   Operation 77 'or' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_16)" [conv2D.cpp:10]   --->   Operation 78 'bitconcatenate' 'tmp_17' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_17" [conv2D.cpp:10]   --->   Operation 79 'getelementptr' 'input_addr_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_18 = or i11 %tmp, 9" [conv2D.cpp:7]   --->   Operation 80 'or' 'tmp_18' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_18)" [conv2D.cpp:10]   --->   Operation 81 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_19" [conv2D.cpp:10]   --->   Operation 82 'getelementptr' 'input_addr_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%buffer_addr_6 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_13" [conv2D.cpp:10]   --->   Operation 83 'getelementptr' 'buffer_addr_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%buffer_addr_7 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_15" [conv2D.cpp:10]   --->   Operation 84 'getelementptr' 'buffer_addr_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 85 [1/2] (3.25ns)   --->   "%input_load_6 = load i32* %input_addr_6, align 4" [conv2D.cpp:10]   --->   Operation 85 'load' 'input_load_6' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 86 [1/1] (3.25ns)   --->   "store i32 %input_load_6, i32* %buffer_addr_6, align 4" [conv2D.cpp:10]   --->   Operation 86 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 87 [1/2] (3.25ns)   --->   "%input_load_7 = load i32* %input_addr_7, align 4" [conv2D.cpp:10]   --->   Operation 87 'load' 'input_load_7' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 88 [1/1] (3.25ns)   --->   "store i32 %input_load_7, i32* %buffer_addr_7, align 4" [conv2D.cpp:10]   --->   Operation 88 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 89 [2/2] (3.25ns)   --->   "%input_load_8 = load i32* %input_addr_8, align 4" [conv2D.cpp:10]   --->   Operation 89 'load' 'input_load_8' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 90 [2/2] (3.25ns)   --->   "%input_load_9 = load i32* %input_addr_9, align 4" [conv2D.cpp:10]   --->   Operation 90 'load' 'input_load_9' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_20 = or i11 %tmp, 10" [conv2D.cpp:7]   --->   Operation 91 'or' 'tmp_20' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_20)" [conv2D.cpp:10]   --->   Operation 92 'bitconcatenate' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_21" [conv2D.cpp:10]   --->   Operation 93 'getelementptr' 'input_addr_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_22 = or i11 %tmp, 11" [conv2D.cpp:7]   --->   Operation 94 'or' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_22)" [conv2D.cpp:10]   --->   Operation 95 'bitconcatenate' 'tmp_23' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_23" [conv2D.cpp:10]   --->   Operation 96 'getelementptr' 'input_addr_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%buffer_addr_8 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_17" [conv2D.cpp:10]   --->   Operation 97 'getelementptr' 'buffer_addr_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%buffer_addr_9 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_19" [conv2D.cpp:10]   --->   Operation 98 'getelementptr' 'buffer_addr_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%input_load_8 = load i32* %input_addr_8, align 4" [conv2D.cpp:10]   --->   Operation 99 'load' 'input_load_8' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 100 [1/1] (3.25ns)   --->   "store i32 %input_load_8, i32* %buffer_addr_8, align 4" [conv2D.cpp:10]   --->   Operation 100 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 101 [1/2] (3.25ns)   --->   "%input_load_9 = load i32* %input_addr_9, align 4" [conv2D.cpp:10]   --->   Operation 101 'load' 'input_load_9' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 102 [1/1] (3.25ns)   --->   "store i32 %input_load_9, i32* %buffer_addr_9, align 4" [conv2D.cpp:10]   --->   Operation 102 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 103 [2/2] (3.25ns)   --->   "%input_load_10 = load i32* %input_addr_10, align 4" [conv2D.cpp:10]   --->   Operation 103 'load' 'input_load_10' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 104 [2/2] (3.25ns)   --->   "%input_load_11 = load i32* %input_addr_11, align 4" [conv2D.cpp:10]   --->   Operation 104 'load' 'input_load_11' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_24 = or i11 %tmp, 12" [conv2D.cpp:7]   --->   Operation 105 'or' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_24)" [conv2D.cpp:10]   --->   Operation 106 'bitconcatenate' 'tmp_25' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_25" [conv2D.cpp:10]   --->   Operation 107 'getelementptr' 'input_addr_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_26 = or i11 %tmp, 13" [conv2D.cpp:7]   --->   Operation 108 'or' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_26)" [conv2D.cpp:10]   --->   Operation 109 'bitconcatenate' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_27" [conv2D.cpp:10]   --->   Operation 110 'getelementptr' 'input_addr_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%buffer_addr_10 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_21" [conv2D.cpp:10]   --->   Operation 111 'getelementptr' 'buffer_addr_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%buffer_addr_11 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_23" [conv2D.cpp:10]   --->   Operation 112 'getelementptr' 'buffer_addr_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 113 [1/2] (3.25ns)   --->   "%input_load_10 = load i32* %input_addr_10, align 4" [conv2D.cpp:10]   --->   Operation 113 'load' 'input_load_10' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 114 [1/1] (3.25ns)   --->   "store i32 %input_load_10, i32* %buffer_addr_10, align 4" [conv2D.cpp:10]   --->   Operation 114 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 115 [1/2] (3.25ns)   --->   "%input_load_11 = load i32* %input_addr_11, align 4" [conv2D.cpp:10]   --->   Operation 115 'load' 'input_load_11' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 116 [1/1] (3.25ns)   --->   "store i32 %input_load_11, i32* %buffer_addr_11, align 4" [conv2D.cpp:10]   --->   Operation 116 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 117 [2/2] (3.25ns)   --->   "%input_load_12 = load i32* %input_addr_12, align 4" [conv2D.cpp:10]   --->   Operation 117 'load' 'input_load_12' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 118 [2/2] (3.25ns)   --->   "%input_load_13 = load i32* %input_addr_13, align 4" [conv2D.cpp:10]   --->   Operation 118 'load' 'input_load_13' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 6.50>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_28 = or i11 %tmp, 14" [conv2D.cpp:7]   --->   Operation 119 'or' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_28)" [conv2D.cpp:10]   --->   Operation 120 'bitconcatenate' 'tmp_29' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_29" [conv2D.cpp:10]   --->   Operation 121 'getelementptr' 'input_addr_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_30 = or i11 %tmp, 15" [conv2D.cpp:7]   --->   Operation 122 'or' 'tmp_30' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_30)" [conv2D.cpp:10]   --->   Operation 123 'bitconcatenate' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_31" [conv2D.cpp:10]   --->   Operation 124 'getelementptr' 'input_addr_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%buffer_addr_12 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_25" [conv2D.cpp:10]   --->   Operation 125 'getelementptr' 'buffer_addr_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%buffer_addr_13 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_27" [conv2D.cpp:10]   --->   Operation 126 'getelementptr' 'buffer_addr_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 127 [1/2] (3.25ns)   --->   "%input_load_12 = load i32* %input_addr_12, align 4" [conv2D.cpp:10]   --->   Operation 127 'load' 'input_load_12' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 128 [1/1] (3.25ns)   --->   "store i32 %input_load_12, i32* %buffer_addr_12, align 4" [conv2D.cpp:10]   --->   Operation 128 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 129 [1/2] (3.25ns)   --->   "%input_load_13 = load i32* %input_addr_13, align 4" [conv2D.cpp:10]   --->   Operation 129 'load' 'input_load_13' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 130 [1/1] (3.25ns)   --->   "store i32 %input_load_13, i32* %buffer_addr_13, align 4" [conv2D.cpp:10]   --->   Operation 130 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 131 [2/2] (3.25ns)   --->   "%input_load_14 = load i32* %input_addr_14, align 4" [conv2D.cpp:10]   --->   Operation 131 'load' 'input_load_14' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 132 [2/2] (3.25ns)   --->   "%input_load_15 = load i32* %input_addr_15, align 4" [conv2D.cpp:10]   --->   Operation 132 'load' 'input_load_15' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_32 = or i11 %tmp, 16" [conv2D.cpp:7]   --->   Operation 133 'or' 'tmp_32' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_32)" [conv2D.cpp:10]   --->   Operation 134 'bitconcatenate' 'tmp_33' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_33" [conv2D.cpp:10]   --->   Operation 135 'getelementptr' 'input_addr_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_34 = or i11 %tmp, 17" [conv2D.cpp:7]   --->   Operation 136 'or' 'tmp_34' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_34)" [conv2D.cpp:10]   --->   Operation 137 'bitconcatenate' 'tmp_35' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_35" [conv2D.cpp:10]   --->   Operation 138 'getelementptr' 'input_addr_17' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%buffer_addr_14 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_29" [conv2D.cpp:10]   --->   Operation 139 'getelementptr' 'buffer_addr_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%buffer_addr_15 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_31" [conv2D.cpp:10]   --->   Operation 140 'getelementptr' 'buffer_addr_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 141 [1/2] (3.25ns)   --->   "%input_load_14 = load i32* %input_addr_14, align 4" [conv2D.cpp:10]   --->   Operation 141 'load' 'input_load_14' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 142 [1/1] (3.25ns)   --->   "store i32 %input_load_14, i32* %buffer_addr_14, align 4" [conv2D.cpp:10]   --->   Operation 142 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 143 [1/2] (3.25ns)   --->   "%input_load_15 = load i32* %input_addr_15, align 4" [conv2D.cpp:10]   --->   Operation 143 'load' 'input_load_15' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 144 [1/1] (3.25ns)   --->   "store i32 %input_load_15, i32* %buffer_addr_15, align 4" [conv2D.cpp:10]   --->   Operation 144 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 145 [2/2] (3.25ns)   --->   "%input_load_16 = load i32* %input_addr_16, align 4" [conv2D.cpp:10]   --->   Operation 145 'load' 'input_load_16' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 146 [2/2] (3.25ns)   --->   "%input_load_17 = load i32* %input_addr_17, align 4" [conv2D.cpp:10]   --->   Operation 146 'load' 'input_load_17' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 6.50>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_36 = or i11 %tmp, 18" [conv2D.cpp:7]   --->   Operation 147 'or' 'tmp_36' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_36)" [conv2D.cpp:10]   --->   Operation 148 'bitconcatenate' 'tmp_37' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%input_addr_18 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_37" [conv2D.cpp:10]   --->   Operation 149 'getelementptr' 'input_addr_18' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_38 = or i11 %tmp, 19" [conv2D.cpp:7]   --->   Operation 150 'or' 'tmp_38' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_38)" [conv2D.cpp:10]   --->   Operation 151 'bitconcatenate' 'tmp_39' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%input_addr_19 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_39" [conv2D.cpp:10]   --->   Operation 152 'getelementptr' 'input_addr_19' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%buffer_addr_16 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_33" [conv2D.cpp:10]   --->   Operation 153 'getelementptr' 'buffer_addr_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%buffer_addr_17 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_35" [conv2D.cpp:10]   --->   Operation 154 'getelementptr' 'buffer_addr_17' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 155 [1/2] (3.25ns)   --->   "%input_load_16 = load i32* %input_addr_16, align 4" [conv2D.cpp:10]   --->   Operation 155 'load' 'input_load_16' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 156 [1/1] (3.25ns)   --->   "store i32 %input_load_16, i32* %buffer_addr_16, align 4" [conv2D.cpp:10]   --->   Operation 156 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 157 [1/2] (3.25ns)   --->   "%input_load_17 = load i32* %input_addr_17, align 4" [conv2D.cpp:10]   --->   Operation 157 'load' 'input_load_17' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 158 [1/1] (3.25ns)   --->   "store i32 %input_load_17, i32* %buffer_addr_17, align 4" [conv2D.cpp:10]   --->   Operation 158 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 159 [2/2] (3.25ns)   --->   "%input_load_18 = load i32* %input_addr_18, align 4" [conv2D.cpp:10]   --->   Operation 159 'load' 'input_load_18' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 160 [2/2] (3.25ns)   --->   "%input_load_19 = load i32* %input_addr_19, align 4" [conv2D.cpp:10]   --->   Operation 160 'load' 'input_load_19' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 6.50>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_40 = or i11 %tmp, 20" [conv2D.cpp:7]   --->   Operation 161 'or' 'tmp_40' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_40)" [conv2D.cpp:10]   --->   Operation 162 'bitconcatenate' 'tmp_41' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%input_addr_20 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_41" [conv2D.cpp:10]   --->   Operation 163 'getelementptr' 'input_addr_20' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_42 = or i11 %tmp, 21" [conv2D.cpp:7]   --->   Operation 164 'or' 'tmp_42' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_42)" [conv2D.cpp:10]   --->   Operation 165 'bitconcatenate' 'tmp_43' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%input_addr_21 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_43" [conv2D.cpp:10]   --->   Operation 166 'getelementptr' 'input_addr_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%buffer_addr_18 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_37" [conv2D.cpp:10]   --->   Operation 167 'getelementptr' 'buffer_addr_18' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%buffer_addr_19 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_39" [conv2D.cpp:10]   --->   Operation 168 'getelementptr' 'buffer_addr_19' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 169 [1/2] (3.25ns)   --->   "%input_load_18 = load i32* %input_addr_18, align 4" [conv2D.cpp:10]   --->   Operation 169 'load' 'input_load_18' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 170 [1/1] (3.25ns)   --->   "store i32 %input_load_18, i32* %buffer_addr_18, align 4" [conv2D.cpp:10]   --->   Operation 170 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 171 [1/2] (3.25ns)   --->   "%input_load_19 = load i32* %input_addr_19, align 4" [conv2D.cpp:10]   --->   Operation 171 'load' 'input_load_19' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 172 [1/1] (3.25ns)   --->   "store i32 %input_load_19, i32* %buffer_addr_19, align 4" [conv2D.cpp:10]   --->   Operation 172 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 173 [2/2] (3.25ns)   --->   "%input_load_20 = load i32* %input_addr_20, align 4" [conv2D.cpp:10]   --->   Operation 173 'load' 'input_load_20' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 174 [2/2] (3.25ns)   --->   "%input_load_21 = load i32* %input_addr_21, align 4" [conv2D.cpp:10]   --->   Operation 174 'load' 'input_load_21' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 6.50>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_44 = or i11 %tmp, 22" [conv2D.cpp:7]   --->   Operation 175 'or' 'tmp_44' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_44)" [conv2D.cpp:10]   --->   Operation 176 'bitconcatenate' 'tmp_45' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%input_addr_22 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_45" [conv2D.cpp:10]   --->   Operation 177 'getelementptr' 'input_addr_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_46 = or i11 %tmp, 23" [conv2D.cpp:7]   --->   Operation 178 'or' 'tmp_46' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_46)" [conv2D.cpp:10]   --->   Operation 179 'bitconcatenate' 'tmp_47' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%input_addr_23 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_47" [conv2D.cpp:10]   --->   Operation 180 'getelementptr' 'input_addr_23' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%buffer_addr_20 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_41" [conv2D.cpp:10]   --->   Operation 181 'getelementptr' 'buffer_addr_20' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%buffer_addr_21 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_43" [conv2D.cpp:10]   --->   Operation 182 'getelementptr' 'buffer_addr_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 183 [1/2] (3.25ns)   --->   "%input_load_20 = load i32* %input_addr_20, align 4" [conv2D.cpp:10]   --->   Operation 183 'load' 'input_load_20' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 184 [1/1] (3.25ns)   --->   "store i32 %input_load_20, i32* %buffer_addr_20, align 4" [conv2D.cpp:10]   --->   Operation 184 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 185 [1/2] (3.25ns)   --->   "%input_load_21 = load i32* %input_addr_21, align 4" [conv2D.cpp:10]   --->   Operation 185 'load' 'input_load_21' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 186 [1/1] (3.25ns)   --->   "store i32 %input_load_21, i32* %buffer_addr_21, align 4" [conv2D.cpp:10]   --->   Operation 186 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 187 [2/2] (3.25ns)   --->   "%input_load_22 = load i32* %input_addr_22, align 4" [conv2D.cpp:10]   --->   Operation 187 'load' 'input_load_22' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 188 [2/2] (3.25ns)   --->   "%input_load_23 = load i32* %input_addr_23, align 4" [conv2D.cpp:10]   --->   Operation 188 'load' 'input_load_23' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 6.50>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_48 = or i11 %tmp, 24" [conv2D.cpp:7]   --->   Operation 189 'or' 'tmp_48' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_48)" [conv2D.cpp:10]   --->   Operation 190 'bitconcatenate' 'tmp_49' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%input_addr_24 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_49" [conv2D.cpp:10]   --->   Operation 191 'getelementptr' 'input_addr_24' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_50 = or i11 %tmp, 25" [conv2D.cpp:7]   --->   Operation 192 'or' 'tmp_50' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_50)" [conv2D.cpp:10]   --->   Operation 193 'bitconcatenate' 'tmp_51' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%input_addr_25 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_51" [conv2D.cpp:10]   --->   Operation 194 'getelementptr' 'input_addr_25' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%buffer_addr_22 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_45" [conv2D.cpp:10]   --->   Operation 195 'getelementptr' 'buffer_addr_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%buffer_addr_23 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_47" [conv2D.cpp:10]   --->   Operation 196 'getelementptr' 'buffer_addr_23' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 197 [1/2] (3.25ns)   --->   "%input_load_22 = load i32* %input_addr_22, align 4" [conv2D.cpp:10]   --->   Operation 197 'load' 'input_load_22' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 198 [1/1] (3.25ns)   --->   "store i32 %input_load_22, i32* %buffer_addr_22, align 4" [conv2D.cpp:10]   --->   Operation 198 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 199 [1/2] (3.25ns)   --->   "%input_load_23 = load i32* %input_addr_23, align 4" [conv2D.cpp:10]   --->   Operation 199 'load' 'input_load_23' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 200 [1/1] (3.25ns)   --->   "store i32 %input_load_23, i32* %buffer_addr_23, align 4" [conv2D.cpp:10]   --->   Operation 200 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 201 [2/2] (3.25ns)   --->   "%input_load_24 = load i32* %input_addr_24, align 4" [conv2D.cpp:10]   --->   Operation 201 'load' 'input_load_24' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 202 [2/2] (3.25ns)   --->   "%input_load_25 = load i32* %input_addr_25, align 4" [conv2D.cpp:10]   --->   Operation 202 'load' 'input_load_25' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 6.50>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_52 = or i11 %tmp, 26" [conv2D.cpp:7]   --->   Operation 203 'or' 'tmp_52' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_53 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_52)" [conv2D.cpp:10]   --->   Operation 204 'bitconcatenate' 'tmp_53' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%input_addr_26 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_53" [conv2D.cpp:10]   --->   Operation 205 'getelementptr' 'input_addr_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_54 = or i11 %tmp, 27" [conv2D.cpp:7]   --->   Operation 206 'or' 'tmp_54' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_54)" [conv2D.cpp:10]   --->   Operation 207 'bitconcatenate' 'tmp_55' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%input_addr_27 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_55" [conv2D.cpp:10]   --->   Operation 208 'getelementptr' 'input_addr_27' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%buffer_addr_24 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_49" [conv2D.cpp:10]   --->   Operation 209 'getelementptr' 'buffer_addr_24' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%buffer_addr_25 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_51" [conv2D.cpp:10]   --->   Operation 210 'getelementptr' 'buffer_addr_25' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 211 [1/2] (3.25ns)   --->   "%input_load_24 = load i32* %input_addr_24, align 4" [conv2D.cpp:10]   --->   Operation 211 'load' 'input_load_24' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 212 [1/1] (3.25ns)   --->   "store i32 %input_load_24, i32* %buffer_addr_24, align 4" [conv2D.cpp:10]   --->   Operation 212 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 213 [1/2] (3.25ns)   --->   "%input_load_25 = load i32* %input_addr_25, align 4" [conv2D.cpp:10]   --->   Operation 213 'load' 'input_load_25' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 214 [1/1] (3.25ns)   --->   "store i32 %input_load_25, i32* %buffer_addr_25, align 4" [conv2D.cpp:10]   --->   Operation 214 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 215 [2/2] (3.25ns)   --->   "%input_load_26 = load i32* %input_addr_26, align 4" [conv2D.cpp:10]   --->   Operation 215 'load' 'input_load_26' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 216 [2/2] (3.25ns)   --->   "%input_load_27 = load i32* %input_addr_27, align 4" [conv2D.cpp:10]   --->   Operation 216 'load' 'input_load_27' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 6.50>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_56 = or i11 %tmp, 28" [conv2D.cpp:7]   --->   Operation 217 'or' 'tmp_56' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_57 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_56)" [conv2D.cpp:10]   --->   Operation 218 'bitconcatenate' 'tmp_57' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%input_addr_28 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_57" [conv2D.cpp:10]   --->   Operation 219 'getelementptr' 'input_addr_28' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_58 = or i11 %tmp, 29" [conv2D.cpp:7]   --->   Operation 220 'or' 'tmp_58' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_59 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_58)" [conv2D.cpp:10]   --->   Operation 221 'bitconcatenate' 'tmp_59' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%input_addr_29 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_59" [conv2D.cpp:10]   --->   Operation 222 'getelementptr' 'input_addr_29' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%buffer_addr_26 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_53" [conv2D.cpp:10]   --->   Operation 223 'getelementptr' 'buffer_addr_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%buffer_addr_27 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_55" [conv2D.cpp:10]   --->   Operation 224 'getelementptr' 'buffer_addr_27' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 225 [1/2] (3.25ns)   --->   "%input_load_26 = load i32* %input_addr_26, align 4" [conv2D.cpp:10]   --->   Operation 225 'load' 'input_load_26' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 226 [1/1] (3.25ns)   --->   "store i32 %input_load_26, i32* %buffer_addr_26, align 4" [conv2D.cpp:10]   --->   Operation 226 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 227 [1/2] (3.25ns)   --->   "%input_load_27 = load i32* %input_addr_27, align 4" [conv2D.cpp:10]   --->   Operation 227 'load' 'input_load_27' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 228 [1/1] (3.25ns)   --->   "store i32 %input_load_27, i32* %buffer_addr_27, align 4" [conv2D.cpp:10]   --->   Operation 228 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 229 [2/2] (3.25ns)   --->   "%input_load_28 = load i32* %input_addr_28, align 4" [conv2D.cpp:10]   --->   Operation 229 'load' 'input_load_28' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 230 [2/2] (3.25ns)   --->   "%input_load_29 = load i32* %input_addr_29, align 4" [conv2D.cpp:10]   --->   Operation 230 'load' 'input_load_29' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 6.50>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_60 = or i11 %tmp, 30" [conv2D.cpp:7]   --->   Operation 231 'or' 'tmp_60' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_61 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_60)" [conv2D.cpp:10]   --->   Operation 232 'bitconcatenate' 'tmp_61' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%input_addr_30 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_61" [conv2D.cpp:10]   --->   Operation 233 'getelementptr' 'input_addr_30' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_62 = or i11 %tmp, 31" [conv2D.cpp:7]   --->   Operation 234 'or' 'tmp_62' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_63 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_62)" [conv2D.cpp:10]   --->   Operation 235 'bitconcatenate' 'tmp_63' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%input_addr_31 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_63" [conv2D.cpp:10]   --->   Operation 236 'getelementptr' 'input_addr_31' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%buffer_addr_28 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_57" [conv2D.cpp:10]   --->   Operation 237 'getelementptr' 'buffer_addr_28' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%buffer_addr_29 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_59" [conv2D.cpp:10]   --->   Operation 238 'getelementptr' 'buffer_addr_29' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 239 [1/2] (3.25ns)   --->   "%input_load_28 = load i32* %input_addr_28, align 4" [conv2D.cpp:10]   --->   Operation 239 'load' 'input_load_28' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 240 [1/1] (3.25ns)   --->   "store i32 %input_load_28, i32* %buffer_addr_28, align 4" [conv2D.cpp:10]   --->   Operation 240 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 241 [1/2] (3.25ns)   --->   "%input_load_29 = load i32* %input_addr_29, align 4" [conv2D.cpp:10]   --->   Operation 241 'load' 'input_load_29' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 242 [1/1] (3.25ns)   --->   "store i32 %input_load_29, i32* %buffer_addr_29, align 4" [conv2D.cpp:10]   --->   Operation 242 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 243 [2/2] (3.25ns)   --->   "%input_load_30 = load i32* %input_addr_30, align 4" [conv2D.cpp:10]   --->   Operation 243 'load' 'input_load_30' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 244 [2/2] (3.25ns)   --->   "%input_load_31 = load i32* %input_addr_31, align 4" [conv2D.cpp:10]   --->   Operation 244 'load' 'input_load_31' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 6.50>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [conv2D.cpp:7]   --->   Operation 245 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str)" [conv2D.cpp:7]   --->   Operation 246 'specregionbegin' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.cpp:8]   --->   Operation 247 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%buffer_addr_30 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_61" [conv2D.cpp:10]   --->   Operation 248 'getelementptr' 'buffer_addr_30' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%buffer_addr_31 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_63" [conv2D.cpp:10]   --->   Operation 249 'getelementptr' 'buffer_addr_31' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 250 [1/2] (3.25ns)   --->   "%input_load_30 = load i32* %input_addr_30, align 4" [conv2D.cpp:10]   --->   Operation 250 'load' 'input_load_30' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 251 [1/1] (3.25ns)   --->   "store i32 %input_load_30, i32* %buffer_addr_30, align 4" [conv2D.cpp:10]   --->   Operation 251 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 252 [1/2] (3.25ns)   --->   "%input_load_31 = load i32* %input_addr_31, align 4" [conv2D.cpp:10]   --->   Operation 252 'load' 'input_load_31' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 253 [1/1] (3.25ns)   --->   "store i32 %input_load_31, i32* %buffer_addr_31, align 4" [conv2D.cpp:10]   --->   Operation 253 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_1)" [conv2D.cpp:12]   --->   Operation 254 'specregionend' 'empty_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "br label %1" [conv2D.cpp:7]   --->   Operation 255 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "ret void" [conv2D.cpp:13]   --->   Operation 256 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', conv2D.cpp:7) [6]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', conv2D.cpp:7) [6]  (0 ns)
	'getelementptr' operation ('input_addr', conv2D.cpp:10) [17]  (0 ns)
	'load' operation ('input_load', conv2D.cpp:10) on array 'input_r' [143]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', conv2D.cpp:10) on array 'input_r' [143]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load', conv2D.cpp:10 on array 'buffer_r' [144]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_2', conv2D.cpp:10) on array 'input_r' [147]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_2', conv2D.cpp:10 on array 'buffer_r' [148]  (3.25 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_4', conv2D.cpp:10) on array 'input_r' [151]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_4', conv2D.cpp:10 on array 'buffer_r' [152]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_6', conv2D.cpp:10) on array 'input_r' [155]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_6', conv2D.cpp:10 on array 'buffer_r' [156]  (3.25 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_8', conv2D.cpp:10) on array 'input_r' [159]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_8', conv2D.cpp:10 on array 'buffer_r' [160]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_10', conv2D.cpp:10) on array 'input_r' [163]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_10', conv2D.cpp:10 on array 'buffer_r' [164]  (3.25 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_12', conv2D.cpp:10) on array 'input_r' [167]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_12', conv2D.cpp:10 on array 'buffer_r' [168]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_14', conv2D.cpp:10) on array 'input_r' [171]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_14', conv2D.cpp:10 on array 'buffer_r' [172]  (3.25 ns)

 <State 11>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_16', conv2D.cpp:10) on array 'input_r' [175]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_16', conv2D.cpp:10 on array 'buffer_r' [176]  (3.25 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_18', conv2D.cpp:10) on array 'input_r' [179]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_18', conv2D.cpp:10 on array 'buffer_r' [180]  (3.25 ns)

 <State 13>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_20', conv2D.cpp:10) on array 'input_r' [183]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_20', conv2D.cpp:10 on array 'buffer_r' [184]  (3.25 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_22', conv2D.cpp:10) on array 'input_r' [187]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_22', conv2D.cpp:10 on array 'buffer_r' [188]  (3.25 ns)

 <State 15>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_24', conv2D.cpp:10) on array 'input_r' [191]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_24', conv2D.cpp:10 on array 'buffer_r' [192]  (3.25 ns)

 <State 16>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_26', conv2D.cpp:10) on array 'input_r' [195]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_26', conv2D.cpp:10 on array 'buffer_r' [196]  (3.25 ns)

 <State 17>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_28', conv2D.cpp:10) on array 'input_r' [199]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_28', conv2D.cpp:10 on array 'buffer_r' [200]  (3.25 ns)

 <State 18>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_30', conv2D.cpp:10) on array 'input_r' [203]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load_30', conv2D.cpp:10 on array 'buffer_r' [204]  (3.25 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
