Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 24 11:41:40 2021
| Host         : DESKTOP-437TBDQ running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/adder5_timing_synth.rpt
| Design       : adder5
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 A_0_payload_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_payload_B_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 2.447ns (60.020%)  route 1.630ns (39.980%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.973     0.973    ap_clk
                         FDRE                                         r  A_0_payload_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  A_0_payload_B_reg[0]/Q
                         net (fo=2, unplaced)         0.752     2.243    A_0_payload_B[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.538 r  B_1_payload_A[4]_i_2/O
                         net (fo=1, unplaced)         0.333     2.871    A_0_data_out[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.466 r  B_1_payload_A_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     3.475    B_1_payload_A_reg[4]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.592 r  B_1_payload_A_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.592    B_1_payload_A_reg[8]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.709 r  B_1_payload_A_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.709    B_1_payload_A_reg[12]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.826 r  B_1_payload_A_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.826    B_1_payload_A_reg[16]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.943 r  B_1_payload_A_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.943    B_1_payload_A_reg[20]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.060 r  B_1_payload_A_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.060    B_1_payload_A_reg[24]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.177 r  B_1_payload_A_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.177    B_1_payload_A_reg[28]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.514 r  B_1_payload_A_reg[31]_i_2/O[1]
                         net (fo=2, unplaced)         0.536     5.050    tmp_1_fu_74_p2[30]
                         FDRE                                         r  B_1_payload_B_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.924    10.924    ap_clk
                         FDRE                                         r  B_1_payload_B_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.198    10.691    B_1_payload_B_reg[30]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  5.641    




