m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time42/sim
vencoder_8to3
Z0 !s110 1693819699
!i10b 1
!s100 2J3QbbN@Oe=1IkhHK;^Jd3
!s11b =hn5?`d?Ez9M0H1X1J0J73
IH7fcKk4o5]fLL`Nh>^1g61
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time43/sim
Z3 w1693819636
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time43/encoder_8to3.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time43/encoder_8to3.v
L0 2
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1693819699.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time43/encoder_8to3.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time43/encoder_8to3.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtb_encoder_8to3
R0
!i10b 1
!s100 [o4W]N4je93;>7dZlCZm50
!s11b DAhWRZK_L`oKDU]h0d1e?2
IkJch1B@i[7D2Z<7F0nHel2
R1
R2
R3
R4
R5
L0 33
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time43/encoder_8to3.v|
R8
!i113 1
R9
R10
