<stg><name>ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory</name>


<trans_list>

<trans id="75" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="512" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_0_0_06 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_06"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="61" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %bMemory, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bFeed, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:5 %bound_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i61 0, i61 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i512 0, i512 %p_0_0_06

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %store_ln306 = store i2 0, i2 %j_2

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln302 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="61" op_0_bw="61" op_1_bw="0">
<![CDATA[
for.body16:0 %indvar_flatten_load = load i61 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="61" op_1_bw="61">
<![CDATA[
for.body16:1 %icmp_ln303 = icmp_eq  i61 %indvar_flatten_load, i61 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln303"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16:2 %br_ln303 = br i1 %icmp_ln303, void %for.inc32, void %for.end34.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc32:0 %j_2_load = load i2 %j_2

]]></Node>
<StgValue><ssdm name="j_2_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
for.inc32:2 %add_ln303 = add i61 %indvar_flatten_load, i61 1

]]></Node>
<StgValue><ssdm name="add_ln303"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc32:4 %icmp_ln306 = icmp_eq  i2 %j_2_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln306"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc32:6 %select_ln302_1 = select i1 %icmp_ln306, i2 0, i2 %j_2_load

]]></Node>
<StgValue><ssdm name="select_ln302_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc32:8 %icmp_ln309 = icmp_eq  i2 %select_ln302_1, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln309"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc32:9 %br_ln309 = br i1 %icmp_ln309, void %for.inc32.ConvertWidthB_Compute_crit_edge, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2">
<![CDATA[
ConvertWidthB_Compute:1 %empty = trunc i2 %select_ln302_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ConvertWidthB_Compute:36 %j = add i2 %select_ln302_1, i2 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="61" op_1_bw="61" op_2_bw="0" op_3_bw="0">
<![CDATA[
ConvertWidthB_Compute:37 %store_ln303 = store i61 %add_ln303, i61 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
ConvertWidthB_Compute:38 %store_ln306 = store i2 %j, i2 %j_2

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
for.inc32:1 %p_0_0_06_load = load i512 %p_0_0_06

]]></Node>
<StgValue><ssdm name="p_0_0_06_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc32:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ConvertWidthB_Outer_ConvertWidthB_Memory_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.inc32:5 %select_ln302 = select i1 %icmp_ln306, i512 0, i512 %p_0_0_06_load

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc32:7 %specpipeline_ln307 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln307"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32.ConvertWidthB_Compute_crit_edge:0 %store_ln302 = store i512 %select_ln302, i512 %p_0_0_06

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
for.inc32.ConvertWidthB_Compute_crit_edge:1 %br_ln309 = br void %ConvertWidthB_Compute

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:0 %bMemory_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %bMemory

]]></Node>
<StgValue><ssdm name="bMemory_read"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:1 %store_ln199 = store i512 %bMemory_read, i512 %p_0_0_06

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln311 = br void %ConvertWidthB_Compute

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
for.end34.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
ConvertWidthB_Compute:0 %p_0_0_06_load_1 = load i512 %p_0_0_06

]]></Node>
<StgValue><ssdm name="p_0_0_06_load_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
ConvertWidthB_Compute:2 %i_assign = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 0

]]></Node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="512" op_0_bw="9">
<![CDATA[
ConvertWidthB_Compute:3 %zext_ln170 = zext i9 %i_assign

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
ConvertWidthB_Compute:4 %lshr_ln170 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170

]]></Node>
<StgValue><ssdm name="lshr_ln170"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="512">
<![CDATA[
ConvertWidthB_Compute:5 %trunc_ln170 = trunc i512 %lshr_ln170

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
ConvertWidthB_Compute:6 %or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 32

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="512" op_0_bw="9">
<![CDATA[
ConvertWidthB_Compute:7 %zext_ln170_1 = zext i9 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln170_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
ConvertWidthB_Compute:8 %lshr_ln170_1 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_1

]]></Node>
<StgValue><ssdm name="lshr_ln170_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="512">
<![CDATA[
ConvertWidthB_Compute:9 %trunc_ln170_33 = trunc i512 %lshr_ln170_1

]]></Node>
<StgValue><ssdm name="trunc_ln170_33"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
ConvertWidthB_Compute:10 %or_ln170_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 64

]]></Node>
<StgValue><ssdm name="or_ln170_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="9">
<![CDATA[
ConvertWidthB_Compute:11 %zext_ln170_2 = zext i9 %or_ln170_1

]]></Node>
<StgValue><ssdm name="zext_ln170_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
ConvertWidthB_Compute:12 %lshr_ln170_2 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="lshr_ln170_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="512">
<![CDATA[
ConvertWidthB_Compute:13 %trunc_ln170_34 = trunc i512 %lshr_ln170_2

]]></Node>
<StgValue><ssdm name="trunc_ln170_34"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
ConvertWidthB_Compute:14 %or_ln170_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 96

]]></Node>
<StgValue><ssdm name="or_ln170_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="512" op_0_bw="9">
<![CDATA[
ConvertWidthB_Compute:15 %zext_ln170_3 = zext i9 %or_ln170_2

]]></Node>
<StgValue><ssdm name="zext_ln170_3"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
ConvertWidthB_Compute:16 %lshr_ln170_3 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_3

]]></Node>
<StgValue><ssdm name="lshr_ln170_3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="512">
<![CDATA[
ConvertWidthB_Compute:17 %trunc_ln170_35 = trunc i512 %lshr_ln170_3

]]></Node>
<StgValue><ssdm name="trunc_ln170_35"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
ConvertWidthB_Compute:18 %or_ln170_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 128

]]></Node>
<StgValue><ssdm name="or_ln170_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="512" op_0_bw="9">
<![CDATA[
ConvertWidthB_Compute:19 %zext_ln170_4 = zext i9 %or_ln170_3

]]></Node>
<StgValue><ssdm name="zext_ln170_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
ConvertWidthB_Compute:20 %lshr_ln170_4 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_4

]]></Node>
<StgValue><ssdm name="lshr_ln170_4"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="512">
<![CDATA[
ConvertWidthB_Compute:21 %trunc_ln170_36 = trunc i512 %lshr_ln170_4

]]></Node>
<StgValue><ssdm name="trunc_ln170_36"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
ConvertWidthB_Compute:22 %or_ln170_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 160

]]></Node>
<StgValue><ssdm name="or_ln170_4"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="512" op_0_bw="9">
<![CDATA[
ConvertWidthB_Compute:23 %zext_ln170_5 = zext i9 %or_ln170_4

]]></Node>
<StgValue><ssdm name="zext_ln170_5"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
ConvertWidthB_Compute:24 %lshr_ln170_5 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_5

]]></Node>
<StgValue><ssdm name="lshr_ln170_5"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="512">
<![CDATA[
ConvertWidthB_Compute:25 %trunc_ln170_37 = trunc i512 %lshr_ln170_5

]]></Node>
<StgValue><ssdm name="trunc_ln170_37"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
ConvertWidthB_Compute:26 %or_ln170_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 192

]]></Node>
<StgValue><ssdm name="or_ln170_5"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="9">
<![CDATA[
ConvertWidthB_Compute:27 %zext_ln170_6 = zext i9 %or_ln170_5

]]></Node>
<StgValue><ssdm name="zext_ln170_6"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
ConvertWidthB_Compute:28 %lshr_ln170_6 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_6

]]></Node>
<StgValue><ssdm name="lshr_ln170_6"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="512">
<![CDATA[
ConvertWidthB_Compute:29 %trunc_ln170_38 = trunc i512 %lshr_ln170_6

]]></Node>
<StgValue><ssdm name="trunc_ln170_38"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
ConvertWidthB_Compute:30 %or_ln170_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 224

]]></Node>
<StgValue><ssdm name="or_ln170_6"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="512" op_0_bw="9">
<![CDATA[
ConvertWidthB_Compute:31 %zext_ln170_7 = zext i9 %or_ln170_6

]]></Node>
<StgValue><ssdm name="zext_ln170_7"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
ConvertWidthB_Compute:32 %lshr_ln170_7 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_7

]]></Node>
<StgValue><ssdm name="lshr_ln170_7"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="512">
<![CDATA[
ConvertWidthB_Compute:33 %trunc_ln170_39 = trunc i512 %lshr_ln170_7

]]></Node>
<StgValue><ssdm name="trunc_ln170_39"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
ConvertWidthB_Compute:34 %tmp_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln170_39, i32 %trunc_ln170_38, i32 %trunc_ln170_37, i32 %trunc_ln170_36, i32 %trunc_ln170_35, i32 %trunc_ln170_34, i32 %trunc_ln170_33, i32 %trunc_ln170

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ConvertWidthB_Compute:35 %write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bFeed, i256 %tmp_s

]]></Node>
<StgValue><ssdm name="write_ln406"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
ConvertWidthB_Compute:39 %br_ln306 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
