// Seed: 1316130507
module module_0 (
    input uwire id_0,
    output uwire id_1,
    inout tri1 id_2,
    output tri id_3,
    output wand id_4,
    output wire id_5
    , id_20,
    input uwire id_6,
    output uwire id_7,
    input wor id_8,
    input tri0 id_9,
    input uwire id_10,
    output uwire id_11,
    input wire id_12,
    output wand id_13,
    input supply1 id_14,
    output supply1 id_15,
    input supply1 id_16,
    input wand id_17,
    input wand id_18
);
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
    , id_25,
    input wor id_2,
    input supply0 id_3,
    output supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    inout uwire id_13,
    input uwire id_14,
    input uwire id_15,
    input supply0 id_16,
    output tri id_17,
    input supply1 id_18,
    output tri id_19,
    input wor id_20,
    input tri1 id_21,
    output tri id_22
    , id_26,
    output wand id_23
    , id_27
);
  assign id_19 = 1;
  module_0(
      id_20,
      id_4,
      id_13,
      id_22,
      id_17,
      id_19,
      id_16,
      id_19,
      id_10,
      id_7,
      id_20,
      id_22,
      id_1,
      id_19,
      id_2,
      id_4,
      id_6,
      id_0,
      id_20
  );
endmodule
