
DQS_NBIoT_SmartLight.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bd0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08005cdc  08005cdc  00015cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d44  08005d44  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08005d44  08005d44  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005d44  08005d44  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d44  08005d44  00015d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d48  08005d48  00015d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005d4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005f8  20000010  08005d58  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000608  08005d58  00020608  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000121b2  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003114  00000000  00000000  000321e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001308  00000000  00000000  00035300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001160  00000000  00000000  00036608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198d3  00000000  00000000  00037768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000154c7  00000000  00000000  0005103b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090472  00000000  00000000  00066502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f6974  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bec  00000000  00000000  000f69c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08005cc4 	.word	0x08005cc4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08005cc4 	.word	0x08005cc4

0800014c <DBUG_u8Init>:
 * @pre
 * @post
 * @return
 */
uint8_t DBUG_u8Init()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	PHY_u8Uart3Init();
 8000150:	f000 fd08 	bl	8000b64 <PHY_u8Uart3Init>
	return HAL_OK;
 8000154:	2300      	movs	r3, #0
}
 8000156:	4618      	mov	r0, r3
 8000158:	bd80      	pop	{r7, pc}

0800015a <DBUG_u8RxEnb>:
 * @pre
 * @post
 * @return
 */
uint8_t DBUG_u8RxEnb()
{
 800015a:	b580      	push	{r7, lr}
 800015c:	af00      	add	r7, sp, #0
	PHY_u8Uart3EnbInterrupt();
 800015e:	f001 f831 	bl	80011c4 <PHY_u8Uart3EnbInterrupt>
	return HAL_OK;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	bd80      	pop	{r7, pc}

08000168 <DBUG_u8SendByte>:
 * @post
 * @param u8Byte
 * @return
 */
uint8_t DBUG_u8SendByte(uint8_t* pu8Data, uint16_t u16Len)
{
 8000168:	b580      	push	{r7, lr}
 800016a:	b082      	sub	sp, #8
 800016c:	af00      	add	r7, sp, #0
 800016e:	6078      	str	r0, [r7, #4]
 8000170:	460b      	mov	r3, r1
 8000172:	807b      	strh	r3, [r7, #2]
	PHY_u8Uart3SendByte(pu8Data, u16Len);
 8000174:	887b      	ldrh	r3, [r7, #2]
 8000176:	4619      	mov	r1, r3
 8000178:	6878      	ldr	r0, [r7, #4]
 800017a:	f001 f85d 	bl	8001238 <PHY_u8Uart3SendByte>
	return HAL_OK;
 800017e:	2300      	movs	r3, #0
}
 8000180:	4618      	mov	r0, r3
 8000182:	3708      	adds	r7, #8
 8000184:	46bd      	mov	sp, r7
 8000186:	bd80      	pop	{r7, pc}

08000188 <DBUG_u8GetCmdState>:
 * @pre
 * @post
 * @return
 */
uint8_t DBUG_u8GetCmdState()
{
 8000188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800018a:	b083      	sub	sp, #12
 800018c:	af00      	add	r7, sp, #0
	//07 <crc> 03 <1 byte day of week> <3 bytes day/month/year>
	//07070301010101
	//-> 04 Scheduler Data
	//07 <crc> 04 <1 byte no of Slot> <3 bytes Hour/Minute/Value>
	//07070301010101
	uint8_t u8Item = 0;
 800018e:	2300      	movs	r3, #0
 8000190:	71fb      	strb	r3, [r7, #7]
	u8RxByte = PHY_u8Uart3ReturnRxByte();
 8000192:	f001 f83b 	bl	800120c <PHY_u8Uart3ReturnRxByte>
 8000196:	4603      	mov	r3, r0
 8000198:	4a84      	ldr	r2, [pc, #528]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 800019a:	6013      	str	r3, [r2, #0]

	if(u8RxByte[0] == 0 && u8RxByte[1] == 0 && u8RxByte[1] == 0)
 800019c:	4b83      	ldr	r3, [pc, #524]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	781b      	ldrb	r3, [r3, #0]
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d10d      	bne.n	80001c2 <DBUG_u8GetCmdState+0x3a>
 80001a6:	4b81      	ldr	r3, [pc, #516]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	3301      	adds	r3, #1
 80001ac:	781b      	ldrb	r3, [r3, #0]
 80001ae:	2b00      	cmp	r3, #0
 80001b0:	d107      	bne.n	80001c2 <DBUG_u8GetCmdState+0x3a>
 80001b2:	4b7e      	ldr	r3, [pc, #504]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	3301      	adds	r3, #1
 80001b8:	781b      	ldrb	r3, [r3, #0]
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d101      	bne.n	80001c2 <DBUG_u8GetCmdState+0x3a>
		return 0;
 80001be:	2300      	movs	r3, #0
 80001c0:	e22e      	b.n	8000620 <DBUG_u8GetCmdState+0x498>

	for(u8Item = 0; u8Item < MAX_OF_LEN; u8Item++)
 80001c2:	2300      	movs	r3, #0
 80001c4:	71fb      	strb	r3, [r7, #7]
 80001c6:	e226      	b.n	8000616 <DBUG_u8GetCmdState+0x48e>
	{

		if((u8RxByte[u8Item] == 0x03)
 80001c8:	4b78      	ldr	r3, [pc, #480]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 80001ca:	681a      	ldr	r2, [r3, #0]
 80001cc:	79fb      	ldrb	r3, [r7, #7]
 80001ce:	4413      	add	r3, r2
 80001d0:	781b      	ldrb	r3, [r3, #0]
 80001d2:	2b03      	cmp	r3, #3
 80001d4:	d119      	bne.n	800020a <DBUG_u8GetCmdState+0x82>
			&& (u8RxByte[u8Item+1] ==  u8RxByte[u8Item+2])
 80001d6:	4b75      	ldr	r3, [pc, #468]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 80001d8:	681a      	ldr	r2, [r3, #0]
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	3301      	adds	r3, #1
 80001de:	4413      	add	r3, r2
 80001e0:	781a      	ldrb	r2, [r3, #0]
 80001e2:	4b72      	ldr	r3, [pc, #456]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 80001e4:	6819      	ldr	r1, [r3, #0]
 80001e6:	79fb      	ldrb	r3, [r7, #7]
 80001e8:	3302      	adds	r3, #2
 80001ea:	440b      	add	r3, r1
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	429a      	cmp	r2, r3
 80001f0:	d10b      	bne.n	800020a <DBUG_u8GetCmdState+0x82>
			&& (u8RxByte[u8Item+2] == 0x64))
 80001f2:	4b6e      	ldr	r3, [pc, #440]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 80001f4:	681a      	ldr	r2, [r3, #0]
 80001f6:	79fb      	ldrb	r3, [r7, #7]
 80001f8:	3302      	adds	r3, #2
 80001fa:	4413      	add	r3, r2
 80001fc:	781b      	ldrb	r3, [r3, #0]
 80001fe:	2b64      	cmp	r3, #100	; 0x64
 8000200:	d103      	bne.n	800020a <DBUG_u8GetCmdState+0x82>
		{
			PHY_u8Uart3EnbInterrupt();
 8000202:	f000 ffdf 	bl	80011c4 <PHY_u8Uart3EnbInterrupt>
			return MA_STA_RUN_AUT1;
 8000206:	2364      	movs	r3, #100	; 0x64
 8000208:	e20a      	b.n	8000620 <DBUG_u8GetCmdState+0x498>
		}
		else if((u8RxByte[u8Item] == 0x03)
 800020a:	4b68      	ldr	r3, [pc, #416]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 800020c:	681a      	ldr	r2, [r3, #0]
 800020e:	79fb      	ldrb	r3, [r7, #7]
 8000210:	4413      	add	r3, r2
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	2b03      	cmp	r3, #3
 8000216:	d119      	bne.n	800024c <DBUG_u8GetCmdState+0xc4>
			&& (u8RxByte[u8Item+1] ==  u8RxByte[u8Item+2])
 8000218:	4b64      	ldr	r3, [pc, #400]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 800021a:	681a      	ldr	r2, [r3, #0]
 800021c:	79fb      	ldrb	r3, [r7, #7]
 800021e:	3301      	adds	r3, #1
 8000220:	4413      	add	r3, r2
 8000222:	781a      	ldrb	r2, [r3, #0]
 8000224:	4b61      	ldr	r3, [pc, #388]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000226:	6819      	ldr	r1, [r3, #0]
 8000228:	79fb      	ldrb	r3, [r7, #7]
 800022a:	3302      	adds	r3, #2
 800022c:	440b      	add	r3, r1
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	429a      	cmp	r2, r3
 8000232:	d10b      	bne.n	800024c <DBUG_u8GetCmdState+0xc4>
			&& (u8RxByte[u8Item+2] == 0x65))
 8000234:	4b5d      	ldr	r3, [pc, #372]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000236:	681a      	ldr	r2, [r3, #0]
 8000238:	79fb      	ldrb	r3, [r7, #7]
 800023a:	3302      	adds	r3, #2
 800023c:	4413      	add	r3, r2
 800023e:	781b      	ldrb	r3, [r3, #0]
 8000240:	2b65      	cmp	r3, #101	; 0x65
 8000242:	d103      	bne.n	800024c <DBUG_u8GetCmdState+0xc4>
		{
			PHY_u8Uart3EnbInterrupt();
 8000244:	f000 ffbe 	bl	80011c4 <PHY_u8Uart3EnbInterrupt>
			return MA_STA_RUN_AUT2;
 8000248:	2365      	movs	r3, #101	; 0x65
 800024a:	e1e9      	b.n	8000620 <DBUG_u8GetCmdState+0x498>
		}
		else if((u8RxByte[u8Item] == 0x04)
 800024c:	4b57      	ldr	r3, [pc, #348]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 800024e:	681a      	ldr	r2, [r3, #0]
 8000250:	79fb      	ldrb	r3, [r7, #7]
 8000252:	4413      	add	r3, r2
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	2b04      	cmp	r3, #4
 8000258:	d13e      	bne.n	80002d8 <DBUG_u8GetCmdState+0x150>
			&& (u8RxByte[u8Item+1] ==  (uint8_t)(u8RxByte[u8Item+2] + u8RxByte[u8Item+3]))
 800025a:	4b54      	ldr	r3, [pc, #336]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 800025c:	681a      	ldr	r2, [r3, #0]
 800025e:	79fb      	ldrb	r3, [r7, #7]
 8000260:	3301      	adds	r3, #1
 8000262:	4413      	add	r3, r2
 8000264:	781a      	ldrb	r2, [r3, #0]
 8000266:	4b51      	ldr	r3, [pc, #324]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000268:	6819      	ldr	r1, [r3, #0]
 800026a:	79fb      	ldrb	r3, [r7, #7]
 800026c:	3302      	adds	r3, #2
 800026e:	440b      	add	r3, r1
 8000270:	7819      	ldrb	r1, [r3, #0]
 8000272:	4b4e      	ldr	r3, [pc, #312]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000274:	6818      	ldr	r0, [r3, #0]
 8000276:	79fb      	ldrb	r3, [r7, #7]
 8000278:	3303      	adds	r3, #3
 800027a:	4403      	add	r3, r0
 800027c:	781b      	ldrb	r3, [r3, #0]
 800027e:	440b      	add	r3, r1
 8000280:	b2db      	uxtb	r3, r3
 8000282:	429a      	cmp	r2, r3
 8000284:	d128      	bne.n	80002d8 <DBUG_u8GetCmdState+0x150>
			&& (u8RxByte[u8Item+2] == 0x01)
 8000286:	4b49      	ldr	r3, [pc, #292]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000288:	681a      	ldr	r2, [r3, #0]
 800028a:	79fb      	ldrb	r3, [r7, #7]
 800028c:	3302      	adds	r3, #2
 800028e:	4413      	add	r3, r2
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	2b01      	cmp	r3, #1
 8000294:	d120      	bne.n	80002d8 <DBUG_u8GetCmdState+0x150>
			&& (u8RxByte[u8Item+3] > 0))
 8000296:	4b45      	ldr	r3, [pc, #276]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000298:	681a      	ldr	r2, [r3, #0]
 800029a:	79fb      	ldrb	r3, [r7, #7]
 800029c:	3303      	adds	r3, #3
 800029e:	4413      	add	r3, r2
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d018      	beq.n	80002d8 <DBUG_u8GetCmdState+0x150>
		{
			u8DataCmd[0] = u8RxByte[u8Item+3] >> 4;
 80002a6:	4b41      	ldr	r3, [pc, #260]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 80002a8:	681a      	ldr	r2, [r3, #0]
 80002aa:	79fb      	ldrb	r3, [r7, #7]
 80002ac:	3303      	adds	r3, #3
 80002ae:	4413      	add	r3, r2
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	091b      	lsrs	r3, r3, #4
 80002b4:	b2da      	uxtb	r2, r3
 80002b6:	4b3e      	ldr	r3, [pc, #248]	; (80003b0 <DBUG_u8GetCmdState+0x228>)
 80002b8:	701a      	strb	r2, [r3, #0]
			u8DataCmd[1] = u8RxByte[u8Item+3] & 0x0F;
 80002ba:	4b3c      	ldr	r3, [pc, #240]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 80002bc:	681a      	ldr	r2, [r3, #0]
 80002be:	79fb      	ldrb	r3, [r7, #7]
 80002c0:	3303      	adds	r3, #3
 80002c2:	4413      	add	r3, r2
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	f003 030f 	and.w	r3, r3, #15
 80002ca:	b2da      	uxtb	r2, r3
 80002cc:	4b38      	ldr	r3, [pc, #224]	; (80003b0 <DBUG_u8GetCmdState+0x228>)
 80002ce:	705a      	strb	r2, [r3, #1]

			PHY_u8Uart3EnbInterrupt();
 80002d0:	f000 ff78 	bl	80011c4 <PHY_u8Uart3EnbInterrupt>
			return MA_STA_RUN_MAN_LED;
 80002d4:	230b      	movs	r3, #11
 80002d6:	e1a3      	b.n	8000620 <DBUG_u8GetCmdState+0x498>
		}
		else if((u8RxByte[u8Item] == 0x06)
 80002d8:	4b34      	ldr	r3, [pc, #208]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 80002da:	681a      	ldr	r2, [r3, #0]
 80002dc:	79fb      	ldrb	r3, [r7, #7]
 80002de:	4413      	add	r3, r2
 80002e0:	781b      	ldrb	r3, [r3, #0]
 80002e2:	2b06      	cmp	r3, #6
 80002e4:	d166      	bne.n	80003b4 <DBUG_u8GetCmdState+0x22c>
			&& (u8RxByte[u8Item+1] == (uint8_t)(u8RxByte[u8Item+2] + u8RxByte[u8Item+3] + u8RxByte[u8Item+4] + u8RxByte[u8Item+5]))
 80002e6:	4b31      	ldr	r3, [pc, #196]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 80002e8:	681a      	ldr	r2, [r3, #0]
 80002ea:	79fb      	ldrb	r3, [r7, #7]
 80002ec:	3301      	adds	r3, #1
 80002ee:	4413      	add	r3, r2
 80002f0:	781a      	ldrb	r2, [r3, #0]
 80002f2:	4b2e      	ldr	r3, [pc, #184]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 80002f4:	6819      	ldr	r1, [r3, #0]
 80002f6:	79fb      	ldrb	r3, [r7, #7]
 80002f8:	3302      	adds	r3, #2
 80002fa:	440b      	add	r3, r1
 80002fc:	7819      	ldrb	r1, [r3, #0]
 80002fe:	4b2b      	ldr	r3, [pc, #172]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000300:	6818      	ldr	r0, [r3, #0]
 8000302:	79fb      	ldrb	r3, [r7, #7]
 8000304:	3303      	adds	r3, #3
 8000306:	4403      	add	r3, r0
 8000308:	781b      	ldrb	r3, [r3, #0]
 800030a:	440b      	add	r3, r1
 800030c:	b2d9      	uxtb	r1, r3
 800030e:	4b27      	ldr	r3, [pc, #156]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000310:	6818      	ldr	r0, [r3, #0]
 8000312:	79fb      	ldrb	r3, [r7, #7]
 8000314:	3304      	adds	r3, #4
 8000316:	4403      	add	r3, r0
 8000318:	781b      	ldrb	r3, [r3, #0]
 800031a:	440b      	add	r3, r1
 800031c:	b2d9      	uxtb	r1, r3
 800031e:	4b23      	ldr	r3, [pc, #140]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000320:	6818      	ldr	r0, [r3, #0]
 8000322:	79fb      	ldrb	r3, [r7, #7]
 8000324:	3305      	adds	r3, #5
 8000326:	4403      	add	r3, r0
 8000328:	781b      	ldrb	r3, [r3, #0]
 800032a:	440b      	add	r3, r1
 800032c:	b2db      	uxtb	r3, r3
 800032e:	429a      	cmp	r2, r3
 8000330:	d140      	bne.n	80003b4 <DBUG_u8GetCmdState+0x22c>
			&& (u8RxByte[u8Item+2] == 0x02)
 8000332:	4b1e      	ldr	r3, [pc, #120]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000334:	681a      	ldr	r2, [r3, #0]
 8000336:	79fb      	ldrb	r3, [r7, #7]
 8000338:	3302      	adds	r3, #2
 800033a:	4413      	add	r3, r2
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	2b02      	cmp	r3, #2
 8000340:	d138      	bne.n	80003b4 <DBUG_u8GetCmdState+0x22c>
			&& (u8RxByte[u8Item+3] > 0)
 8000342:	4b1a      	ldr	r3, [pc, #104]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000344:	681a      	ldr	r2, [r3, #0]
 8000346:	79fb      	ldrb	r3, [r7, #7]
 8000348:	3303      	adds	r3, #3
 800034a:	4413      	add	r3, r2
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	2b00      	cmp	r3, #0
 8000350:	d030      	beq.n	80003b4 <DBUG_u8GetCmdState+0x22c>
			&& (u8RxByte[u8Item+4] > 0)
 8000352:	4b16      	ldr	r3, [pc, #88]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000354:	681a      	ldr	r2, [r3, #0]
 8000356:	79fb      	ldrb	r3, [r7, #7]
 8000358:	3304      	adds	r3, #4
 800035a:	4413      	add	r3, r2
 800035c:	781b      	ldrb	r3, [r3, #0]
 800035e:	2b00      	cmp	r3, #0
 8000360:	d028      	beq.n	80003b4 <DBUG_u8GetCmdState+0x22c>
			&& (u8RxByte[u8Item+5] > 0))
 8000362:	4b12      	ldr	r3, [pc, #72]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000364:	681a      	ldr	r2, [r3, #0]
 8000366:	79fb      	ldrb	r3, [r7, #7]
 8000368:	3305      	adds	r3, #5
 800036a:	4413      	add	r3, r2
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	2b00      	cmp	r3, #0
 8000370:	d020      	beq.n	80003b4 <DBUG_u8GetCmdState+0x22c>
		{
			u8DataCmd[0] = u8RxByte[u8Item+3];
 8000372:	4b0e      	ldr	r3, [pc, #56]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000374:	681a      	ldr	r2, [r3, #0]
 8000376:	79fb      	ldrb	r3, [r7, #7]
 8000378:	3303      	adds	r3, #3
 800037a:	4413      	add	r3, r2
 800037c:	781a      	ldrb	r2, [r3, #0]
 800037e:	4b0c      	ldr	r3, [pc, #48]	; (80003b0 <DBUG_u8GetCmdState+0x228>)
 8000380:	701a      	strb	r2, [r3, #0]
			u8DataCmd[1] = u8RxByte[u8Item+4];
 8000382:	4b0a      	ldr	r3, [pc, #40]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000384:	681a      	ldr	r2, [r3, #0]
 8000386:	79fb      	ldrb	r3, [r7, #7]
 8000388:	3304      	adds	r3, #4
 800038a:	4413      	add	r3, r2
 800038c:	781a      	ldrb	r2, [r3, #0]
 800038e:	4b08      	ldr	r3, [pc, #32]	; (80003b0 <DBUG_u8GetCmdState+0x228>)
 8000390:	705a      	strb	r2, [r3, #1]
			u8DataCmd[2] = u8RxByte[u8Item+5];
 8000392:	4b06      	ldr	r3, [pc, #24]	; (80003ac <DBUG_u8GetCmdState+0x224>)
 8000394:	681a      	ldr	r2, [r3, #0]
 8000396:	79fb      	ldrb	r3, [r7, #7]
 8000398:	3305      	adds	r3, #5
 800039a:	4413      	add	r3, r2
 800039c:	781a      	ldrb	r2, [r3, #0]
 800039e:	4b04      	ldr	r3, [pc, #16]	; (80003b0 <DBUG_u8GetCmdState+0x228>)
 80003a0:	709a      	strb	r2, [r3, #2]

			PHY_u8Uart3EnbInterrupt();
 80003a2:	f000 ff0f 	bl	80011c4 <PHY_u8Uart3EnbInterrupt>
			return MA_STA_RUN_MAN_PWM;
 80003a6:	230c      	movs	r3, #12
 80003a8:	e13a      	b.n	8000620 <DBUG_u8GetCmdState+0x498>
 80003aa:	bf00      	nop
 80003ac:	20000068 	.word	0x20000068
 80003b0:	20000090 	.word	0x20000090
		}
		else if((u8RxByte[u8Item] == 0x07)
 80003b4:	4b9c      	ldr	r3, [pc, #624]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	79fb      	ldrb	r3, [r7, #7]
 80003ba:	4413      	add	r3, r2
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	2b07      	cmp	r3, #7
 80003c0:	d179      	bne.n	80004b6 <DBUG_u8GetCmdState+0x32e>
			&& (u8RxByte[u8Item+1] == (uint8_t)(u8RxByte[u8Item+2] + u8RxByte[u8Item+3] + u8RxByte[u8Item+4] + u8RxByte[u8Item+5] + u8RxByte[u8Item+6]))
 80003c2:	4b99      	ldr	r3, [pc, #612]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 80003c4:	681a      	ldr	r2, [r3, #0]
 80003c6:	79fb      	ldrb	r3, [r7, #7]
 80003c8:	3301      	adds	r3, #1
 80003ca:	4413      	add	r3, r2
 80003cc:	781a      	ldrb	r2, [r3, #0]
 80003ce:	4b96      	ldr	r3, [pc, #600]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 80003d0:	6819      	ldr	r1, [r3, #0]
 80003d2:	79fb      	ldrb	r3, [r7, #7]
 80003d4:	3302      	adds	r3, #2
 80003d6:	440b      	add	r3, r1
 80003d8:	7819      	ldrb	r1, [r3, #0]
 80003da:	4b93      	ldr	r3, [pc, #588]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 80003dc:	6818      	ldr	r0, [r3, #0]
 80003de:	79fb      	ldrb	r3, [r7, #7]
 80003e0:	3303      	adds	r3, #3
 80003e2:	4403      	add	r3, r0
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	440b      	add	r3, r1
 80003e8:	b2d9      	uxtb	r1, r3
 80003ea:	4b8f      	ldr	r3, [pc, #572]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 80003ec:	6818      	ldr	r0, [r3, #0]
 80003ee:	79fb      	ldrb	r3, [r7, #7]
 80003f0:	3304      	adds	r3, #4
 80003f2:	4403      	add	r3, r0
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	440b      	add	r3, r1
 80003f8:	b2d9      	uxtb	r1, r3
 80003fa:	4b8b      	ldr	r3, [pc, #556]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 80003fc:	6818      	ldr	r0, [r3, #0]
 80003fe:	79fb      	ldrb	r3, [r7, #7]
 8000400:	3305      	adds	r3, #5
 8000402:	4403      	add	r3, r0
 8000404:	781b      	ldrb	r3, [r3, #0]
 8000406:	440b      	add	r3, r1
 8000408:	b2d9      	uxtb	r1, r3
 800040a:	4b87      	ldr	r3, [pc, #540]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 800040c:	6818      	ldr	r0, [r3, #0]
 800040e:	79fb      	ldrb	r3, [r7, #7]
 8000410:	3306      	adds	r3, #6
 8000412:	4403      	add	r3, r0
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	440b      	add	r3, r1
 8000418:	b2db      	uxtb	r3, r3
 800041a:	429a      	cmp	r2, r3
 800041c:	d14b      	bne.n	80004b6 <DBUG_u8GetCmdState+0x32e>
			&& (u8RxByte[u8Item+2] == 0x03)
 800041e:	4b82      	ldr	r3, [pc, #520]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000420:	681a      	ldr	r2, [r3, #0]
 8000422:	79fb      	ldrb	r3, [r7, #7]
 8000424:	3302      	adds	r3, #2
 8000426:	4413      	add	r3, r2
 8000428:	781b      	ldrb	r3, [r3, #0]
			&& (u8RxByte[u8Item+3] >= 0)
 800042a:	2b03      	cmp	r3, #3
 800042c:	d143      	bne.n	80004b6 <DBUG_u8GetCmdState+0x32e>
			&& (u8RxByte[u8Item+4] > 0)
 800042e:	4b7e      	ldr	r3, [pc, #504]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000430:	681a      	ldr	r2, [r3, #0]
 8000432:	79fb      	ldrb	r3, [r7, #7]
 8000434:	3304      	adds	r3, #4
 8000436:	4413      	add	r3, r2
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d03b      	beq.n	80004b6 <DBUG_u8GetCmdState+0x32e>
			&& (u8RxByte[u8Item+5] > 0)
 800043e:	4b7a      	ldr	r3, [pc, #488]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000440:	681a      	ldr	r2, [r3, #0]
 8000442:	79fb      	ldrb	r3, [r7, #7]
 8000444:	3305      	adds	r3, #5
 8000446:	4413      	add	r3, r2
 8000448:	781b      	ldrb	r3, [r3, #0]
			&& (u8RxByte[u8Item+6] >= 0))
 800044a:	2b00      	cmp	r3, #0
 800044c:	d033      	beq.n	80004b6 <DBUG_u8GetCmdState+0x32e>
		{

			u8DataCmd[0] = u8RxByte[u8Item+3];
 800044e:	4b76      	ldr	r3, [pc, #472]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000450:	681a      	ldr	r2, [r3, #0]
 8000452:	79fb      	ldrb	r3, [r7, #7]
 8000454:	3303      	adds	r3, #3
 8000456:	4413      	add	r3, r2
 8000458:	781a      	ldrb	r2, [r3, #0]
 800045a:	4b74      	ldr	r3, [pc, #464]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 800045c:	701a      	strb	r2, [r3, #0]
			u8DataCmd[1] = u8RxByte[u8Item+4];
 800045e:	4b72      	ldr	r3, [pc, #456]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000460:	681a      	ldr	r2, [r3, #0]
 8000462:	79fb      	ldrb	r3, [r7, #7]
 8000464:	3304      	adds	r3, #4
 8000466:	4413      	add	r3, r2
 8000468:	781a      	ldrb	r2, [r3, #0]
 800046a:	4b70      	ldr	r3, [pc, #448]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 800046c:	705a      	strb	r2, [r3, #1]
			u8DataCmd[2] = u8RxByte[u8Item+5];
 800046e:	4b6e      	ldr	r3, [pc, #440]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000470:	681a      	ldr	r2, [r3, #0]
 8000472:	79fb      	ldrb	r3, [r7, #7]
 8000474:	3305      	adds	r3, #5
 8000476:	4413      	add	r3, r2
 8000478:	781a      	ldrb	r2, [r3, #0]
 800047a:	4b6c      	ldr	r3, [pc, #432]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 800047c:	709a      	strb	r2, [r3, #2]
			u8DataCmd[3] = u8RxByte[u8Item+6];
 800047e:	4b6a      	ldr	r3, [pc, #424]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000480:	681a      	ldr	r2, [r3, #0]
 8000482:	79fb      	ldrb	r3, [r7, #7]
 8000484:	3306      	adds	r3, #6
 8000486:	4413      	add	r3, r2
 8000488:	781a      	ldrb	r2, [r3, #0]
 800048a:	4b68      	ldr	r3, [pc, #416]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 800048c:	70da      	strb	r2, [r3, #3]

			stSchedulerDataSlot.u8DayOfWeek = u8DataCmd[0];
 800048e:	4b67      	ldr	r3, [pc, #412]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 8000490:	781a      	ldrb	r2, [r3, #0]
 8000492:	4b67      	ldr	r3, [pc, #412]	; (8000630 <DBUG_u8GetCmdState+0x4a8>)
 8000494:	701a      	strb	r2, [r3, #0]
			stSchedulerDataSlot.u8Day 		= u8DataCmd[1];
 8000496:	4b65      	ldr	r3, [pc, #404]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 8000498:	785a      	ldrb	r2, [r3, #1]
 800049a:	4b65      	ldr	r3, [pc, #404]	; (8000630 <DBUG_u8GetCmdState+0x4a8>)
 800049c:	705a      	strb	r2, [r3, #1]
			stSchedulerDataSlot.u8Month		= u8DataCmd[2];
 800049e:	4b63      	ldr	r3, [pc, #396]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 80004a0:	789a      	ldrb	r2, [r3, #2]
 80004a2:	4b63      	ldr	r3, [pc, #396]	; (8000630 <DBUG_u8GetCmdState+0x4a8>)
 80004a4:	709a      	strb	r2, [r3, #2]
			stSchedulerDataSlot.u8Year 		= u8DataCmd[3];
 80004a6:	4b61      	ldr	r3, [pc, #388]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 80004a8:	78da      	ldrb	r2, [r3, #3]
 80004aa:	4b61      	ldr	r3, [pc, #388]	; (8000630 <DBUG_u8GetCmdState+0x4a8>)
 80004ac:	70da      	strb	r2, [r3, #3]

			PHY_u8Uart3EnbInterrupt();
 80004ae:	f000 fe89 	bl	80011c4 <PHY_u8Uart3EnbInterrupt>
			return MA_STA_SET_SCH;
 80004b2:	23c8      	movs	r3, #200	; 0xc8
 80004b4:	e0b4      	b.n	8000620 <DBUG_u8GetCmdState+0x498>
		}
		else if((u8RxByte[u8Item] == 0x07)
 80004b6:	4b5c      	ldr	r3, [pc, #368]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 80004b8:	681a      	ldr	r2, [r3, #0]
 80004ba:	79fb      	ldrb	r3, [r7, #7]
 80004bc:	4413      	add	r3, r2
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	2b07      	cmp	r3, #7
 80004c2:	f040 80a5 	bne.w	8000610 <DBUG_u8GetCmdState+0x488>
			&& (u8RxByte[u8Item+1] == (uint8_t)(u8RxByte[u8Item+2] + u8RxByte[u8Item+3] + u8RxByte[u8Item+4] + u8RxByte[u8Item+5] + u8RxByte[u8Item+6]))
 80004c6:	4b58      	ldr	r3, [pc, #352]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 80004c8:	681a      	ldr	r2, [r3, #0]
 80004ca:	79fb      	ldrb	r3, [r7, #7]
 80004cc:	3301      	adds	r3, #1
 80004ce:	4413      	add	r3, r2
 80004d0:	781a      	ldrb	r2, [r3, #0]
 80004d2:	4b55      	ldr	r3, [pc, #340]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 80004d4:	6819      	ldr	r1, [r3, #0]
 80004d6:	79fb      	ldrb	r3, [r7, #7]
 80004d8:	3302      	adds	r3, #2
 80004da:	440b      	add	r3, r1
 80004dc:	7819      	ldrb	r1, [r3, #0]
 80004de:	4b52      	ldr	r3, [pc, #328]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 80004e0:	6818      	ldr	r0, [r3, #0]
 80004e2:	79fb      	ldrb	r3, [r7, #7]
 80004e4:	3303      	adds	r3, #3
 80004e6:	4403      	add	r3, r0
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	440b      	add	r3, r1
 80004ec:	b2d9      	uxtb	r1, r3
 80004ee:	4b4e      	ldr	r3, [pc, #312]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 80004f0:	6818      	ldr	r0, [r3, #0]
 80004f2:	79fb      	ldrb	r3, [r7, #7]
 80004f4:	3304      	adds	r3, #4
 80004f6:	4403      	add	r3, r0
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	440b      	add	r3, r1
 80004fc:	b2d9      	uxtb	r1, r3
 80004fe:	4b4a      	ldr	r3, [pc, #296]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000500:	6818      	ldr	r0, [r3, #0]
 8000502:	79fb      	ldrb	r3, [r7, #7]
 8000504:	3305      	adds	r3, #5
 8000506:	4403      	add	r3, r0
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	440b      	add	r3, r1
 800050c:	b2d9      	uxtb	r1, r3
 800050e:	4b46      	ldr	r3, [pc, #280]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000510:	6818      	ldr	r0, [r3, #0]
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	3306      	adds	r3, #6
 8000516:	4403      	add	r3, r0
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	440b      	add	r3, r1
 800051c:	b2db      	uxtb	r3, r3
 800051e:	429a      	cmp	r2, r3
 8000520:	d176      	bne.n	8000610 <DBUG_u8GetCmdState+0x488>
			&& (u8RxByte[u8Item+2] == 0x04)
 8000522:	4b41      	ldr	r3, [pc, #260]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	79fb      	ldrb	r3, [r7, #7]
 8000528:	3302      	adds	r3, #2
 800052a:	4413      	add	r3, r2
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	2b04      	cmp	r3, #4
 8000530:	d16e      	bne.n	8000610 <DBUG_u8GetCmdState+0x488>
			&& (u8RxByte[u8Item+3] > 0)
 8000532:	4b3d      	ldr	r3, [pc, #244]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000534:	681a      	ldr	r2, [r3, #0]
 8000536:	79fb      	ldrb	r3, [r7, #7]
 8000538:	3303      	adds	r3, #3
 800053a:	4413      	add	r3, r2
 800053c:	781b      	ldrb	r3, [r3, #0]
			&& (u8RxByte[u8Item+4] >= 0)
			&& (u8RxByte[u8Item+5] >= 0)
			&& (u8RxByte[u8Item+6] >= 0))
 800053e:	2b00      	cmp	r3, #0
 8000540:	d066      	beq.n	8000610 <DBUG_u8GetCmdState+0x488>
		{

			u8DataCmd[0] = u8RxByte[u8Item+3];
 8000542:	4b39      	ldr	r3, [pc, #228]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000544:	681a      	ldr	r2, [r3, #0]
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	3303      	adds	r3, #3
 800054a:	4413      	add	r3, r2
 800054c:	781a      	ldrb	r2, [r3, #0]
 800054e:	4b37      	ldr	r3, [pc, #220]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 8000550:	701a      	strb	r2, [r3, #0]
			u8DataCmd[1] = u8RxByte[u8Item+4];
 8000552:	4b35      	ldr	r3, [pc, #212]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000554:	681a      	ldr	r2, [r3, #0]
 8000556:	79fb      	ldrb	r3, [r7, #7]
 8000558:	3304      	adds	r3, #4
 800055a:	4413      	add	r3, r2
 800055c:	781a      	ldrb	r2, [r3, #0]
 800055e:	4b33      	ldr	r3, [pc, #204]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 8000560:	705a      	strb	r2, [r3, #1]
			u8DataCmd[2] = u8RxByte[u8Item+5];
 8000562:	4b31      	ldr	r3, [pc, #196]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000564:	681a      	ldr	r2, [r3, #0]
 8000566:	79fb      	ldrb	r3, [r7, #7]
 8000568:	3305      	adds	r3, #5
 800056a:	4413      	add	r3, r2
 800056c:	781a      	ldrb	r2, [r3, #0]
 800056e:	4b2f      	ldr	r3, [pc, #188]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 8000570:	709a      	strb	r2, [r3, #2]
			u8DataCmd[3] = u8RxByte[u8Item+6];
 8000572:	4b2d      	ldr	r3, [pc, #180]	; (8000628 <DBUG_u8GetCmdState+0x4a0>)
 8000574:	681a      	ldr	r2, [r3, #0]
 8000576:	79fb      	ldrb	r3, [r7, #7]
 8000578:	3306      	adds	r3, #6
 800057a:	4413      	add	r3, r2
 800057c:	781a      	ldrb	r2, [r3, #0]
 800057e:	4b2b      	ldr	r3, [pc, #172]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 8000580:	70da      	strb	r2, [r3, #3]

			Scheduler_ValueTypeDef stSchedulerValue = {0};
 8000582:	1d3b      	adds	r3, r7, #4
 8000584:	2100      	movs	r1, #0
 8000586:	460a      	mov	r2, r1
 8000588:	801a      	strh	r2, [r3, #0]
 800058a:	460a      	mov	r2, r1
 800058c:	709a      	strb	r2, [r3, #2]
			stSchedulerValue.u8Hour 	= u8DataCmd[1];
 800058e:	4b27      	ldr	r3, [pc, #156]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 8000590:	785b      	ldrb	r3, [r3, #1]
 8000592:	713b      	strb	r3, [r7, #4]
			stSchedulerValue.u8Minute	= u8DataCmd[2];
 8000594:	4b25      	ldr	r3, [pc, #148]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 8000596:	789b      	ldrb	r3, [r3, #2]
 8000598:	717b      	strb	r3, [r7, #5]
			stSchedulerValue.u8Value 	= u8DataCmd[3];
 800059a:	4b24      	ldr	r3, [pc, #144]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 800059c:	78db      	ldrb	r3, [r3, #3]
 800059e:	71bb      	strb	r3, [r7, #6]

			stSchedulerDataSlot.stSchedulerValue[u8DataCmd[0] - 1] = stSchedulerValue;
 80005a0:	4b22      	ldr	r3, [pc, #136]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	1e5a      	subs	r2, r3, #1
 80005a6:	4922      	ldr	r1, [pc, #136]	; (8000630 <DBUG_u8GetCmdState+0x4a8>)
 80005a8:	4613      	mov	r3, r2
 80005aa:	005b      	lsls	r3, r3, #1
 80005ac:	4413      	add	r3, r2
 80005ae:	440b      	add	r3, r1
 80005b0:	3304      	adds	r3, #4
 80005b2:	1d3a      	adds	r2, r7, #4
 80005b4:	8811      	ldrh	r1, [r2, #0]
 80005b6:	7892      	ldrb	r2, [r2, #2]
 80005b8:	8019      	strh	r1, [r3, #0]
 80005ba:	709a      	strb	r2, [r3, #2]

			stSchedulerData.stSchedulerDataSlot[stSchedulerDataSlot.u8DayOfWeek] = stSchedulerDataSlot;
 80005bc:	4b1c      	ldr	r3, [pc, #112]	; (8000630 <DBUG_u8GetCmdState+0x4a8>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	4619      	mov	r1, r3
 80005c2:	4a1c      	ldr	r2, [pc, #112]	; (8000634 <DBUG_u8GetCmdState+0x4ac>)
 80005c4:	460b      	mov	r3, r1
 80005c6:	011b      	lsls	r3, r3, #4
 80005c8:	440b      	add	r3, r1
 80005ca:	005b      	lsls	r3, r3, #1
 80005cc:	441a      	add	r2, r3
 80005ce:	4b18      	ldr	r3, [pc, #96]	; (8000630 <DBUG_u8GetCmdState+0x4a8>)
 80005d0:	1cd0      	adds	r0, r2, #3
 80005d2:	f103 0420 	add.w	r4, r3, #32
 80005d6:	4602      	mov	r2, r0
 80005d8:	4619      	mov	r1, r3
 80005da:	f8d1 c000 	ldr.w	ip, [r1]
 80005de:	684e      	ldr	r6, [r1, #4]
 80005e0:	688d      	ldr	r5, [r1, #8]
 80005e2:	68c9      	ldr	r1, [r1, #12]
 80005e4:	f8c2 c000 	str.w	ip, [r2]
 80005e8:	6056      	str	r6, [r2, #4]
 80005ea:	6095      	str	r5, [r2, #8]
 80005ec:	60d1      	str	r1, [r2, #12]
 80005ee:	3310      	adds	r3, #16
 80005f0:	3010      	adds	r0, #16
 80005f2:	42a3      	cmp	r3, r4
 80005f4:	d1ef      	bne.n	80005d6 <DBUG_u8GetCmdState+0x44e>
 80005f6:	4602      	mov	r2, r0
 80005f8:	881b      	ldrh	r3, [r3, #0]
 80005fa:	8013      	strh	r3, [r2, #0]

			PHY_u8Uart3EnbInterrupt();
 80005fc:	f000 fde2 	bl	80011c4 <PHY_u8Uart3EnbInterrupt>

			if(u8DataCmd[0] == MAX_OF_SLOT)
 8000600:	4b0a      	ldr	r3, [pc, #40]	; (800062c <DBUG_u8GetCmdState+0x4a4>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	2b0a      	cmp	r3, #10
 8000606:	d101      	bne.n	800060c <DBUG_u8GetCmdState+0x484>
				return MA_STA_SET_SCH_END;
 8000608:	23ca      	movs	r3, #202	; 0xca
 800060a:	e009      	b.n	8000620 <DBUG_u8GetCmdState+0x498>

			return MA_STA_SET_SCH_UPD;
 800060c:	23c9      	movs	r3, #201	; 0xc9
 800060e:	e007      	b.n	8000620 <DBUG_u8GetCmdState+0x498>
	for(u8Item = 0; u8Item < MAX_OF_LEN; u8Item++)
 8000610:	79fb      	ldrb	r3, [r7, #7]
 8000612:	3301      	adds	r3, #1
 8000614:	71fb      	strb	r3, [r7, #7]
 8000616:	79fb      	ldrb	r3, [r7, #7]
 8000618:	2bc7      	cmp	r3, #199	; 0xc7
 800061a:	f67f add5 	bls.w	80001c8 <DBUG_u8GetCmdState+0x40>
		}
	}
	return 0;
 800061e:	2300      	movs	r3, #0
}
 8000620:	4618      	mov	r0, r3
 8000622:	370c      	adds	r7, #12
 8000624:	46bd      	mov	sp, r7
 8000626:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000628:	20000068 	.word	0x20000068
 800062c:	20000090 	.word	0x20000090
 8000630:	2000006c 	.word	0x2000006c
 8000634:	20000410 	.word	0x20000410

08000638 <DBUG_pu8GetDataCmd>:
 * @pre
 * @post
 * @return
 */
uint8_t* DBUG_pu8GetDataCmd()
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
	return &u8DataCmd[0];
 800063c:	4b02      	ldr	r3, [pc, #8]	; (8000648 <DBUG_pu8GetDataCmd+0x10>)
}
 800063e:	4618      	mov	r0, r3
 8000640:	46bd      	mov	sp, r7
 8000642:	bc80      	pop	{r7}
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	20000090 	.word	0x20000090

0800064c <GPIO_u8ButtonInit>:
 * @pre
 * @post
 * @return
 */
uint8_t GPIO_u8ButtonInit()
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
	return PHY_u8ButtonGpioInit();
 8000650:	f000 fbf2 	bl	8000e38 <PHY_u8ButtonGpioInit>
 8000654:	4603      	mov	r3, r0
}
 8000656:	4618      	mov	r0, r3
 8000658:	bd80      	pop	{r7, pc}

0800065a <GPIO_u8LedInit>:
 * @pre
 * @post
 * @return
 */
uint8_t GPIO_u8LedInit()
{
 800065a:	b580      	push	{r7, lr}
 800065c:	af00      	add	r7, sp, #0
	return PHY_u8LedGpioInit();
 800065e:	f000 fc17 	bl	8000e90 <PHY_u8LedGpioInit>
 8000662:	4603      	mov	r3, r0
}
 8000664:	4618      	mov	r0, r3
 8000666:	bd80      	pop	{r7, pc}

08000668 <GPIO_u8Led1On>:
 * @pre
 * @post
 * @return
 */
uint8_t GPIO_u8Led1On()
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
	return PHY_u8Led1On();
 800066c:	f000 fc42 	bl	8000ef4 <PHY_u8Led1On>
 8000670:	4603      	mov	r3, r0
}
 8000672:	4618      	mov	r0, r3
 8000674:	bd80      	pop	{r7, pc}

08000676 <GPIO_u8Led1Off>:
 * @pre
 * @post
 * @return
 */
uint8_t GPIO_u8Led1Off()
{
 8000676:	b580      	push	{r7, lr}
 8000678:	af00      	add	r7, sp, #0
	return PHY_u8Led1Off();
 800067a:	f000 fc47 	bl	8000f0c <PHY_u8Led1Off>
 800067e:	4603      	mov	r3, r0
}
 8000680:	4618      	mov	r0, r3
 8000682:	bd80      	pop	{r7, pc}

08000684 <GPIO_u8Led2On>:
 * @pre
 * @post
 * @return
 */
uint8_t GPIO_u8Led2On()
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
	return PHY_u8Led2On();
 8000688:	f000 fc4c 	bl	8000f24 <PHY_u8Led2On>
 800068c:	4603      	mov	r3, r0
}
 800068e:	4618      	mov	r0, r3
 8000690:	bd80      	pop	{r7, pc}

08000692 <GPIO_u8Led2Off>:
 * @pre
 * @post
 * @return
 */
uint8_t GPIO_u8Led2Off()
{
 8000692:	b580      	push	{r7, lr}
 8000694:	af00      	add	r7, sp, #0
	return PHY_u8Led2Off();
 8000696:	f000 fc51 	bl	8000f3c <PHY_u8Led2Off>
 800069a:	4603      	mov	r3, r0
}
 800069c:	4618      	mov	r0, r3
 800069e:	bd80      	pop	{r7, pc}

080006a0 <GPIO_u8ScanEnb>:
 * @pre
 * @post
 * @return
 */
uint8_t GPIO_u8ScanEnb()
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
	return PHY_u8Timer2EnbInterrupt();
 80006a4:	f000 fad6 	bl	8000c54 <PHY_u8Timer2EnbInterrupt>
 80006a8:	4603      	mov	r3, r0
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	bd80      	pop	{r7, pc}

080006ae <GPIO_u8ScanInit>:
 * @pre
 * @post
 * @return
 */
uint8_t GPIO_u8ScanInit()
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	af00      	add	r7, sp, #0
	return PHY_u8Timer2Init();
 80006b2:	f000 fa81 	bl	8000bb8 <PHY_u8Timer2Init>
 80006b6:	4603      	mov	r3, r0
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	bd80      	pop	{r7, pc}

080006bc <LIAMBS_u8Init>:
 * @pre
 * @post
 * @return
 */
uint8_t LIAMBS_u8Init()
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
	return PHY_u8Adc1Init();
 80006c0:	f000 fd26 	bl	8001110 <PHY_u8Adc1Init>
 80006c4:	4603      	mov	r3, r0
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	bd80      	pop	{r7, pc}

080006ca <LIAMBS_u16Read>:
 * @pre
 * @post
 * @return
 */
uint16_t LIAMBS_u16Read()
{
 80006ca:	b580      	push	{r7, lr}
 80006cc:	af00      	add	r7, sp, #0
	return PHY_u16Adc1Read();
 80006ce:	f000 fd5f 	bl	8001190 <PHY_u16Adc1Read>
 80006d2:	4603      	mov	r3, r0
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <LIPWM_u8Init>:
 * @pre
 * @post
 * @return
 */
uint8_t LIPWM_u8Init()
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	return PHY_u8Timer3Init();
 80006dc:	f000 fac4 	bl	8000c68 <PHY_u8Timer3Init>
 80006e0:	4603      	mov	r3, r0
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <LIPWM_u8Start>:
 * @pre
 * @post
 * @return
 */
uint8_t LIPWM_u8Start()
{
 80006e6:	b580      	push	{r7, lr}
 80006e8:	af00      	add	r7, sp, #0
	return PHY_u8Timer3PwmStart();
 80006ea:	f000 fb35 	bl	8000d58 <PHY_u8Timer3PwmStart>
 80006ee:	4603      	mov	r3, r0
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <LIPWM_vSetValue>:
 * @post
 * @param u8Value
 * @param u16TimeSmooth
 */
void LIPWM_vSetValue(uint8_t u8Value, uint16_t u16TimeSmooth)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	460a      	mov	r2, r1
 80006fe:	71fb      	strb	r3, [r7, #7]
 8000700:	4613      	mov	r3, r2
 8000702:	80bb      	strh	r3, [r7, #4]
	PHY_vTimer3SetPwmValue(u8Value, u16TimeSmooth);
 8000704:	88ba      	ldrh	r2, [r7, #4]
 8000706:	79fb      	ldrb	r3, [r7, #7]
 8000708:	4611      	mov	r1, r2
 800070a:	4618      	mov	r0, r3
 800070c:	f000 fb34 	bl	8000d78 <PHY_vTimer3SetPwmValue>
}
 8000710:	bf00      	nop
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800071c:	f001 fa46 	bl	8001bac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000720:	f000 f83a 	bl	8000798 <SystemClock_Config>
//  MX_ADC1_Init();
//  MX_SPI1_Init();
//  MX_RTC_Init();
  /* USER CODE BEGIN 2 */

  u8MachineRunState = MA_STA_RUN_AUT1;
 8000724:	4b1a      	ldr	r3, [pc, #104]	; (8000790 <main+0x78>)
 8000726:	2264      	movs	r2, #100	; 0x64
 8000728:	701a      	strb	r2, [r3, #0]

  GPIO_u8ButtonInit();
 800072a:	f7ff ff8f 	bl	800064c <GPIO_u8ButtonInit>
  GPIO_u8LedInit();
 800072e:	f7ff ff94 	bl	800065a <GPIO_u8LedInit>
  GPIO_u8ScanInit();
 8000732:	f7ff ffbc 	bl	80006ae <GPIO_u8ScanInit>
  GPIO_u8ScanEnb();
 8000736:	f7ff ffb3 	bl	80006a0 <GPIO_u8ScanEnb>

  LIPWM_u8Init();
 800073a:	f7ff ffcd 	bl	80006d8 <LIPWM_u8Init>
  LIPWM_u8Start();
 800073e:	f7ff ffd2 	bl	80006e6 <LIPWM_u8Start>

  LIAMBS_u8Init();
 8000742:	f7ff ffbb 	bl	80006bc <LIAMBS_u8Init>

  DBUG_u8Init();
 8000746:	f7ff fd01 	bl	800014c <DBUG_u8Init>
  DBUG_u8RxEnb();
 800074a:	f7ff fd06 	bl	800015a <DBUG_u8RxEnb>

  SIM_u8SimInit();
 800074e:	f001 f805 	bl	800175c <SIM_u8SimInit>
  SIM_vOffSim();
 8000752:	f001 f80a 	bl	800176a <SIM_vOffSim>

  RTC_u8Init();
 8000756:	f000 ffef 	bl	8001738 <RTC_u8Init>

  GPIO_u8Led1On();
 800075a:	f7ff ff85 	bl	8000668 <GPIO_u8Led1On>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  u8MachineSetState = DBUG_u8GetCmdState();
 800075e:	f7ff fd13 	bl	8000188 <DBUG_u8GetCmdState>
 8000762:	4603      	mov	r3, r0
 8000764:	461a      	mov	r2, r3
 8000766:	4b0b      	ldr	r3, [pc, #44]	; (8000794 <main+0x7c>)
 8000768:	701a      	strb	r2, [r3, #0]

	  if(u8MachineSetState > 0)
 800076a:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <main+0x7c>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d008      	beq.n	8000784 <main+0x6c>
	  {
		  u8MachineRunState = u8CheckSetup(u8MachineSetState);
 8000772:	4b08      	ldr	r3, [pc, #32]	; (8000794 <main+0x7c>)
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	4618      	mov	r0, r3
 8000778:	f000 f870 	bl	800085c <u8CheckSetup>
 800077c:	4603      	mov	r3, r0
 800077e:	461a      	mov	r2, r3
 8000780:	4b03      	ldr	r3, [pc, #12]	; (8000790 <main+0x78>)
 8000782:	701a      	strb	r2, [r3, #0]
	  }

	  vRun(u8MachineRunState);
 8000784:	4b02      	ldr	r3, [pc, #8]	; (8000790 <main+0x78>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	4618      	mov	r0, r3
 800078a:	f000 f8cb 	bl	8000924 <vRun>
	  u8MachineSetState = DBUG_u8GetCmdState();
 800078e:	e7e6      	b.n	800075e <main+0x46>
 8000790:	20000408 	.word	0x20000408
 8000794:	2000028b 	.word	0x2000028b

08000798 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b094      	sub	sp, #80	; 0x50
 800079c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007a2:	2228      	movs	r2, #40	; 0x28
 80007a4:	2100      	movs	r1, #0
 80007a6:	4618      	mov	r0, r3
 80007a8:	f005 fa84 	bl	8005cb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ac:	f107 0314 	add.w	r3, r7, #20
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	605a      	str	r2, [r3, #4]
 80007b6:	609a      	str	r2, [r3, #8]
 80007b8:	60da      	str	r2, [r3, #12]
 80007ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	605a      	str	r2, [r3, #4]
 80007c4:	609a      	str	r2, [r3, #8]
 80007c6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80007c8:	2305      	movs	r3, #5
 80007ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80007d2:	2300      	movs	r3, #0
 80007d4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007d6:	2301      	movs	r3, #1
 80007d8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007da:	2301      	movs	r3, #1
 80007dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007de:	2302      	movs	r3, #2
 80007e0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80007e8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80007ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007f2:	4618      	mov	r0, r3
 80007f4:	f002 fbf8 	bl	8002fe8 <HAL_RCC_OscConfig>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80007fe:	f000 f9a1 	bl	8000b44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000802:	230f      	movs	r3, #15
 8000804:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000806:	2302      	movs	r3, #2
 8000808:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800080a:	2300      	movs	r3, #0
 800080c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800080e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000812:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000814:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000818:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	2102      	movs	r1, #2
 8000820:	4618      	mov	r0, r3
 8000822:	f002 fe61 	bl	80034e8 <HAL_RCC_ClockConfig>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800082c:	f000 f98a 	bl	8000b44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8000830:	2303      	movs	r3, #3
 8000832:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000834:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000838:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800083a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800083e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	4618      	mov	r0, r3
 8000844:	f002 ffea 	bl	800381c <HAL_RCCEx_PeriphCLKConfig>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800084e:	f000 f979 	bl	8000b44 <Error_Handler>
  }
}
 8000852:	bf00      	nop
 8000854:	3750      	adds	r7, #80	; 0x50
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
	...

0800085c <u8CheckSetup>:
 * @pre
 * @post
 * @param u8State
 */
uint8_t u8CheckSetup(uint8_t u8State)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	71fb      	strb	r3, [r7, #7]
	if(u8State == MA_STA_RUN_MAN_LED)
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	2b0b      	cmp	r3, #11
 800086a:	d105      	bne.n	8000878 <u8CheckSetup+0x1c>
	{
		DBUG_u8SendByte((uint8_t*)"MOK\n", 4);
 800086c:	2104      	movs	r1, #4
 800086e:	4824      	ldr	r0, [pc, #144]	; (8000900 <u8CheckSetup+0xa4>)
 8000870:	f7ff fc7a 	bl	8000168 <DBUG_u8SendByte>
		return u8State;
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	e03f      	b.n	80008f8 <u8CheckSetup+0x9c>
	}

	if(u8State == MA_STA_RUN_MAN_PWM)
 8000878:	79fb      	ldrb	r3, [r7, #7]
 800087a:	2b0c      	cmp	r3, #12
 800087c:	d105      	bne.n	800088a <u8CheckSetup+0x2e>
	{
		DBUG_u8SendByte((uint8_t*)"MOK\n", 4);
 800087e:	2104      	movs	r1, #4
 8000880:	481f      	ldr	r0, [pc, #124]	; (8000900 <u8CheckSetup+0xa4>)
 8000882:	f7ff fc71 	bl	8000168 <DBUG_u8SendByte>
		return u8State;
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	e036      	b.n	80008f8 <u8CheckSetup+0x9c>
	}

	if(u8State == MA_STA_RUN_AUT1)
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	2b64      	cmp	r3, #100	; 0x64
 800088e:	d105      	bne.n	800089c <u8CheckSetup+0x40>
	{
		DBUG_u8SendByte((uint8_t*)"A1OK\n", 5);
 8000890:	2105      	movs	r1, #5
 8000892:	481c      	ldr	r0, [pc, #112]	; (8000904 <u8CheckSetup+0xa8>)
 8000894:	f7ff fc68 	bl	8000168 <DBUG_u8SendByte>
		return u8State;
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	e02d      	b.n	80008f8 <u8CheckSetup+0x9c>
	}

	if(u8State == MA_STA_RUN_AUT2)
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	2b65      	cmp	r3, #101	; 0x65
 80008a0:	d108      	bne.n	80008b4 <u8CheckSetup+0x58>
	{
		u8PwmValueStepTemp = 0;
 80008a2:	4b19      	ldr	r3, [pc, #100]	; (8000908 <u8CheckSetup+0xac>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	701a      	strb	r2, [r3, #0]
		DBUG_u8SendByte((uint8_t*)"A2OK\n", 5);
 80008a8:	2105      	movs	r1, #5
 80008aa:	4818      	ldr	r0, [pc, #96]	; (800090c <u8CheckSetup+0xb0>)
 80008ac:	f7ff fc5c 	bl	8000168 <DBUG_u8SendByte>
		return u8State;
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	e021      	b.n	80008f8 <u8CheckSetup+0x9c>
	}

	if(u8State == MA_STA_SET_SCH)
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	2bc8      	cmp	r3, #200	; 0xc8
 80008b8:	d106      	bne.n	80008c8 <u8CheckSetup+0x6c>
	{
		DBUG_u8SendByte((uint8_t*)"SOK\n", 4);
 80008ba:	2104      	movs	r1, #4
 80008bc:	4814      	ldr	r0, [pc, #80]	; (8000910 <u8CheckSetup+0xb4>)
 80008be:	f7ff fc53 	bl	8000168 <DBUG_u8SendByte>
		return u8MachineRunState;
 80008c2:	4b14      	ldr	r3, [pc, #80]	; (8000914 <u8CheckSetup+0xb8>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	e017      	b.n	80008f8 <u8CheckSetup+0x9c>
	}

	if(u8State == MA_STA_SET_SCH_UPD)
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	2bc9      	cmp	r3, #201	; 0xc9
 80008cc:	d106      	bne.n	80008dc <u8CheckSetup+0x80>
	{
		DBUG_u8SendByte((uint8_t*)"SROK\n", 5);
 80008ce:	2105      	movs	r1, #5
 80008d0:	4811      	ldr	r0, [pc, #68]	; (8000918 <u8CheckSetup+0xbc>)
 80008d2:	f7ff fc49 	bl	8000168 <DBUG_u8SendByte>
		return u8MachineRunState;
 80008d6:	4b0f      	ldr	r3, [pc, #60]	; (8000914 <u8CheckSetup+0xb8>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	e00d      	b.n	80008f8 <u8CheckSetup+0x9c>
	}

	if(u8State == MA_STA_SET_SCH_END)
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	2bca      	cmp	r3, #202	; 0xca
 80008e0:	d109      	bne.n	80008f6 <u8CheckSetup+0x9a>
	{
		DBUG_u8SendByte((uint8_t*)"SEOK\n", 5);
 80008e2:	2105      	movs	r1, #5
 80008e4:	480d      	ldr	r0, [pc, #52]	; (800091c <u8CheckSetup+0xc0>)
 80008e6:	f7ff fc3f 	bl	8000168 <DBUG_u8SendByte>
		NVM_vStorageSchedulerData(&stSchedulerData);
 80008ea:	480d      	ldr	r0, [pc, #52]	; (8000920 <u8CheckSetup+0xc4>)
 80008ec:	f000 f92f 	bl	8000b4e <NVM_vStorageSchedulerData>
		return u8MachineRunState;
 80008f0:	4b08      	ldr	r3, [pc, #32]	; (8000914 <u8CheckSetup+0xb8>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	e000      	b.n	80008f8 <u8CheckSetup+0x9c>
	}
	return 0;
 80008f6:	2300      	movs	r3, #0
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3708      	adds	r7, #8
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	08005cdc 	.word	0x08005cdc
 8000904:	08005ce4 	.word	0x08005ce4
 8000908:	20000240 	.word	0x20000240
 800090c:	08005cec 	.word	0x08005cec
 8000910:	08005cf4 	.word	0x08005cf4
 8000914:	20000408 	.word	0x20000408
 8000918:	08005cfc 	.word	0x08005cfc
 800091c:	08005d04 	.word	0x08005d04
 8000920:	20000410 	.word	0x20000410

08000924 <vRun>:
 *
 * @pre
 * @post
 */
void vRun(uint8_t u8State)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	71fb      	strb	r3, [r7, #7]
	uint16_t u16Temp;
	if(u8State == MA_STA_RUN_MAN_LED)
 800092e:	79fb      	ldrb	r3, [r7, #7]
 8000930:	2b0b      	cmp	r3, #11
 8000932:	d13e      	bne.n	80009b2 <vRun+0x8e>
	{
		pu8DataCmd = DBUG_pu8GetDataCmd();
 8000934:	f7ff fe80 	bl	8000638 <DBUG_pu8GetDataCmd>
 8000938:	4603      	mov	r3, r0
 800093a:	4a36      	ldr	r2, [pc, #216]	; (8000a14 <vRun+0xf0>)
 800093c:	6013      	str	r3, [r2, #0]
		if(pu8DataCmd[0] == 0x01 && pu8DataCmd[1] == 0x00)
 800093e:	4b35      	ldr	r3, [pc, #212]	; (8000a14 <vRun+0xf0>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d108      	bne.n	800095a <vRun+0x36>
 8000948:	4b32      	ldr	r3, [pc, #200]	; (8000a14 <vRun+0xf0>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	3301      	adds	r3, #1
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d102      	bne.n	800095a <vRun+0x36>
		{
			GPIO_u8Led1Off();
 8000954:	f7ff fe8f 	bl	8000676 <GPIO_u8Led1Off>
 8000958:	e028      	b.n	80009ac <vRun+0x88>
		}
		else if(pu8DataCmd[0] == 0x01 && pu8DataCmd[1] == 0x01)
 800095a:	4b2e      	ldr	r3, [pc, #184]	; (8000a14 <vRun+0xf0>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	2b01      	cmp	r3, #1
 8000962:	d108      	bne.n	8000976 <vRun+0x52>
 8000964:	4b2b      	ldr	r3, [pc, #172]	; (8000a14 <vRun+0xf0>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	3301      	adds	r3, #1
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	2b01      	cmp	r3, #1
 800096e:	d102      	bne.n	8000976 <vRun+0x52>
		{
			GPIO_u8Led1On();
 8000970:	f7ff fe7a 	bl	8000668 <GPIO_u8Led1On>
 8000974:	e01a      	b.n	80009ac <vRun+0x88>
		}
		else if(pu8DataCmd[0] == 0x02 && pu8DataCmd[1] == 0x00)
 8000976:	4b27      	ldr	r3, [pc, #156]	; (8000a14 <vRun+0xf0>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	2b02      	cmp	r3, #2
 800097e:	d108      	bne.n	8000992 <vRun+0x6e>
 8000980:	4b24      	ldr	r3, [pc, #144]	; (8000a14 <vRun+0xf0>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	3301      	adds	r3, #1
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d102      	bne.n	8000992 <vRun+0x6e>
		{
			GPIO_u8Led2Off();
 800098c:	f7ff fe81 	bl	8000692 <GPIO_u8Led2Off>
 8000990:	e00c      	b.n	80009ac <vRun+0x88>
		}
		else if(pu8DataCmd[0] == 0x02 && pu8DataCmd[1] == 0x01)
 8000992:	4b20      	ldr	r3, [pc, #128]	; (8000a14 <vRun+0xf0>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b02      	cmp	r3, #2
 800099a:	d107      	bne.n	80009ac <vRun+0x88>
 800099c:	4b1d      	ldr	r3, [pc, #116]	; (8000a14 <vRun+0xf0>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	3301      	adds	r3, #1
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d101      	bne.n	80009ac <vRun+0x88>
		{
			GPIO_u8Led2On();
 80009a8:	f7ff fe6c 	bl	8000684 <GPIO_u8Led2On>
		}
		vMachineRunStateFlush();
 80009ac:	f000 f8be 	bl	8000b2c <vMachineRunStateFlush>
	}
	else if(u8State == MA_STA_RUN_AUT2)
	{
		vAutoControl2();
	}
}
 80009b0:	e02c      	b.n	8000a0c <vRun+0xe8>
	else if(u8State == MA_STA_RUN_MAN_PWM)
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	2b0c      	cmp	r3, #12
 80009b6:	d11e      	bne.n	80009f6 <vRun+0xd2>
		pu8DataCmd = DBUG_pu8GetDataCmd();
 80009b8:	f7ff fe3e 	bl	8000638 <DBUG_pu8GetDataCmd>
 80009bc:	4603      	mov	r3, r0
 80009be:	4a15      	ldr	r2, [pc, #84]	; (8000a14 <vRun+0xf0>)
 80009c0:	6013      	str	r3, [r2, #0]
		u16Temp = (uint16_t)pu8DataCmd[1];
 80009c2:	4b14      	ldr	r3, [pc, #80]	; (8000a14 <vRun+0xf0>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	3301      	adds	r3, #1
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	81fb      	strh	r3, [r7, #14]
		u16Temp = (u16Temp << 8) + pu8DataCmd[2];
 80009cc:	89fb      	ldrh	r3, [r7, #14]
 80009ce:	021b      	lsls	r3, r3, #8
 80009d0:	b29a      	uxth	r2, r3
 80009d2:	4b10      	ldr	r3, [pc, #64]	; (8000a14 <vRun+0xf0>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	3302      	adds	r3, #2
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	b29b      	uxth	r3, r3
 80009dc:	4413      	add	r3, r2
 80009de:	81fb      	strh	r3, [r7, #14]
		LIPWM_vSetValue(pu8DataCmd[0], u16Temp);
 80009e0:	4b0c      	ldr	r3, [pc, #48]	; (8000a14 <vRun+0xf0>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	89fa      	ldrh	r2, [r7, #14]
 80009e8:	4611      	mov	r1, r2
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff fe82 	bl	80006f4 <LIPWM_vSetValue>
		vMachineRunStateFlush();
 80009f0:	f000 f89c 	bl	8000b2c <vMachineRunStateFlush>
}
 80009f4:	e00a      	b.n	8000a0c <vRun+0xe8>
	else if(u8State == MA_STA_RUN_AUT1)
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	2b64      	cmp	r3, #100	; 0x64
 80009fa:	d102      	bne.n	8000a02 <vRun+0xde>
		vAutoControl1();
 80009fc:	f000 f80c 	bl	8000a18 <vAutoControl1>
}
 8000a00:	e004      	b.n	8000a0c <vRun+0xe8>
	else if(u8State == MA_STA_RUN_AUT2)
 8000a02:	79fb      	ldrb	r3, [r7, #7]
 8000a04:	2b65      	cmp	r3, #101	; 0x65
 8000a06:	d101      	bne.n	8000a0c <vRun+0xe8>
		vAutoControl2();
 8000a08:	f000 f840 	bl	8000a8c <vAutoControl2>
}
 8000a0c:	bf00      	nop
 8000a0e:	3710      	adds	r7, #16
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	2000023c 	.word	0x2000023c

08000a18 <vAutoControl1>:
 *
 * @pre
 * @post
 */
void vAutoControl1()
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
	uint16_t u16AdcValue = LIAMBS_u16Read();
 8000a1e:	f7ff fe54 	bl	80006ca <LIAMBS_u16Read>
 8000a22:	4603      	mov	r3, r0
 8000a24:	80fb      	strh	r3, [r7, #6]
	if(u16AdcValue < 1000)
 8000a26:	88fb      	ldrh	r3, [r7, #6]
 8000a28:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a2c:	d204      	bcs.n	8000a38 <vAutoControl1+0x20>
	{
		LIPWM_vSetValue(100, 0);
 8000a2e:	2100      	movs	r1, #0
 8000a30:	2064      	movs	r0, #100	; 0x64
 8000a32:	f7ff fe5f 	bl	80006f4 <LIPWM_vSetValue>
	}
	else if(u16AdcValue > 3000)
	{
		LIPWM_vSetValue(25, 0);
	}
}
 8000a36:	e024      	b.n	8000a82 <vAutoControl1+0x6a>
	else if((u16AdcValue >= 1000) && (u16AdcValue < 2000))
 8000a38:	88fb      	ldrh	r3, [r7, #6]
 8000a3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a3e:	d308      	bcc.n	8000a52 <vAutoControl1+0x3a>
 8000a40:	88fb      	ldrh	r3, [r7, #6]
 8000a42:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000a46:	d204      	bcs.n	8000a52 <vAutoControl1+0x3a>
		LIPWM_vSetValue(75, 0);
 8000a48:	2100      	movs	r1, #0
 8000a4a:	204b      	movs	r0, #75	; 0x4b
 8000a4c:	f7ff fe52 	bl	80006f4 <LIPWM_vSetValue>
 8000a50:	e017      	b.n	8000a82 <vAutoControl1+0x6a>
	else if((u16AdcValue >= 2000) && (u16AdcValue < 3000))
 8000a52:	88fb      	ldrh	r3, [r7, #6]
 8000a54:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000a58:	d309      	bcc.n	8000a6e <vAutoControl1+0x56>
 8000a5a:	88fb      	ldrh	r3, [r7, #6]
 8000a5c:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d804      	bhi.n	8000a6e <vAutoControl1+0x56>
		LIPWM_vSetValue(50, 0);
 8000a64:	2100      	movs	r1, #0
 8000a66:	2032      	movs	r0, #50	; 0x32
 8000a68:	f7ff fe44 	bl	80006f4 <LIPWM_vSetValue>
 8000a6c:	e009      	b.n	8000a82 <vAutoControl1+0x6a>
	else if(u16AdcValue > 3000)
 8000a6e:	88fb      	ldrh	r3, [r7, #6]
 8000a70:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d904      	bls.n	8000a82 <vAutoControl1+0x6a>
		LIPWM_vSetValue(25, 0);
 8000a78:	2100      	movs	r1, #0
 8000a7a:	2019      	movs	r0, #25
 8000a7c:	f7ff fe3a 	bl	80006f4 <LIPWM_vSetValue>
}
 8000a80:	e7ff      	b.n	8000a82 <vAutoControl1+0x6a>
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
	...

08000a8c <vAutoControl2>:
 *
 * @pre
 * @post
 */
void vAutoControl2()
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
	RTC_vGetDateTime(&stRtcDateTime);
 8000a90:	481f      	ldr	r0, [pc, #124]	; (8000b10 <vAutoControl2+0x84>)
 8000a92:	f000 fe58 	bl	8001746 <RTC_vGetDateTime>
	if(u8SecondTemp != stRtcDateTime.Seconds)
 8000a96:	4b1e      	ldr	r3, [pc, #120]	; (8000b10 <vAutoControl2+0x84>)
 8000a98:	789a      	ldrb	r2, [r3, #2]
 8000a9a:	4b1e      	ldr	r3, [pc, #120]	; (8000b14 <vAutoControl2+0x88>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	429a      	cmp	r2, r3
 8000aa0:	d034      	beq.n	8000b0c <vAutoControl2+0x80>
	{
		u8SecondTemp = stRtcDateTime.Seconds;
 8000aa2:	4b1b      	ldr	r3, [pc, #108]	; (8000b10 <vAutoControl2+0x84>)
 8000aa4:	789a      	ldrb	r2, [r3, #2]
 8000aa6:	4b1b      	ldr	r3, [pc, #108]	; (8000b14 <vAutoControl2+0x88>)
 8000aa8:	701a      	strb	r2, [r3, #0]
		u8Aut2StepTemp++;
 8000aaa:	4b1b      	ldr	r3, [pc, #108]	; (8000b18 <vAutoControl2+0x8c>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	b2da      	uxtb	r2, r3
 8000ab2:	4b19      	ldr	r3, [pc, #100]	; (8000b18 <vAutoControl2+0x8c>)
 8000ab4:	701a      	strb	r2, [r3, #0]
		if(u8Aut2StepTemp>=3)
 8000ab6:	4b18      	ldr	r3, [pc, #96]	; (8000b18 <vAutoControl2+0x8c>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	2b02      	cmp	r3, #2
 8000abc:	d926      	bls.n	8000b0c <vAutoControl2+0x80>
		{
			u8Aut2StepTemp = 0;
 8000abe:	4b16      	ldr	r3, [pc, #88]	; (8000b18 <vAutoControl2+0x8c>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	701a      	strb	r2, [r3, #0]

			u8PwmValueTemp = stSchedulerData.stSchedulerDataSlot[0].stSchedulerValue[u8PwmValueStepTemp].u8Value;
 8000ac4:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <vAutoControl2+0x90>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4a15      	ldr	r2, [pc, #84]	; (8000b20 <vAutoControl2+0x94>)
 8000acc:	460b      	mov	r3, r1
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	440b      	add	r3, r1
 8000ad2:	4413      	add	r3, r2
 8000ad4:	3309      	adds	r3, #9
 8000ad6:	781a      	ldrb	r2, [r3, #0]
 8000ad8:	4b12      	ldr	r3, [pc, #72]	; (8000b24 <vAutoControl2+0x98>)
 8000ada:	701a      	strb	r2, [r3, #0]
			u8PwmValueStepTemp++;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	; (8000b1c <vAutoControl2+0x90>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	b2da      	uxtb	r2, r3
 8000ae4:	4b0d      	ldr	r3, [pc, #52]	; (8000b1c <vAutoControl2+0x90>)
 8000ae6:	701a      	strb	r2, [r3, #0]
			if(u8PwmValueStepTemp>=10)
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	; (8000b1c <vAutoControl2+0x90>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b09      	cmp	r3, #9
 8000aee:	d902      	bls.n	8000af6 <vAutoControl2+0x6a>
				u8PwmValueStepTemp = 0;
 8000af0:	4b0a      	ldr	r3, [pc, #40]	; (8000b1c <vAutoControl2+0x90>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000af6:	2101      	movs	r1, #1
 8000af8:	480b      	ldr	r0, [pc, #44]	; (8000b28 <vAutoControl2+0x9c>)
 8000afa:	f002 fa50 	bl	8002f9e <HAL_GPIO_TogglePin>

			LIPWM_vSetValue(u8PwmValueTemp, 2000);
 8000afe:	4b09      	ldr	r3, [pc, #36]	; (8000b24 <vAutoControl2+0x98>)
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff fdf4 	bl	80006f4 <LIPWM_vSetValue>
//			u8PwmValueTemp+=10;
//			if(u8PwmValueTemp > 100)
//				u8PwmValueTemp = 0;
		}
	}
}
 8000b0c:	bf00      	nop
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	20000284 	.word	0x20000284
 8000b14:	2000034c 	.word	0x2000034c
 8000b18:	200002d8 	.word	0x200002d8
 8000b1c:	20000240 	.word	0x20000240
 8000b20:	20000410 	.word	0x20000410
 8000b24:	20000364 	.word	0x20000364
 8000b28:	40010c00 	.word	0x40010c00

08000b2c <vMachineRunStateFlush>:
 *
 * @pre
 * @post
 */
void vMachineRunStateFlush()
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
	u8MachineRunState = MA_STA_NOP;
 8000b30:	4b03      	ldr	r3, [pc, #12]	; (8000b40 <vMachineRunStateFlush+0x14>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
}
 8000b36:	bf00      	nop
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bc80      	pop	{r7}
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	20000408 	.word	0x20000408

08000b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b48:	b672      	cpsid	i
}
 8000b4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b4c:	e7fe      	b.n	8000b4c <Error_Handler+0x8>

08000b4e <NVM_vStorageSchedulerData>:
 * @pre
 * @post
 * @param pstSchedulerData
 */
void NVM_vStorageSchedulerData(Scheduler_DataTypeDef* pstSchedulerData)
{
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	b082      	sub	sp, #8
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	6078      	str	r0, [r7, #4]
	PHY_vStorageSchedulerData(pstSchedulerData);
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	f000 fca4 	bl	80014a4 <PHY_vStorageSchedulerData>
}
 8000b5c:	bf00      	nop
 8000b5e:	3708      	adds	r7, #8
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <PHY_u8Uart3Init>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8Uart3Init()
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	huart3.Instance = USART3;
 8000b68:	4b11      	ldr	r3, [pc, #68]	; (8000bb0 <PHY_u8Uart3Init+0x4c>)
 8000b6a:	4a12      	ldr	r2, [pc, #72]	; (8000bb4 <PHY_u8Uart3Init+0x50>)
 8000b6c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 8000b6e:	4b10      	ldr	r3, [pc, #64]	; (8000bb0 <PHY_u8Uart3Init+0x4c>)
 8000b70:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000b74:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b76:	4b0e      	ldr	r3, [pc, #56]	; (8000bb0 <PHY_u8Uart3Init+0x4c>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <PHY_u8Uart3Init+0x4c>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000b82:	4b0b      	ldr	r3, [pc, #44]	; (8000bb0 <PHY_u8Uart3Init+0x4c>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000b88:	4b09      	ldr	r3, [pc, #36]	; (8000bb0 <PHY_u8Uart3Init+0x4c>)
 8000b8a:	220c      	movs	r2, #12
 8000b8c:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b8e:	4b08      	ldr	r3, [pc, #32]	; (8000bb0 <PHY_u8Uart3Init+0x4c>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b94:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <PHY_u8Uart3Init+0x4c>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b9a:	4805      	ldr	r0, [pc, #20]	; (8000bb0 <PHY_u8Uart3Init+0x4c>)
 8000b9c:	f004 fcc8 	bl	8005530 <HAL_UART_Init>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <PHY_u8Uart3Init+0x46>
	{
		Error_Handler();
 8000ba6:	f7ff ffcd 	bl	8000b44 <Error_Handler>
	}
	return HAL_OK;
 8000baa:	2300      	movs	r3, #0
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000244 	.word	0x20000244
 8000bb4:	40004800 	.word	0x40004800

08000bb8 <PHY_u8Timer2Init>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8Timer2Init()
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bbe:	f107 0308 	add.w	r3, r7, #8
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bcc:	463b      	mov	r3, r7
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]
 8000bd2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000bd4:	4b1e      	ldr	r3, [pc, #120]	; (8000c50 <PHY_u8Timer2Init+0x98>)
 8000bd6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bda:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 1000-1;
 8000bdc:	4b1c      	ldr	r3, [pc, #112]	; (8000c50 <PHY_u8Timer2Init+0x98>)
 8000bde:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000be2:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000be4:	4b1a      	ldr	r3, [pc, #104]	; (8000c50 <PHY_u8Timer2Init+0x98>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 72-1;
 8000bea:	4b19      	ldr	r3, [pc, #100]	; (8000c50 <PHY_u8Timer2Init+0x98>)
 8000bec:	2247      	movs	r2, #71	; 0x47
 8000bee:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bf0:	4b17      	ldr	r3, [pc, #92]	; (8000c50 <PHY_u8Timer2Init+0x98>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bf6:	4b16      	ldr	r3, [pc, #88]	; (8000c50 <PHY_u8Timer2Init+0x98>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000bfc:	4814      	ldr	r0, [pc, #80]	; (8000c50 <PHY_u8Timer2Init+0x98>)
 8000bfe:	f003 fd39 	bl	8004674 <HAL_TIM_Base_Init>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <PHY_u8Timer2Init+0x54>
	{
		Error_Handler();
 8000c08:	f7ff ff9c 	bl	8000b44 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c10:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c12:	f107 0308 	add.w	r3, r7, #8
 8000c16:	4619      	mov	r1, r3
 8000c18:	480d      	ldr	r0, [pc, #52]	; (8000c50 <PHY_u8Timer2Init+0x98>)
 8000c1a:	f004 f88d 	bl	8004d38 <HAL_TIM_ConfigClockSource>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <PHY_u8Timer2Init+0x70>
	{
		Error_Handler();
 8000c24:	f7ff ff8e 	bl	8000b44 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c30:	463b      	mov	r3, r7
 8000c32:	4619      	mov	r1, r3
 8000c34:	4806      	ldr	r0, [pc, #24]	; (8000c50 <PHY_u8Timer2Init+0x98>)
 8000c36:	f004 fc0b 	bl	8005450 <HAL_TIMEx_MasterConfigSynchronization>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <PHY_u8Timer2Init+0x8c>
	{
		Error_Handler();
 8000c40:	f7ff ff80 	bl	8000b44 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	return HAL_OK;
 8000c44:	2300      	movs	r3, #0
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3718      	adds	r7, #24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	200003c0 	.word	0x200003c0

08000c54 <PHY_u8Timer2EnbInterrupt>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8Timer2EnbInterrupt()
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8000c58:	4802      	ldr	r0, [pc, #8]	; (8000c64 <PHY_u8Timer2EnbInterrupt+0x10>)
 8000c5a:	f003 fd5b 	bl	8004714 <HAL_TIM_Base_Start_IT>
	return HAL_OK;
 8000c5e:	2300      	movs	r3, #0
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	200003c0 	.word	0x200003c0

08000c68 <PHY_u8Timer3Init>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8Timer3Init()
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08e      	sub	sp, #56	; 0x38
 8000c6c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c72:	2200      	movs	r2, #0
 8000c74:	601a      	str	r2, [r3, #0]
 8000c76:	605a      	str	r2, [r3, #4]
 8000c78:	609a      	str	r2, [r3, #8]
 8000c7a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c7c:	f107 0320 	add.w	r3, r7, #32
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000c86:	1d3b      	adds	r3, r7, #4
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]
 8000c92:	611a      	str	r2, [r3, #16]
 8000c94:	615a      	str	r2, [r3, #20]
 8000c96:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8000c98:	4b2d      	ldr	r3, [pc, #180]	; (8000d50 <PHY_u8Timer3Init+0xe8>)
 8000c9a:	4a2e      	ldr	r2, [pc, #184]	; (8000d54 <PHY_u8Timer3Init+0xec>)
 8000c9c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 360-1;
 8000c9e:	4b2c      	ldr	r3, [pc, #176]	; (8000d50 <PHY_u8Timer3Init+0xe8>)
 8000ca0:	f240 1267 	movw	r2, #359	; 0x167
 8000ca4:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca6:	4b2a      	ldr	r3, [pc, #168]	; (8000d50 <PHY_u8Timer3Init+0xe8>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 100-1;
 8000cac:	4b28      	ldr	r3, [pc, #160]	; (8000d50 <PHY_u8Timer3Init+0xe8>)
 8000cae:	2263      	movs	r2, #99	; 0x63
 8000cb0:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb2:	4b27      	ldr	r3, [pc, #156]	; (8000d50 <PHY_u8Timer3Init+0xe8>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cb8:	4b25      	ldr	r3, [pc, #148]	; (8000d50 <PHY_u8Timer3Init+0xe8>)
 8000cba:	2280      	movs	r2, #128	; 0x80
 8000cbc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000cbe:	4824      	ldr	r0, [pc, #144]	; (8000d50 <PHY_u8Timer3Init+0xe8>)
 8000cc0:	f003 fcd8 	bl	8004674 <HAL_TIM_Base_Init>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <PHY_u8Timer3Init+0x66>
	{
		Error_Handler();
 8000cca:	f7ff ff3b 	bl	8000b44 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cd2:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000cd4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cd8:	4619      	mov	r1, r3
 8000cda:	481d      	ldr	r0, [pc, #116]	; (8000d50 <PHY_u8Timer3Init+0xe8>)
 8000cdc:	f004 f82c 	bl	8004d38 <HAL_TIM_ConfigClockSource>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <PHY_u8Timer3Init+0x82>
	{
		Error_Handler();
 8000ce6:	f7ff ff2d 	bl	8000b44 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000cea:	4819      	ldr	r0, [pc, #100]	; (8000d50 <PHY_u8Timer3Init+0xe8>)
 8000cec:	f003 fd64 	bl	80047b8 <HAL_TIM_PWM_Init>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <PHY_u8Timer3Init+0x92>
	{
		Error_Handler();
 8000cf6:	f7ff ff25 	bl	8000b44 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d02:	f107 0320 	add.w	r3, r7, #32
 8000d06:	4619      	mov	r1, r3
 8000d08:	4811      	ldr	r0, [pc, #68]	; (8000d50 <PHY_u8Timer3Init+0xe8>)
 8000d0a:	f004 fba1 	bl	8005450 <HAL_TIMEx_MasterConfigSynchronization>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <PHY_u8Timer3Init+0xb0>
	{
		Error_Handler();
 8000d14:	f7ff ff16 	bl	8000b44 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d18:	2360      	movs	r3, #96	; 0x60
 8000d1a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d20:	2300      	movs	r3, #0
 8000d22:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4808      	ldr	r0, [pc, #32]	; (8000d50 <PHY_u8Timer3Init+0xe8>)
 8000d30:	f003 ff44 	bl	8004bbc <HAL_TIM_PWM_ConfigChannel>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <PHY_u8Timer3Init+0xd6>
	{
		Error_Handler();
 8000d3a:	f7ff ff03 	bl	8000b44 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8000d3e:	4804      	ldr	r0, [pc, #16]	; (8000d50 <PHY_u8Timer3Init+0xe8>)
 8000d40:	f000 fde4 	bl	800190c <HAL_TIM_MspPostInit>
	return HAL_OK;
 8000d44:	2300      	movs	r3, #0
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3738      	adds	r7, #56	; 0x38
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	2000028c 	.word	0x2000028c
 8000d54:	40000400 	.word	0x40000400

08000d58 <PHY_u8Timer3PwmStart>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8Timer3PwmStart()
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
	htim3.Instance->CCR1 = 10;
 8000d5c:	4b05      	ldr	r3, [pc, #20]	; (8000d74 <PHY_u8Timer3PwmStart+0x1c>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	220a      	movs	r2, #10
 8000d62:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000d64:	2100      	movs	r1, #0
 8000d66:	4803      	ldr	r0, [pc, #12]	; (8000d74 <PHY_u8Timer3PwmStart+0x1c>)
 8000d68:	f003 fd7e 	bl	8004868 <HAL_TIM_PWM_Start>
	return HAL_OK;
 8000d6c:	2300      	movs	r3, #0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	2000028c 	.word	0x2000028c

08000d78 <PHY_vTimer3SetPwmValue>:
 * @post
 * @param u8Value
 * @param u16TimeSmooth
 */
void PHY_vTimer3SetPwmValue(uint8_t u8Value, uint16_t u16TimeSmooth)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	460a      	mov	r2, r1
 8000d82:	71fb      	strb	r3, [r7, #7]
 8000d84:	4613      	mov	r3, r2
 8000d86:	80bb      	strh	r3, [r7, #4]
	u8CurrentPwmValue = (uint8_t)htim3.Instance->CCR1;
 8000d88:	4b25      	ldr	r3, [pc, #148]	; (8000e20 <PHY_vTimer3SetPwmValue+0xa8>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d8e:	b2da      	uxtb	r2, r3
 8000d90:	4b24      	ldr	r3, [pc, #144]	; (8000e24 <PHY_vTimer3SetPwmValue+0xac>)
 8000d92:	701a      	strb	r2, [r3, #0]
	u8DestPwmValue = u8Value;
 8000d94:	4a24      	ldr	r2, [pc, #144]	; (8000e28 <PHY_vTimer3SetPwmValue+0xb0>)
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	7013      	strb	r3, [r2, #0]
	u16SmoothPwmStepCount = 0;
 8000d9a:	4b24      	ldr	r3, [pc, #144]	; (8000e2c <PHY_vTimer3SetPwmValue+0xb4>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	801a      	strh	r2, [r3, #0]

	if(u8CurrentPwmValue == u8DestPwmValue)
 8000da0:	4b20      	ldr	r3, [pc, #128]	; (8000e24 <PHY_vTimer3SetPwmValue+0xac>)
 8000da2:	781a      	ldrb	r2, [r3, #0]
 8000da4:	4b20      	ldr	r3, [pc, #128]	; (8000e28 <PHY_vTimer3SetPwmValue+0xb0>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d103      	bne.n	8000db4 <PHY_vTimer3SetPwmValue+0x3c>
		u8SmoothPwmActive = PWM_NOP;
 8000dac:	4b20      	ldr	r3, [pc, #128]	; (8000e30 <PHY_vTimer3SetPwmValue+0xb8>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	701a      	strb	r2, [r3, #0]
		{
			u8SmoothPwmActive = PWM_NOP;
			htim3.Instance->CCR1 = (uint32_t)u8Value;
		}
	}
}
 8000db2:	e02f      	b.n	8000e14 <PHY_vTimer3SetPwmValue+0x9c>
		if(u8CurrentPwmValue > u8DestPwmValue)
 8000db4:	4b1b      	ldr	r3, [pc, #108]	; (8000e24 <PHY_vTimer3SetPwmValue+0xac>)
 8000db6:	781a      	ldrb	r2, [r3, #0]
 8000db8:	4b1b      	ldr	r3, [pc, #108]	; (8000e28 <PHY_vTimer3SetPwmValue+0xb0>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	d90f      	bls.n	8000de0 <PHY_vTimer3SetPwmValue+0x68>
			u16SmoothPwmStep = u16TimeSmooth/(u8CurrentPwmValue - u8DestPwmValue);
 8000dc0:	88ba      	ldrh	r2, [r7, #4]
 8000dc2:	4b18      	ldr	r3, [pc, #96]	; (8000e24 <PHY_vTimer3SetPwmValue+0xac>)
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4b17      	ldr	r3, [pc, #92]	; (8000e28 <PHY_vTimer3SetPwmValue+0xb0>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	1acb      	subs	r3, r1, r3
 8000dce:	fb92 f3f3 	sdiv	r3, r2, r3
 8000dd2:	b29a      	uxth	r2, r3
 8000dd4:	4b17      	ldr	r3, [pc, #92]	; (8000e34 <PHY_vTimer3SetPwmValue+0xbc>)
 8000dd6:	801a      	strh	r2, [r3, #0]
			u8SmoothPwmActive = PWM_DEC;
 8000dd8:	4b15      	ldr	r3, [pc, #84]	; (8000e30 <PHY_vTimer3SetPwmValue+0xb8>)
 8000dda:	2202      	movs	r2, #2
 8000ddc:	701a      	strb	r2, [r3, #0]
 8000dde:	e00e      	b.n	8000dfe <PHY_vTimer3SetPwmValue+0x86>
			u16SmoothPwmStep = u16TimeSmooth/(u8DestPwmValue - u8CurrentPwmValue);
 8000de0:	88ba      	ldrh	r2, [r7, #4]
 8000de2:	4b11      	ldr	r3, [pc, #68]	; (8000e28 <PHY_vTimer3SetPwmValue+0xb0>)
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	4619      	mov	r1, r3
 8000de8:	4b0e      	ldr	r3, [pc, #56]	; (8000e24 <PHY_vTimer3SetPwmValue+0xac>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	fb92 f3f3 	sdiv	r3, r2, r3
 8000df2:	b29a      	uxth	r2, r3
 8000df4:	4b0f      	ldr	r3, [pc, #60]	; (8000e34 <PHY_vTimer3SetPwmValue+0xbc>)
 8000df6:	801a      	strh	r2, [r3, #0]
			u8SmoothPwmActive = PWM_INC;
 8000df8:	4b0d      	ldr	r3, [pc, #52]	; (8000e30 <PHY_vTimer3SetPwmValue+0xb8>)
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	701a      	strb	r2, [r3, #0]
		if(u16SmoothPwmStep <= 0)
 8000dfe:	4b0d      	ldr	r3, [pc, #52]	; (8000e34 <PHY_vTimer3SetPwmValue+0xbc>)
 8000e00:	881b      	ldrh	r3, [r3, #0]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d106      	bne.n	8000e14 <PHY_vTimer3SetPwmValue+0x9c>
			u8SmoothPwmActive = PWM_NOP;
 8000e06:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <PHY_vTimer3SetPwmValue+0xb8>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	701a      	strb	r2, [r3, #0]
			htim3.Instance->CCR1 = (uint32_t)u8Value;
 8000e0c:	4b04      	ldr	r3, [pc, #16]	; (8000e20 <PHY_vTimer3SetPwmValue+0xa8>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	79fa      	ldrb	r2, [r7, #7]
 8000e12:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000e14:	bf00      	nop
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bc80      	pop	{r7}
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	2000028c 	.word	0x2000028c
 8000e24:	200005d7 	.word	0x200005d7
 8000e28:	200005da 	.word	0x200005da
 8000e2c:	200005d4 	.word	0x200005d4
 8000e30:	20000509 	.word	0x20000509
 8000e34:	20000506 	.word	0x20000506

08000e38 <PHY_u8ButtonGpioInit>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8ButtonGpioInit()
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3e:	f107 0308 	add.w	r3, r7, #8
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4c:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <PHY_u8ButtonGpioInit+0x50>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	4a0d      	ldr	r2, [pc, #52]	; (8000e88 <PHY_u8ButtonGpioInit+0x50>)
 8000e52:	f043 0308 	orr.w	r3, r3, #8
 8000e56:	6193      	str	r3, [r2, #24]
 8000e58:	4b0b      	ldr	r3, [pc, #44]	; (8000e88 <PHY_u8ButtonGpioInit+0x50>)
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	f003 0308 	and.w	r3, r3, #8
 8000e60:	607b      	str	r3, [r7, #4]
 8000e62:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pins : BT_01_Pin BT_02_Pin */
	GPIO_InitStruct.Pin = BT_01_Pin|BT_02_Pin;
 8000e64:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000e68:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e72:	f107 0308 	add.w	r3, r7, #8
 8000e76:	4619      	mov	r1, r3
 8000e78:	4804      	ldr	r0, [pc, #16]	; (8000e8c <PHY_u8ButtonGpioInit+0x54>)
 8000e7a:	f001 fedd 	bl	8002c38 <HAL_GPIO_Init>

	return HAL_OK;
 8000e7e:	2300      	movs	r3, #0
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3718      	adds	r7, #24
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40021000 	.word	0x40021000
 8000e8c:	40010c00 	.word	0x40010c00

08000e90 <PHY_u8LedGpioInit>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8LedGpioInit()
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b086      	sub	sp, #24
 8000e94:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e96:	f107 0308 	add.w	r3, r7, #8
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea4:	4b11      	ldr	r3, [pc, #68]	; (8000eec <PHY_u8LedGpioInit+0x5c>)
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	4a10      	ldr	r2, [pc, #64]	; (8000eec <PHY_u8LedGpioInit+0x5c>)
 8000eaa:	f043 0308 	orr.w	r3, r3, #8
 8000eae:	6193      	str	r3, [r2, #24]
 8000eb0:	4b0e      	ldr	r3, [pc, #56]	; (8000eec <PHY_u8LedGpioInit+0x5c>)
 8000eb2:	699b      	ldr	r3, [r3, #24]
 8000eb4:	f003 0308 	and.w	r3, r3, #8
 8000eb8:	607b      	str	r3, [r7, #4]
 8000eba:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	2103      	movs	r1, #3
 8000ec0:	480b      	ldr	r0, [pc, #44]	; (8000ef0 <PHY_u8LedGpioInit+0x60>)
 8000ec2:	f002 f854 	bl	8002f6e <HAL_GPIO_WritePin>

	/*Configure GPIO pins : LED1_Pin LED2_Pin */
	GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed6:	f107 0308 	add.w	r3, r7, #8
 8000eda:	4619      	mov	r1, r3
 8000edc:	4804      	ldr	r0, [pc, #16]	; (8000ef0 <PHY_u8LedGpioInit+0x60>)
 8000ede:	f001 feab 	bl	8002c38 <HAL_GPIO_Init>

	return HAL_OK;
 8000ee2:	2300      	movs	r3, #0
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3718      	adds	r7, #24
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	40010c00 	.word	0x40010c00

08000ef4 <PHY_u8Led1On>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8Led1On()
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2101      	movs	r1, #1
 8000efc:	4802      	ldr	r0, [pc, #8]	; (8000f08 <PHY_u8Led1On+0x14>)
 8000efe:	f002 f836 	bl	8002f6e <HAL_GPIO_WritePin>
	return HAL_OK;
 8000f02:	2300      	movs	r3, #0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	40010c00 	.word	0x40010c00

08000f0c <PHY_u8Led1Off>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8Led1Off()
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000f10:	2201      	movs	r2, #1
 8000f12:	2101      	movs	r1, #1
 8000f14:	4802      	ldr	r0, [pc, #8]	; (8000f20 <PHY_u8Led1Off+0x14>)
 8000f16:	f002 f82a 	bl	8002f6e <HAL_GPIO_WritePin>
	return HAL_OK;
 8000f1a:	2300      	movs	r3, #0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	40010c00 	.word	0x40010c00

08000f24 <PHY_u8Led2On>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8Led2On()
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2102      	movs	r1, #2
 8000f2c:	4802      	ldr	r0, [pc, #8]	; (8000f38 <PHY_u8Led2On+0x14>)
 8000f2e:	f002 f81e 	bl	8002f6e <HAL_GPIO_WritePin>
	return HAL_OK;
 8000f32:	2300      	movs	r3, #0
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	40010c00 	.word	0x40010c00

08000f3c <PHY_u8Led2Off>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8Led2Off()
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000f40:	2201      	movs	r2, #1
 8000f42:	2102      	movs	r1, #2
 8000f44:	4802      	ldr	r0, [pc, #8]	; (8000f50 <PHY_u8Led2Off+0x14>)
 8000f46:	f002 f812 	bl	8002f6e <HAL_GPIO_WritePin>
	return HAL_OK;
 8000f4a:	2300      	movs	r3, #0
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	40010c00 	.word	0x40010c00

08000f54 <PHY_u8RtcInit>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8RtcInit()
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = {0};
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	460a      	mov	r2, r1
 8000f60:	801a      	strh	r2, [r3, #0]
 8000f62:	460a      	mov	r2, r1
 8000f64:	709a      	strb	r2, [r3, #2]
	RTC_DateTypeDef DateToUpdate = {0};
 8000f66:	2300      	movs	r3, #0
 8000f68:	603b      	str	r3, [r7, #0]
	/* USER CODE BEGIN RTC_Init 1 */

	/* USER CODE END RTC_Init 1 */
	/** Initialize RTC Only
	*/
	hrtc.Instance = RTC;
 8000f6a:	4b1e      	ldr	r3, [pc, #120]	; (8000fe4 <PHY_u8RtcInit+0x90>)
 8000f6c:	4a1e      	ldr	r2, [pc, #120]	; (8000fe8 <PHY_u8RtcInit+0x94>)
 8000f6e:	601a      	str	r2, [r3, #0]
	hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000f70:	4b1c      	ldr	r3, [pc, #112]	; (8000fe4 <PHY_u8RtcInit+0x90>)
 8000f72:	f04f 32ff 	mov.w	r2, #4294967295
 8000f76:	605a      	str	r2, [r3, #4]
	hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000f78:	4b1a      	ldr	r3, [pc, #104]	; (8000fe4 <PHY_u8RtcInit+0x90>)
 8000f7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f7e:	609a      	str	r2, [r3, #8]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000f80:	4818      	ldr	r0, [pc, #96]	; (8000fe4 <PHY_u8RtcInit+0x90>)
 8000f82:	f002 fdc5 	bl	8003b10 <HAL_RTC_Init>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <PHY_u8RtcInit+0x3c>
	{
		Error_Handler();
 8000f8c:	f7ff fdda 	bl	8000b44 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	*/
	sTime.Hours = 0x11;
 8000f90:	2311      	movs	r3, #17
 8000f92:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x25;
 8000f94:	2325      	movs	r3, #37	; 0x25
 8000f96:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	71bb      	strb	r3, [r7, #6]

	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000f9c:	1d3b      	adds	r3, r7, #4
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4810      	ldr	r0, [pc, #64]	; (8000fe4 <PHY_u8RtcInit+0x90>)
 8000fa4:	f002 fe4a 	bl	8003c3c <HAL_RTC_SetTime>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <PHY_u8RtcInit+0x5e>
	{
		Error_Handler();
 8000fae:	f7ff fdc9 	bl	8000b44 <Error_Handler>
	}
	DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	703b      	strb	r3, [r7, #0]
	DateToUpdate.Month = RTC_MONTH_JUNE;
 8000fb6:	2306      	movs	r3, #6
 8000fb8:	707b      	strb	r3, [r7, #1]
	DateToUpdate.Date = 0x21;
 8000fba:	2321      	movs	r3, #33	; 0x21
 8000fbc:	70bb      	strb	r3, [r7, #2]
	DateToUpdate.Year = 0x21;
 8000fbe:	2321      	movs	r3, #33	; 0x21
 8000fc0:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8000fc2:	463b      	mov	r3, r7
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4806      	ldr	r0, [pc, #24]	; (8000fe4 <PHY_u8RtcInit+0x90>)
 8000fca:	f002 ffa7 	bl	8003f1c <HAL_RTC_SetDate>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <PHY_u8RtcInit+0x84>
	{
		Error_Handler();
 8000fd4:	f7ff fdb6 	bl	8000b44 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */
	return HAL_OK;
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000350 	.word	0x20000350
 8000fe8:	40002800 	.word	0x40002800

08000fec <PHY_vGetDateTime>:
 * @pre
 * @post
 * @param hRTC_DateTime
 */
void PHY_vGetDateTime(RTC_DateTimeTypedef* hRTC_DateTime)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef hRTC_Date = {0};
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60fb      	str	r3, [r7, #12]
	RTC_TimeTypeDef hRTC_Time = {0};
 8000ff8:	f107 0308 	add.w	r3, r7, #8
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	460a      	mov	r2, r1
 8001000:	801a      	strh	r2, [r3, #0]
 8001002:	460a      	mov	r2, r1
 8001004:	709a      	strb	r2, [r3, #2]

	HAL_RTC_GetDate(&hrtc, &hRTC_Date, RTC_FORMAT_BIN);
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	2200      	movs	r2, #0
 800100c:	4619      	mov	r1, r3
 800100e:	483f      	ldr	r0, [pc, #252]	; (800110c <PHY_vGetDateTime+0x120>)
 8001010:	f003 f83a 	bl	8004088 <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc, &hRTC_Time, RTC_FORMAT_BIN);
 8001014:	f107 0308 	add.w	r3, r7, #8
 8001018:	2200      	movs	r2, #0
 800101a:	4619      	mov	r1, r3
 800101c:	483b      	ldr	r0, [pc, #236]	; (800110c <PHY_vGetDateTime+0x120>)
 800101e:	f002 fea5 	bl	8003d6c <HAL_RTC_GetTime>

	hRTC_DateTime->Hours = (hRTC_Time.Hours >> 4)*10 + (hRTC_Time.Hours & 0x0f);
 8001022:	7a3b      	ldrb	r3, [r7, #8]
 8001024:	091b      	lsrs	r3, r3, #4
 8001026:	b2db      	uxtb	r3, r3
 8001028:	461a      	mov	r2, r3
 800102a:	0092      	lsls	r2, r2, #2
 800102c:	4413      	add	r3, r2
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	b2da      	uxtb	r2, r3
 8001032:	7a3b      	ldrb	r3, [r7, #8]
 8001034:	f003 030f 	and.w	r3, r3, #15
 8001038:	b2db      	uxtb	r3, r3
 800103a:	4413      	add	r3, r2
 800103c:	b2da      	uxtb	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	701a      	strb	r2, [r3, #0]
	hRTC_DateTime->Minutes = (hRTC_Time.Minutes >> 4)*10 + (hRTC_Time.Minutes & 0x0f);
 8001042:	7a7b      	ldrb	r3, [r7, #9]
 8001044:	091b      	lsrs	r3, r3, #4
 8001046:	b2db      	uxtb	r3, r3
 8001048:	461a      	mov	r2, r3
 800104a:	0092      	lsls	r2, r2, #2
 800104c:	4413      	add	r3, r2
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	b2da      	uxtb	r2, r3
 8001052:	7a7b      	ldrb	r3, [r7, #9]
 8001054:	f003 030f 	and.w	r3, r3, #15
 8001058:	b2db      	uxtb	r3, r3
 800105a:	4413      	add	r3, r2
 800105c:	b2da      	uxtb	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	705a      	strb	r2, [r3, #1]
	hRTC_DateTime->Seconds = (hRTC_Time.Seconds >> 4)*10 + (hRTC_Time.Seconds & 0x0f);
 8001062:	7abb      	ldrb	r3, [r7, #10]
 8001064:	091b      	lsrs	r3, r3, #4
 8001066:	b2db      	uxtb	r3, r3
 8001068:	461a      	mov	r2, r3
 800106a:	0092      	lsls	r2, r2, #2
 800106c:	4413      	add	r3, r2
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	b2da      	uxtb	r2, r3
 8001072:	7abb      	ldrb	r3, [r7, #10]
 8001074:	f003 030f 	and.w	r3, r3, #15
 8001078:	b2db      	uxtb	r3, r3
 800107a:	4413      	add	r3, r2
 800107c:	b2da      	uxtb	r2, r3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	709a      	strb	r2, [r3, #2]

	hRTC_DateTime->WeekDay = (hRTC_Date.WeekDay >> 4)*10 + (hRTC_Date.WeekDay & 0x0f);
 8001082:	7b3b      	ldrb	r3, [r7, #12]
 8001084:	091b      	lsrs	r3, r3, #4
 8001086:	b2db      	uxtb	r3, r3
 8001088:	461a      	mov	r2, r3
 800108a:	0092      	lsls	r2, r2, #2
 800108c:	4413      	add	r3, r2
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	b2da      	uxtb	r2, r3
 8001092:	7b3b      	ldrb	r3, [r7, #12]
 8001094:	f003 030f 	and.w	r3, r3, #15
 8001098:	b2db      	uxtb	r3, r3
 800109a:	4413      	add	r3, r2
 800109c:	b2da      	uxtb	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	70da      	strb	r2, [r3, #3]
	hRTC_DateTime->Month = (hRTC_Date.Month >> 4)*10 + (hRTC_Date.Month & 0x0f);
 80010a2:	7b7b      	ldrb	r3, [r7, #13]
 80010a4:	091b      	lsrs	r3, r3, #4
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	461a      	mov	r2, r3
 80010aa:	0092      	lsls	r2, r2, #2
 80010ac:	4413      	add	r3, r2
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	7b7b      	ldrb	r3, [r7, #13]
 80010b4:	f003 030f 	and.w	r3, r3, #15
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	4413      	add	r3, r2
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	711a      	strb	r2, [r3, #4]
	hRTC_DateTime->Date = (hRTC_Date.Date >> 4)*10 + (hRTC_Date.Date & 0x0f);
 80010c2:	7bbb      	ldrb	r3, [r7, #14]
 80010c4:	091b      	lsrs	r3, r3, #4
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	461a      	mov	r2, r3
 80010ca:	0092      	lsls	r2, r2, #2
 80010cc:	4413      	add	r3, r2
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	7bbb      	ldrb	r3, [r7, #14]
 80010d4:	f003 030f 	and.w	r3, r3, #15
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	4413      	add	r3, r2
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	715a      	strb	r2, [r3, #5]
	hRTC_DateTime->Year = (hRTC_Date.Year >> 4)*10 + (hRTC_Date.Year & 0x0f);
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
 80010e4:	091b      	lsrs	r3, r3, #4
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	461a      	mov	r2, r3
 80010ea:	0092      	lsls	r2, r2, #2
 80010ec:	4413      	add	r3, r2
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	7bfb      	ldrb	r3, [r7, #15]
 80010f4:	f003 030f 	and.w	r3, r3, #15
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	4413      	add	r3, r2
 80010fc:	b2da      	uxtb	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	719a      	strb	r2, [r3, #6]
}
 8001102:	bf00      	nop
 8001104:	3710      	adds	r7, #16
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20000350 	.word	0x20000350

08001110 <PHY_u8Adc1Init>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8Adc1Init()
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8001116:	1d3b      	adds	r3, r7, #4
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	hadc1.Instance = ADC1;
 8001120:	4b19      	ldr	r3, [pc, #100]	; (8001188 <PHY_u8Adc1Init+0x78>)
 8001122:	4a1a      	ldr	r2, [pc, #104]	; (800118c <PHY_u8Adc1Init+0x7c>)
 8001124:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001126:	4b18      	ldr	r3, [pc, #96]	; (8001188 <PHY_u8Adc1Init+0x78>)
 8001128:	2200      	movs	r2, #0
 800112a:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 800112c:	4b16      	ldr	r3, [pc, #88]	; (8001188 <PHY_u8Adc1Init+0x78>)
 800112e:	2200      	movs	r2, #0
 8001130:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001132:	4b15      	ldr	r3, [pc, #84]	; (8001188 <PHY_u8Adc1Init+0x78>)
 8001134:	2200      	movs	r2, #0
 8001136:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001138:	4b13      	ldr	r3, [pc, #76]	; (8001188 <PHY_u8Adc1Init+0x78>)
 800113a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800113e:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001140:	4b11      	ldr	r3, [pc, #68]	; (8001188 <PHY_u8Adc1Init+0x78>)
 8001142:	2200      	movs	r2, #0
 8001144:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 8001146:	4b10      	ldr	r3, [pc, #64]	; (8001188 <PHY_u8Adc1Init+0x78>)
 8001148:	2201      	movs	r2, #1
 800114a:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800114c:	480e      	ldr	r0, [pc, #56]	; (8001188 <PHY_u8Adc1Init+0x78>)
 800114e:	f000 fdb3 	bl	8001cb8 <HAL_ADC_Init>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <PHY_u8Adc1Init+0x4c>
	{
		Error_Handler();
 8001158:	f7ff fcf4 	bl	8000b44 <Error_Handler>
	}
	/** Configure Regular Channel
	*/
	sConfig.Channel = ADC_CHANNEL_0;
 800115c:	2300      	movs	r3, #0
 800115e:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001160:	2301      	movs	r3, #1
 8001162:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001168:	1d3b      	adds	r3, r7, #4
 800116a:	4619      	mov	r1, r3
 800116c:	4806      	ldr	r0, [pc, #24]	; (8001188 <PHY_u8Adc1Init+0x78>)
 800116e:	f001 f82f 	bl	80021d0 <HAL_ADC_ConfigChannel>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <PHY_u8Adc1Init+0x6c>
	{
		Error_Handler();
 8001178:	f7ff fce4 	bl	8000b44 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */
	return HAL_OK;
 800117c:	2300      	movs	r3, #0
	/* USER CODE END ADC1_Init 2 */
}
 800117e:	4618      	mov	r0, r3
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200002dc 	.word	0x200002dc
 800118c:	40012400 	.word	0x40012400

08001190 <PHY_u16Adc1Read>:
 * @pre
 * @post
 * @return
 */
uint16_t PHY_u16Adc1Read()
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
	uint16_t mResult = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Start(&hadc1);
 800119a:	4809      	ldr	r0, [pc, #36]	; (80011c0 <PHY_u16Adc1Read+0x30>)
 800119c:	f000 fe64 	bl	8001e68 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80011a0:	f04f 31ff 	mov.w	r1, #4294967295
 80011a4:	4806      	ldr	r0, [pc, #24]	; (80011c0 <PHY_u16Adc1Read+0x30>)
 80011a6:	f000 ff0d 	bl	8001fc4 <HAL_ADC_PollForConversion>
	mResult = HAL_ADC_GetValue(&hadc1);
 80011aa:	4805      	ldr	r0, [pc, #20]	; (80011c0 <PHY_u16Adc1Read+0x30>)
 80011ac:	f001 f804 	bl	80021b8 <HAL_ADC_GetValue>
 80011b0:	4603      	mov	r3, r0
 80011b2:	80fb      	strh	r3, [r7, #6]
	return mResult;
 80011b4:	88fb      	ldrh	r3, [r7, #6]
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200002dc 	.word	0x200002dc

080011c4 <PHY_u8Uart3EnbInterrupt>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8Uart3EnbInterrupt()
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
	uint8_t u8Flush;
	u8Uart3IrptState = 0;
 80011ca:	4b0d      	ldr	r3, [pc, #52]	; (8001200 <PHY_u8Uart3EnbInterrupt+0x3c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	701a      	strb	r2, [r3, #0]
	for(u8Flush = 0; u8Flush < RX_MAX_LEN; u8Flush++)
 80011d0:	2300      	movs	r3, #0
 80011d2:	71fb      	strb	r3, [r7, #7]
 80011d4:	e006      	b.n	80011e4 <PHY_u8Uart3EnbInterrupt+0x20>
		u8Rx3Data[u8Flush] = 0;
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	4a0a      	ldr	r2, [pc, #40]	; (8001204 <PHY_u8Uart3EnbInterrupt+0x40>)
 80011da:	2100      	movs	r1, #0
 80011dc:	54d1      	strb	r1, [r2, r3]
	for(u8Flush = 0; u8Flush < RX_MAX_LEN; u8Flush++)
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	3301      	adds	r3, #1
 80011e2:	71fb      	strb	r3, [r7, #7]
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	2b13      	cmp	r3, #19
 80011e8:	d9f5      	bls.n	80011d6 <PHY_u8Uart3EnbInterrupt+0x12>
	HAL_UART_Receive_IT(&huart3, (uint8_t*)u8Rx3Data, RX_MAX_LEN);
 80011ea:	2214      	movs	r2, #20
 80011ec:	4905      	ldr	r1, [pc, #20]	; (8001204 <PHY_u8Uart3EnbInterrupt+0x40>)
 80011ee:	4806      	ldr	r0, [pc, #24]	; (8001208 <PHY_u8Uart3EnbInterrupt+0x44>)
 80011f0:	f004 fa2f 	bl	8005652 <HAL_UART_Receive_IT>
	return HAL_OK;
 80011f4:	2300      	movs	r3, #0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	2000050a 	.word	0x2000050a
 8001204:	20000160 	.word	0x20000160
 8001208:	20000244 	.word	0x20000244

0800120c <PHY_u8Uart3ReturnRxByte>:
 * @pre
 * @post
 * @return
 */
uint8_t* PHY_u8Uart3ReturnRxByte()
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
	if(u8Uart3IrptState == 1)
 8001210:	4b06      	ldr	r3, [pc, #24]	; (800122c <PHY_u8Uart3ReturnRxByte+0x20>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b01      	cmp	r3, #1
 8001216:	d104      	bne.n	8001222 <PHY_u8Uart3ReturnRxByte+0x16>
	{
		u8Uart3IrptState = 0;
 8001218:	4b04      	ldr	r3, [pc, #16]	; (800122c <PHY_u8Uart3ReturnRxByte+0x20>)
 800121a:	2200      	movs	r2, #0
 800121c:	701a      	strb	r2, [r3, #0]
		return (uint8_t*)u8Rx3Data;
 800121e:	4b04      	ldr	r3, [pc, #16]	; (8001230 <PHY_u8Uart3ReturnRxByte+0x24>)
 8001220:	e000      	b.n	8001224 <PHY_u8Uart3ReturnRxByte+0x18>
	}
	return (uint8_t*)u8Uart3RxByte;
 8001222:	4b04      	ldr	r3, [pc, #16]	; (8001234 <PHY_u8Uart3ReturnRxByte+0x28>)
}
 8001224:	4618      	mov	r0, r3
 8001226:	46bd      	mov	sp, r7
 8001228:	bc80      	pop	{r7}
 800122a:	4770      	bx	lr
 800122c:	2000050a 	.word	0x2000050a
 8001230:	20000160 	.word	0x20000160
 8001234:	2000050c 	.word	0x2000050c

08001238 <PHY_u8Uart3SendByte>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8Uart3SendByte(uint8_t* pu8Data, uint16_t u16Len)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	460b      	mov	r3, r1
 8001242:	807b      	strh	r3, [r7, #2]
	return HAL_UART_Transmit_IT(&huart3, pu8Data, u16Len);
 8001244:	887b      	ldrh	r3, [r7, #2]
 8001246:	461a      	mov	r2, r3
 8001248:	6879      	ldr	r1, [r7, #4]
 800124a:	4804      	ldr	r0, [pc, #16]	; (800125c <PHY_u8Uart3SendByte+0x24>)
 800124c:	f004 f9bd 	bl	80055ca <HAL_UART_Transmit_IT>
 8001250:	4603      	mov	r3, r0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	20000244 	.word	0x20000244

08001260 <HAL_UART_RxCpltCallback>:
 * @post
 * @param Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
 */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart1.Instance)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b08      	ldr	r3, [pc, #32]	; (8001290 <HAL_UART_RxCpltCallback+0x30>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	429a      	cmp	r2, r3
 8001272:	d008      	beq.n	8001286 <HAL_UART_RxCpltCallback+0x26>
	{

	}
	else if(huart->Instance == huart3.Instance)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <HAL_UART_RxCpltCallback+0x34>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	429a      	cmp	r2, r3
 800127e:	d102      	bne.n	8001286 <HAL_UART_RxCpltCallback+0x26>
	{
		u8Uart3IrptState = 1;
 8001280:	4b05      	ldr	r3, [pc, #20]	; (8001298 <HAL_UART_RxCpltCallback+0x38>)
 8001282:	2201      	movs	r2, #1
 8001284:	701a      	strb	r2, [r3, #0]
//		HAL_UART_Receive_IT(&huart3, (uint8_t*)u8Rx3Data, RX_MAX_LEN);
	}
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr
 8001290:	2000030c 	.word	0x2000030c
 8001294:	20000244 	.word	0x20000244
 8001298:	2000050a 	.word	0x2000050a

0800129c <HAL_TIM_PeriodElapsedCallback>:
 * @pre
 * @post
 * @param htim
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]

	if(htim->Instance == htim2.Instance)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d103      	bne.n	80012b8 <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		vButtonRead();
 80012b0:	f000 f808 	bl	80012c4 <vButtonRead>
		vSmoothPwmActive();
 80012b4:	f000 f846 	bl	8001344 <vSmoothPwmActive>

	}
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	200003c0 	.word	0x200003c0

080012c4 <vButtonRead>:
 *
 * @pre
 * @post
 */
void vButtonRead()
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(BT_01_GPIO_Port, BT_01_Pin) == GPIO_PIN_RESET)
 80012c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012cc:	4819      	ldr	r0, [pc, #100]	; (8001334 <vButtonRead+0x70>)
 80012ce:	f001 fe37 	bl	8002f40 <HAL_GPIO_ReadPin>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d107      	bne.n	80012e8 <vButtonRead+0x24>
	{
		if(u8Button1Detect == 0)
 80012d8:	4b17      	ldr	r3, [pc, #92]	; (8001338 <vButtonRead+0x74>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d10d      	bne.n	80012fc <vButtonRead+0x38>
			u8Button1Detect = 1;
 80012e0:	4b15      	ldr	r3, [pc, #84]	; (8001338 <vButtonRead+0x74>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	701a      	strb	r2, [r3, #0]
 80012e6:	e009      	b.n	80012fc <vButtonRead+0x38>
	}
	else
	{
		if(u8Button1Detect == 1)
 80012e8:	4b13      	ldr	r3, [pc, #76]	; (8001338 <vButtonRead+0x74>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d105      	bne.n	80012fc <vButtonRead+0x38>
		{
			u8Button1Detect = 0;
 80012f0:	4b11      	ldr	r3, [pc, #68]	; (8001338 <vButtonRead+0x74>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	701a      	strb	r2, [r3, #0]
			u8ButtonState = 1;
 80012f6:	4b11      	ldr	r3, [pc, #68]	; (800133c <vButtonRead+0x78>)
 80012f8:	2201      	movs	r2, #1
 80012fa:	701a      	strb	r2, [r3, #0]
		}
	}

	if(HAL_GPIO_ReadPin(BT_02_GPIO_Port, BT_02_Pin) == GPIO_PIN_RESET)
 80012fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001300:	480c      	ldr	r0, [pc, #48]	; (8001334 <vButtonRead+0x70>)
 8001302:	f001 fe1d 	bl	8002f40 <HAL_GPIO_ReadPin>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d107      	bne.n	800131c <vButtonRead+0x58>
	{
		if(u8Button2Detect == 0)
 800130c:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <vButtonRead+0x7c>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d10d      	bne.n	8001330 <vButtonRead+0x6c>
			u8Button2Detect = 1;
 8001314:	4b0a      	ldr	r3, [pc, #40]	; (8001340 <vButtonRead+0x7c>)
 8001316:	2201      	movs	r2, #1
 8001318:	701a      	strb	r2, [r3, #0]
		{
			u8Button2Detect = 0;
			u8ButtonState = 2;
		}
	}
}
 800131a:	e009      	b.n	8001330 <vButtonRead+0x6c>
		if(u8Button2Detect == 1)
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <vButtonRead+0x7c>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d105      	bne.n	8001330 <vButtonRead+0x6c>
			u8Button2Detect = 0;
 8001324:	4b06      	ldr	r3, [pc, #24]	; (8001340 <vButtonRead+0x7c>)
 8001326:	2200      	movs	r2, #0
 8001328:	701a      	strb	r2, [r3, #0]
			u8ButtonState = 2;
 800132a:	4b04      	ldr	r3, [pc, #16]	; (800133c <vButtonRead+0x78>)
 800132c:	2202      	movs	r2, #2
 800132e:	701a      	strb	r2, [r3, #0]
}
 8001330:	bf00      	nop
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40010c00 	.word	0x40010c00
 8001338:	200005d6 	.word	0x200005d6
 800133c:	200005d8 	.word	0x200005d8
 8001340:	20000508 	.word	0x20000508

08001344 <vSmoothPwmActive>:
 *
 * @pre
 * @post
 */
void vSmoothPwmActive()
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
	if(u8SmoothPwmActive == PWM_INC)
 8001348:	4b2f      	ldr	r3, [pc, #188]	; (8001408 <vSmoothPwmActive+0xc4>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d123      	bne.n	8001398 <vSmoothPwmActive+0x54>
	{
		u16SmoothPwmStepCount++;
 8001350:	4b2e      	ldr	r3, [pc, #184]	; (800140c <vSmoothPwmActive+0xc8>)
 8001352:	881b      	ldrh	r3, [r3, #0]
 8001354:	3301      	adds	r3, #1
 8001356:	b29a      	uxth	r2, r3
 8001358:	4b2c      	ldr	r3, [pc, #176]	; (800140c <vSmoothPwmActive+0xc8>)
 800135a:	801a      	strh	r2, [r3, #0]
		if(u16SmoothPwmStepCount>= u16SmoothPwmStep)
 800135c:	4b2b      	ldr	r3, [pc, #172]	; (800140c <vSmoothPwmActive+0xc8>)
 800135e:	881a      	ldrh	r2, [r3, #0]
 8001360:	4b2b      	ldr	r3, [pc, #172]	; (8001410 <vSmoothPwmActive+0xcc>)
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	429a      	cmp	r2, r3
 8001366:	d34b      	bcc.n	8001400 <vSmoothPwmActive+0xbc>
		{
			u16SmoothPwmStepCount = 0;
 8001368:	4b28      	ldr	r3, [pc, #160]	; (800140c <vSmoothPwmActive+0xc8>)
 800136a:	2200      	movs	r2, #0
 800136c:	801a      	strh	r2, [r3, #0]
			htim3.Instance->CCR1++;
 800136e:	4b29      	ldr	r3, [pc, #164]	; (8001414 <vSmoothPwmActive+0xd0>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001374:	3201      	adds	r2, #1
 8001376:	635a      	str	r2, [r3, #52]	; 0x34
			if(htim3.Instance->CCR1>= (uint32_t)u8DestPwmValue)
 8001378:	4b26      	ldr	r3, [pc, #152]	; (8001414 <vSmoothPwmActive+0xd0>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800137e:	4a26      	ldr	r2, [pc, #152]	; (8001418 <vSmoothPwmActive+0xd4>)
 8001380:	7812      	ldrb	r2, [r2, #0]
 8001382:	4293      	cmp	r3, r2
 8001384:	d33c      	bcc.n	8001400 <vSmoothPwmActive+0xbc>
			{
				htim3.Instance->CCR1 = (uint32_t)u8DestPwmValue;
 8001386:	4b24      	ldr	r3, [pc, #144]	; (8001418 <vSmoothPwmActive+0xd4>)
 8001388:	781a      	ldrb	r2, [r3, #0]
 800138a:	4b22      	ldr	r3, [pc, #136]	; (8001414 <vSmoothPwmActive+0xd0>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	635a      	str	r2, [r3, #52]	; 0x34
				u8SmoothPwmActive = PWM_NOP;
 8001390:	4b1d      	ldr	r3, [pc, #116]	; (8001408 <vSmoothPwmActive+0xc4>)
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
					u8SmoothPwmActive = PWM_NOP;
				}
			}
		}
	}
}
 8001396:	e033      	b.n	8001400 <vSmoothPwmActive+0xbc>
	else if(u8SmoothPwmActive == PWM_DEC)
 8001398:	4b1b      	ldr	r3, [pc, #108]	; (8001408 <vSmoothPwmActive+0xc4>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b02      	cmp	r3, #2
 800139e:	d12f      	bne.n	8001400 <vSmoothPwmActive+0xbc>
		u16SmoothPwmStepCount++;
 80013a0:	4b1a      	ldr	r3, [pc, #104]	; (800140c <vSmoothPwmActive+0xc8>)
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	3301      	adds	r3, #1
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	4b18      	ldr	r3, [pc, #96]	; (800140c <vSmoothPwmActive+0xc8>)
 80013aa:	801a      	strh	r2, [r3, #0]
		if(u16SmoothPwmStepCount>= u16SmoothPwmStep)
 80013ac:	4b17      	ldr	r3, [pc, #92]	; (800140c <vSmoothPwmActive+0xc8>)
 80013ae:	881a      	ldrh	r2, [r3, #0]
 80013b0:	4b17      	ldr	r3, [pc, #92]	; (8001410 <vSmoothPwmActive+0xcc>)
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d323      	bcc.n	8001400 <vSmoothPwmActive+0xbc>
			u16SmoothPwmStepCount = 0;
 80013b8:	4b14      	ldr	r3, [pc, #80]	; (800140c <vSmoothPwmActive+0xc8>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	801a      	strh	r2, [r3, #0]
			if(htim3.Instance->CCR1 <= 0)
 80013be:	4b15      	ldr	r3, [pc, #84]	; (8001414 <vSmoothPwmActive+0xd0>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d107      	bne.n	80013d8 <vSmoothPwmActive+0x94>
				htim3.Instance->CCR1 = 0;
 80013c8:	4b12      	ldr	r3, [pc, #72]	; (8001414 <vSmoothPwmActive+0xd0>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2200      	movs	r2, #0
 80013ce:	635a      	str	r2, [r3, #52]	; 0x34
				u8SmoothPwmActive = PWM_NOP;
 80013d0:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <vSmoothPwmActive+0xc4>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	701a      	strb	r2, [r3, #0]
}
 80013d6:	e013      	b.n	8001400 <vSmoothPwmActive+0xbc>
				htim3.Instance->CCR1--;
 80013d8:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <vSmoothPwmActive+0xd0>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013de:	3a01      	subs	r2, #1
 80013e0:	635a      	str	r2, [r3, #52]	; 0x34
				if(htim3.Instance->CCR1<= (uint32_t)u8DestPwmValue)
 80013e2:	4b0c      	ldr	r3, [pc, #48]	; (8001414 <vSmoothPwmActive+0xd0>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013e8:	4a0b      	ldr	r2, [pc, #44]	; (8001418 <vSmoothPwmActive+0xd4>)
 80013ea:	7812      	ldrb	r2, [r2, #0]
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d807      	bhi.n	8001400 <vSmoothPwmActive+0xbc>
					htim3.Instance->CCR1 = (uint32_t)u8DestPwmValue;
 80013f0:	4b09      	ldr	r3, [pc, #36]	; (8001418 <vSmoothPwmActive+0xd4>)
 80013f2:	781a      	ldrb	r2, [r3, #0]
 80013f4:	4b07      	ldr	r3, [pc, #28]	; (8001414 <vSmoothPwmActive+0xd0>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	635a      	str	r2, [r3, #52]	; 0x34
					u8SmoothPwmActive = PWM_NOP;
 80013fa:	4b03      	ldr	r3, [pc, #12]	; (8001408 <vSmoothPwmActive+0xc4>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	701a      	strb	r2, [r3, #0]
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr
 8001408:	20000509 	.word	0x20000509
 800140c:	200005d4 	.word	0x200005d4
 8001410:	20000506 	.word	0x20000506
 8001414:	2000028c 	.word	0x2000028c
 8001418:	200005da 	.word	0x200005da

0800141c <PHY_u8SimInit>:
 * @pre
 * @post
 * @return
 */
uint8_t PHY_u8SimInit()
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001422:	f107 0308 	add.w	r3, r7, #8
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	609a      	str	r2, [r3, #8]
 800142e:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001430:	4b12      	ldr	r3, [pc, #72]	; (800147c <PHY_u8SimInit+0x60>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	4a11      	ldr	r2, [pc, #68]	; (800147c <PHY_u8SimInit+0x60>)
 8001436:	f043 0304 	orr.w	r3, r3, #4
 800143a:	6193      	str	r3, [r2, #24]
 800143c:	4b0f      	ldr	r3, [pc, #60]	; (800147c <PHY_u8SimInit+0x60>)
 800143e:	699b      	ldr	r3, [r3, #24]
 8001440:	f003 0304 	and.w	r3, r3, #4
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	687b      	ldr	r3, [r7, #4]

	HAL_GPIO_WritePin(SIM_KEY_GPIO_Port, SIM_KEY_Pin, GPIO_PIN_RESET);
 8001448:	2200      	movs	r2, #0
 800144a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800144e:	480c      	ldr	r0, [pc, #48]	; (8001480 <PHY_u8SimInit+0x64>)
 8001450:	f001 fd8d 	bl	8002f6e <HAL_GPIO_WritePin>

	/*Configure GPIO pin : SIM_KEY_Pin */
	GPIO_InitStruct.Pin = SIM_KEY_Pin;
 8001454:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001458:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145a:	2301      	movs	r3, #1
 800145c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800145e:	2301      	movs	r3, #1
 8001460:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001462:	2301      	movs	r3, #1
 8001464:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(SIM_KEY_GPIO_Port, &GPIO_InitStruct);
 8001466:	f107 0308 	add.w	r3, r7, #8
 800146a:	4619      	mov	r1, r3
 800146c:	4804      	ldr	r0, [pc, #16]	; (8001480 <PHY_u8SimInit+0x64>)
 800146e:	f001 fbe3 	bl	8002c38 <HAL_GPIO_Init>

	return HAL_OK;
 8001472:	2300      	movs	r3, #0
}
 8001474:	4618      	mov	r0, r3
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40021000 	.word	0x40021000
 8001480:	40010800 	.word	0x40010800

08001484 <PHY_vOffSim>:
 *
 * @pre
 * @post
 */
void PHY_vOffSim()
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SIM_KEY_GPIO_Port, SIM_KEY_Pin, GPIO_PIN_RESET);
 8001488:	2200      	movs	r2, #0
 800148a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800148e:	4804      	ldr	r0, [pc, #16]	; (80014a0 <PHY_vOffSim+0x1c>)
 8001490:	f001 fd6d 	bl	8002f6e <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8001494:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001498:	f000 fbea 	bl	8001c70 <HAL_Delay>
}
 800149c:	bf00      	nop
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	40010800 	.word	0x40010800

080014a4 <PHY_vStorageSchedulerData>:
 * @pre
 * @post
 * @param pstSchedulerData
 */
void PHY_vStorageSchedulerData(Scheduler_DataTypeDef* pstSchedulerData)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08a      	sub	sp, #40	; 0x28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
	volatile HAL_StatusTypeDef status;
	FLASH_EraseInitTypeDef EraseInitStruct;
	volatile uint32_t u32Temp = 0x00000000;
 80014ac:	2300      	movs	r3, #0
 80014ae:	613b      	str	r3, [r7, #16]
	volatile uint32_t u32Addr = START_OF_FLASH;
 80014b0:	4b9e      	ldr	r3, [pc, #632]	; (800172c <PHY_vStorageSchedulerData+0x288>)
 80014b2:	60fb      	str	r3, [r7, #12]
	uint32_t u32PageError;
	uint8_t u8LoopDay, u8LoopSlot;
	HAL_FLASH_Unlock();
 80014b4:	f001 fa04 	bl	80028c0 <HAL_FLASH_Unlock>
	HAL_FLASH_OB_Unlock();
 80014b8:	f001 fa38 	bl	800292c <HAL_FLASH_OB_Unlock>
	PHY_u8Led1On();
 80014bc:	f7ff fd1a 	bl	8000ef4 <PHY_u8Led1On>
	//
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]
	EraseInitStruct.PageAddress = START_OF_FLASH;
 80014c4:	4b99      	ldr	r3, [pc, #612]	; (800172c <PHY_vStorageSchedulerData+0x288>)
 80014c6:	61fb      	str	r3, [r7, #28]
	EraseInitStruct.NbPages = 2; // 1 page = 1KB
 80014c8:	2302      	movs	r3, #2
 80014ca:	623b      	str	r3, [r7, #32]
	status = HAL_FLASHEx_Erase(&EraseInitStruct, &u32PageError);
 80014cc:	f107 0208 	add.w	r2, r7, #8
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	4611      	mov	r1, r2
 80014d6:	4618      	mov	r0, r3
 80014d8:	f001 fb06 	bl	8002ae8 <HAL_FLASHEx_Erase>
 80014dc:	4603      	mov	r3, r0
 80014de:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	//
	pstSchedulerData->u8Temp1 = 0x11;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2211      	movs	r2, #17
 80014e6:	701a      	strb	r2, [r3, #0]
	u32Temp = (uint32_t)pstSchedulerData->u8Temp1;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	613b      	str	r3, [r7, #16]
	status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, START_OF_FLASH, u32Temp);
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	461a      	mov	r2, r3
 80014f2:	f04f 0300 	mov.w	r3, #0
 80014f6:	498d      	ldr	r1, [pc, #564]	; (800172c <PHY_vStorageSchedulerData+0x288>)
 80014f8:	2002      	movs	r0, #2
 80014fa:	f001 f971 	bl	80027e0 <HAL_FLASH_Program>
 80014fe:	4603      	mov	r3, r0
 8001500:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	u32Addr+=4;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	3304      	adds	r3, #4
 8001508:	60fb      	str	r3, [r7, #12]
	pstSchedulerData->u8Temp2 = 0x22;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2222      	movs	r2, #34	; 0x22
 800150e:	705a      	strb	r2, [r3, #1]
	u32Temp = (uint32_t)pstSchedulerData->u8Temp2;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	785b      	ldrb	r3, [r3, #1]
 8001514:	613b      	str	r3, [r7, #16]
	status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, START_OF_FLASH+4, u32Temp);
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	461a      	mov	r2, r3
 800151a:	f04f 0300 	mov.w	r3, #0
 800151e:	4984      	ldr	r1, [pc, #528]	; (8001730 <PHY_vStorageSchedulerData+0x28c>)
 8001520:	2002      	movs	r0, #2
 8001522:	f001 f95d 	bl	80027e0 <HAL_FLASH_Program>
 8001526:	4603      	mov	r3, r0
 8001528:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	u32Addr+=4;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	3304      	adds	r3, #4
 8001530:	60fb      	str	r3, [r7, #12]
	pstSchedulerData->u8Temp3 = 0x33;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2233      	movs	r2, #51	; 0x33
 8001536:	709a      	strb	r2, [r3, #2]
	u32Temp = (uint32_t)pstSchedulerData->u8Temp3;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	789b      	ldrb	r3, [r3, #2]
 800153c:	613b      	str	r3, [r7, #16]
	status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, START_OF_FLASH+8, u32Temp);
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	461a      	mov	r2, r3
 8001542:	f04f 0300 	mov.w	r3, #0
 8001546:	497b      	ldr	r1, [pc, #492]	; (8001734 <PHY_vStorageSchedulerData+0x290>)
 8001548:	2002      	movs	r0, #2
 800154a:	f001 f949 	bl	80027e0 <HAL_FLASH_Program>
 800154e:	4603      	mov	r3, r0
 8001550:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	//

	for(u8LoopDay = 0; u8LoopDay < DAY_OF_WEEK; u8LoopDay++)
 8001554:	2300      	movs	r3, #0
 8001556:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800155a:	e0d2      	b.n	8001702 <PHY_vStorageSchedulerData+0x25e>
	{
		//
		u32Addr +=4;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	3304      	adds	r3, #4
 8001560:	60fb      	str	r3, [r7, #12]
		u32Temp = (uint32_t)pstSchedulerData->stSchedulerDataSlot[u8LoopDay].u8DayOfWeek;
 8001562:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001566:	6879      	ldr	r1, [r7, #4]
 8001568:	4613      	mov	r3, r2
 800156a:	011b      	lsls	r3, r3, #4
 800156c:	4413      	add	r3, r2
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	440b      	add	r3, r1
 8001572:	3303      	adds	r3, #3
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	613b      	str	r3, [r7, #16]
		status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, u32Addr, u32Temp);
 8001578:	68f9      	ldr	r1, [r7, #12]
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	461a      	mov	r2, r3
 800157e:	f04f 0300 	mov.w	r3, #0
 8001582:	2002      	movs	r0, #2
 8001584:	f001 f92c 	bl	80027e0 <HAL_FLASH_Program>
 8001588:	4603      	mov	r3, r0
 800158a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		u32Addr+=4;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	3304      	adds	r3, #4
 8001592:	60fb      	str	r3, [r7, #12]
		u32Temp = (uint32_t)pstSchedulerData->stSchedulerDataSlot[u8LoopDay].u8Day;
 8001594:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001598:	6879      	ldr	r1, [r7, #4]
 800159a:	4613      	mov	r3, r2
 800159c:	011b      	lsls	r3, r3, #4
 800159e:	4413      	add	r3, r2
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	440b      	add	r3, r1
 80015a4:	3304      	adds	r3, #4
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	613b      	str	r3, [r7, #16]
		status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, u32Addr, u32Temp);
 80015aa:	68f9      	ldr	r1, [r7, #12]
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	461a      	mov	r2, r3
 80015b0:	f04f 0300 	mov.w	r3, #0
 80015b4:	2002      	movs	r0, #2
 80015b6:	f001 f913 	bl	80027e0 <HAL_FLASH_Program>
 80015ba:	4603      	mov	r3, r0
 80015bc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		u32Addr+=4;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	3304      	adds	r3, #4
 80015c4:	60fb      	str	r3, [r7, #12]
		u32Temp = (uint32_t)pstSchedulerData->stSchedulerDataSlot[u8LoopDay].u8Month;
 80015c6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	4613      	mov	r3, r2
 80015ce:	011b      	lsls	r3, r3, #4
 80015d0:	4413      	add	r3, r2
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	440b      	add	r3, r1
 80015d6:	3305      	adds	r3, #5
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	613b      	str	r3, [r7, #16]
		status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, u32Addr, u32Temp);
 80015dc:	68f9      	ldr	r1, [r7, #12]
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	461a      	mov	r2, r3
 80015e2:	f04f 0300 	mov.w	r3, #0
 80015e6:	2002      	movs	r0, #2
 80015e8:	f001 f8fa 	bl	80027e0 <HAL_FLASH_Program>
 80015ec:	4603      	mov	r3, r0
 80015ee:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		u32Addr+=4;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	3304      	adds	r3, #4
 80015f6:	60fb      	str	r3, [r7, #12]
		u32Temp = (uint32_t)pstSchedulerData->stSchedulerDataSlot[u8LoopDay].u8Year;
 80015f8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80015fc:	6879      	ldr	r1, [r7, #4]
 80015fe:	4613      	mov	r3, r2
 8001600:	011b      	lsls	r3, r3, #4
 8001602:	4413      	add	r3, r2
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	440b      	add	r3, r1
 8001608:	3306      	adds	r3, #6
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	613b      	str	r3, [r7, #16]
		status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, u32Addr, u32Temp);
 800160e:	68f9      	ldr	r1, [r7, #12]
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	461a      	mov	r2, r3
 8001614:	f04f 0300 	mov.w	r3, #0
 8001618:	2002      	movs	r0, #2
 800161a:	f001 f8e1 	bl	80027e0 <HAL_FLASH_Program>
 800161e:	4603      	mov	r3, r0
 8001620:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		//
		for(u8LoopSlot = 0; u8LoopSlot < MAX_OF_SLOT; u8LoopSlot++)
 8001624:	2300      	movs	r3, #0
 8001626:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800162a:	e061      	b.n	80016f0 <PHY_vStorageSchedulerData+0x24c>
		{
			u32Addr+=4;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	3304      	adds	r3, #4
 8001630:	60fb      	str	r3, [r7, #12]
			u32Temp = (uint32_t)pstSchedulerData->stSchedulerDataSlot[u8LoopDay].stSchedulerValue[u8LoopSlot].u8Hour;
 8001632:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8001636:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	461a      	mov	r2, r3
 800163e:	0052      	lsls	r2, r2, #1
 8001640:	441a      	add	r2, r3
 8001642:	460b      	mov	r3, r1
 8001644:	011b      	lsls	r3, r3, #4
 8001646:	440b      	add	r3, r1
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	4413      	add	r3, r2
 800164c:	4403      	add	r3, r0
 800164e:	3307      	adds	r3, #7
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	613b      	str	r3, [r7, #16]
			status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, u32Addr, u32Temp);
 8001654:	68f9      	ldr	r1, [r7, #12]
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	461a      	mov	r2, r3
 800165a:	f04f 0300 	mov.w	r3, #0
 800165e:	2002      	movs	r0, #2
 8001660:	f001 f8be 	bl	80027e0 <HAL_FLASH_Program>
 8001664:	4603      	mov	r3, r0
 8001666:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			u32Addr+=4;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	3304      	adds	r3, #4
 800166e:	60fb      	str	r3, [r7, #12]
			u32Temp = (uint32_t)pstSchedulerData->stSchedulerDataSlot[u8LoopDay].stSchedulerValue[u8LoopSlot].u8Minute;
 8001670:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8001674:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	461a      	mov	r2, r3
 800167c:	0052      	lsls	r2, r2, #1
 800167e:	441a      	add	r2, r3
 8001680:	460b      	mov	r3, r1
 8001682:	011b      	lsls	r3, r3, #4
 8001684:	440b      	add	r3, r1
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	4413      	add	r3, r2
 800168a:	4403      	add	r3, r0
 800168c:	3308      	adds	r3, #8
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	613b      	str	r3, [r7, #16]
			status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, u32Addr, u32Temp);
 8001692:	68f9      	ldr	r1, [r7, #12]
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	461a      	mov	r2, r3
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	2002      	movs	r0, #2
 800169e:	f001 f89f 	bl	80027e0 <HAL_FLASH_Program>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			u32Addr+=4;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	3304      	adds	r3, #4
 80016ac:	60fb      	str	r3, [r7, #12]
			u32Temp = (uint32_t)pstSchedulerData->stSchedulerDataSlot[u8LoopDay].stSchedulerValue[u8LoopSlot].u8Value;
 80016ae:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 80016b2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	461a      	mov	r2, r3
 80016ba:	0052      	lsls	r2, r2, #1
 80016bc:	441a      	add	r2, r3
 80016be:	460b      	mov	r3, r1
 80016c0:	011b      	lsls	r3, r3, #4
 80016c2:	440b      	add	r3, r1
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	4413      	add	r3, r2
 80016c8:	4403      	add	r3, r0
 80016ca:	3309      	adds	r3, #9
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	613b      	str	r3, [r7, #16]
			status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, u32Addr, u32Temp);
 80016d0:	68f9      	ldr	r1, [r7, #12]
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	461a      	mov	r2, r3
 80016d6:	f04f 0300 	mov.w	r3, #0
 80016da:	2002      	movs	r0, #2
 80016dc:	f001 f880 	bl	80027e0 <HAL_FLASH_Program>
 80016e0:	4603      	mov	r3, r0
 80016e2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		for(u8LoopSlot = 0; u8LoopSlot < MAX_OF_SLOT; u8LoopSlot++)
 80016e6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80016ea:	3301      	adds	r3, #1
 80016ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80016f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80016f4:	2b09      	cmp	r3, #9
 80016f6:	d999      	bls.n	800162c <PHY_vStorageSchedulerData+0x188>
	for(u8LoopDay = 0; u8LoopDay < DAY_OF_WEEK; u8LoopDay++)
 80016f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016fc:	3301      	adds	r3, #1
 80016fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001702:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001706:	2b06      	cmp	r3, #6
 8001708:	f67f af28 	bls.w	800155c <PHY_vStorageSchedulerData+0xb8>
		}
	}

	if(status == HAL_OK)
 800170c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001710:	b2db      	uxtb	r3, r3
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <PHY_vStorageSchedulerData+0x276>
		PHY_u8Led1Off();
 8001716:	f7ff fbf9 	bl	8000f0c <PHY_u8Led1Off>
	HAL_FLASH_OB_Lock();
 800171a:	f001 f923 	bl	8002964 <HAL_FLASH_OB_Lock>
	HAL_FLASH_Lock();
 800171e:	f001 f8f5 	bl	800290c <HAL_FLASH_Lock>
}
 8001722:	bf00      	nop
 8001724:	3728      	adds	r7, #40	; 0x28
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	0800f000 	.word	0x0800f000
 8001730:	0800f004 	.word	0x0800f004
 8001734:	0800f008 	.word	0x0800f008

08001738 <RTC_u8Init>:
 * @pre
 * @post
 * @return
 */
uint8_t RTC_u8Init()
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
	return PHY_u8RtcInit();
 800173c:	f7ff fc0a 	bl	8000f54 <PHY_u8RtcInit>
 8001740:	4603      	mov	r3, r0
}
 8001742:	4618      	mov	r0, r3
 8001744:	bd80      	pop	{r7, pc}

08001746 <RTC_vGetDateTime>:
 * @pre
 * @post
 * @param hRTC_DateTime
 */
void RTC_vGetDateTime(RTC_DateTimeTypedef* hRTC_DateTime)
{
 8001746:	b580      	push	{r7, lr}
 8001748:	b082      	sub	sp, #8
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
	PHY_vGetDateTime(hRTC_DateTime);
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f7ff fc4c 	bl	8000fec <PHY_vGetDateTime>
}
 8001754:	bf00      	nop
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}

0800175c <SIM_u8SimInit>:
 * @pre
 * @post
 * @return
 */
uint8_t SIM_u8SimInit()
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
	return PHY_u8SimInit();
 8001760:	f7ff fe5c 	bl	800141c <PHY_u8SimInit>
 8001764:	4603      	mov	r3, r0
}
 8001766:	4618      	mov	r0, r3
 8001768:	bd80      	pop	{r7, pc}

0800176a <SIM_vOffSim>:
 *
 * @pre
 * @post
 */
void SIM_vOffSim()
{
 800176a:	b580      	push	{r7, lr}
 800176c:	af00      	add	r7, sp, #0
	PHY_vOffSim();
 800176e:	f7ff fe89 	bl	8001484 <PHY_vOffSim>
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800177e:	4b15      	ldr	r3, [pc, #84]	; (80017d4 <HAL_MspInit+0x5c>)
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	4a14      	ldr	r2, [pc, #80]	; (80017d4 <HAL_MspInit+0x5c>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	6193      	str	r3, [r2, #24]
 800178a:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <HAL_MspInit+0x5c>)
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	60bb      	str	r3, [r7, #8]
 8001794:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001796:	4b0f      	ldr	r3, [pc, #60]	; (80017d4 <HAL_MspInit+0x5c>)
 8001798:	69db      	ldr	r3, [r3, #28]
 800179a:	4a0e      	ldr	r2, [pc, #56]	; (80017d4 <HAL_MspInit+0x5c>)
 800179c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017a0:	61d3      	str	r3, [r2, #28]
 80017a2:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <HAL_MspInit+0x5c>)
 80017a4:	69db      	ldr	r3, [r3, #28]
 80017a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017aa:	607b      	str	r3, [r7, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017ae:	4b0a      	ldr	r3, [pc, #40]	; (80017d8 <HAL_MspInit+0x60>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	4a04      	ldr	r2, [pc, #16]	; (80017d8 <HAL_MspInit+0x60>)
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ca:	bf00      	nop
 80017cc:	3714      	adds	r7, #20
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr
 80017d4:	40021000 	.word	0x40021000
 80017d8:	40010000 	.word	0x40010000

080017dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b088      	sub	sp, #32
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e4:	f107 0310 	add.w	r3, r7, #16
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a14      	ldr	r2, [pc, #80]	; (8001848 <HAL_ADC_MspInit+0x6c>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d121      	bne.n	8001840 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017fc:	4b13      	ldr	r3, [pc, #76]	; (800184c <HAL_ADC_MspInit+0x70>)
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	4a12      	ldr	r2, [pc, #72]	; (800184c <HAL_ADC_MspInit+0x70>)
 8001802:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001806:	6193      	str	r3, [r2, #24]
 8001808:	4b10      	ldr	r3, [pc, #64]	; (800184c <HAL_ADC_MspInit+0x70>)
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001814:	4b0d      	ldr	r3, [pc, #52]	; (800184c <HAL_ADC_MspInit+0x70>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	4a0c      	ldr	r2, [pc, #48]	; (800184c <HAL_ADC_MspInit+0x70>)
 800181a:	f043 0304 	orr.w	r3, r3, #4
 800181e:	6193      	str	r3, [r2, #24]
 8001820:	4b0a      	ldr	r3, [pc, #40]	; (800184c <HAL_ADC_MspInit+0x70>)
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	f003 0304 	and.w	r3, r3, #4
 8001828:	60bb      	str	r3, [r7, #8]
 800182a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800182c:	2301      	movs	r3, #1
 800182e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001830:	2303      	movs	r3, #3
 8001832:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001834:	f107 0310 	add.w	r3, r7, #16
 8001838:	4619      	mov	r1, r3
 800183a:	4805      	ldr	r0, [pc, #20]	; (8001850 <HAL_ADC_MspInit+0x74>)
 800183c:	f001 f9fc 	bl	8002c38 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001840:	bf00      	nop
 8001842:	3720      	adds	r7, #32
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40012400 	.word	0x40012400
 800184c:	40021000 	.word	0x40021000
 8001850:	40010800 	.word	0x40010800

08001854 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a0b      	ldr	r2, [pc, #44]	; (8001890 <HAL_RTC_MspInit+0x3c>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d110      	bne.n	8001888 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001866:	f001 fbb3 	bl	8002fd0 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800186a:	4b0a      	ldr	r3, [pc, #40]	; (8001894 <HAL_RTC_MspInit+0x40>)
 800186c:	69db      	ldr	r3, [r3, #28]
 800186e:	4a09      	ldr	r2, [pc, #36]	; (8001894 <HAL_RTC_MspInit+0x40>)
 8001870:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001874:	61d3      	str	r3, [r2, #28]
 8001876:	4b07      	ldr	r3, [pc, #28]	; (8001894 <HAL_RTC_MspInit+0x40>)
 8001878:	69db      	ldr	r3, [r3, #28]
 800187a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001882:	4b05      	ldr	r3, [pc, #20]	; (8001898 <HAL_RTC_MspInit+0x44>)
 8001884:	2201      	movs	r2, #1
 8001886:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001888:	bf00      	nop
 800188a:	3710      	adds	r7, #16
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40002800 	.word	0x40002800
 8001894:	40021000 	.word	0x40021000
 8001898:	4242043c 	.word	0x4242043c

0800189c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018ac:	d114      	bne.n	80018d8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018ae:	4b15      	ldr	r3, [pc, #84]	; (8001904 <HAL_TIM_Base_MspInit+0x68>)
 80018b0:	69db      	ldr	r3, [r3, #28]
 80018b2:	4a14      	ldr	r2, [pc, #80]	; (8001904 <HAL_TIM_Base_MspInit+0x68>)
 80018b4:	f043 0301 	orr.w	r3, r3, #1
 80018b8:	61d3      	str	r3, [r2, #28]
 80018ba:	4b12      	ldr	r3, [pc, #72]	; (8001904 <HAL_TIM_Base_MspInit+0x68>)
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018c6:	2200      	movs	r2, #0
 80018c8:	2100      	movs	r1, #0
 80018ca:	201c      	movs	r0, #28
 80018cc:	f000 fedb 	bl	8002686 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018d0:	201c      	movs	r0, #28
 80018d2:	f000 fef4 	bl	80026be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80018d6:	e010      	b.n	80018fa <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a0a      	ldr	r2, [pc, #40]	; (8001908 <HAL_TIM_Base_MspInit+0x6c>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d10b      	bne.n	80018fa <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018e2:	4b08      	ldr	r3, [pc, #32]	; (8001904 <HAL_TIM_Base_MspInit+0x68>)
 80018e4:	69db      	ldr	r3, [r3, #28]
 80018e6:	4a07      	ldr	r2, [pc, #28]	; (8001904 <HAL_TIM_Base_MspInit+0x68>)
 80018e8:	f043 0302 	orr.w	r3, r3, #2
 80018ec:	61d3      	str	r3, [r2, #28]
 80018ee:	4b05      	ldr	r3, [pc, #20]	; (8001904 <HAL_TIM_Base_MspInit+0x68>)
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	60bb      	str	r3, [r7, #8]
 80018f8:	68bb      	ldr	r3, [r7, #8]
}
 80018fa:	bf00      	nop
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40021000 	.word	0x40021000
 8001908:	40000400 	.word	0x40000400

0800190c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b088      	sub	sp, #32
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001914:	f107 030c 	add.w	r3, r7, #12
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a18      	ldr	r2, [pc, #96]	; (8001988 <HAL_TIM_MspPostInit+0x7c>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d129      	bne.n	8001980 <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800192c:	4b17      	ldr	r3, [pc, #92]	; (800198c <HAL_TIM_MspPostInit+0x80>)
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	4a16      	ldr	r2, [pc, #88]	; (800198c <HAL_TIM_MspPostInit+0x80>)
 8001932:	f043 0308 	orr.w	r3, r3, #8
 8001936:	6193      	str	r3, [r2, #24]
 8001938:	4b14      	ldr	r3, [pc, #80]	; (800198c <HAL_TIM_MspPostInit+0x80>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	f003 0308 	and.w	r3, r3, #8
 8001940:	60bb      	str	r3, [r7, #8]
 8001942:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001944:	2310      	movs	r3, #16
 8001946:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001948:	2302      	movs	r3, #2
 800194a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194c:	2302      	movs	r3, #2
 800194e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001950:	f107 030c 	add.w	r3, r7, #12
 8001954:	4619      	mov	r1, r3
 8001956:	480e      	ldr	r0, [pc, #56]	; (8001990 <HAL_TIM_MspPostInit+0x84>)
 8001958:	f001 f96e 	bl	8002c38 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 800195c:	4b0d      	ldr	r3, [pc, #52]	; (8001994 <HAL_TIM_MspPostInit+0x88>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	61fb      	str	r3, [r7, #28]
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001968:	61fb      	str	r3, [r7, #28]
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001970:	61fb      	str	r3, [r7, #28]
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001978:	61fb      	str	r3, [r7, #28]
 800197a:	4a06      	ldr	r2, [pc, #24]	; (8001994 <HAL_TIM_MspPostInit+0x88>)
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001980:	bf00      	nop
 8001982:	3720      	adds	r7, #32
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40000400 	.word	0x40000400
 800198c:	40021000 	.word	0x40021000
 8001990:	40010c00 	.word	0x40010c00
 8001994:	40010000 	.word	0x40010000

08001998 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b08a      	sub	sp, #40	; 0x28
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a0:	f107 0318 	add.w	r3, r7, #24
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a40      	ldr	r2, [pc, #256]	; (8001ab4 <HAL_UART_MspInit+0x11c>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d13a      	bne.n	8001a2e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019b8:	4b3f      	ldr	r3, [pc, #252]	; (8001ab8 <HAL_UART_MspInit+0x120>)
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	4a3e      	ldr	r2, [pc, #248]	; (8001ab8 <HAL_UART_MspInit+0x120>)
 80019be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019c2:	6193      	str	r3, [r2, #24]
 80019c4:	4b3c      	ldr	r3, [pc, #240]	; (8001ab8 <HAL_UART_MspInit+0x120>)
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019cc:	617b      	str	r3, [r7, #20]
 80019ce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d0:	4b39      	ldr	r3, [pc, #228]	; (8001ab8 <HAL_UART_MspInit+0x120>)
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	4a38      	ldr	r2, [pc, #224]	; (8001ab8 <HAL_UART_MspInit+0x120>)
 80019d6:	f043 0304 	orr.w	r3, r3, #4
 80019da:	6193      	str	r3, [r2, #24]
 80019dc:	4b36      	ldr	r3, [pc, #216]	; (8001ab8 <HAL_UART_MspInit+0x120>)
 80019de:	699b      	ldr	r3, [r3, #24]
 80019e0:	f003 0304 	and.w	r3, r3, #4
 80019e4:	613b      	str	r3, [r7, #16]
 80019e6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ee:	2302      	movs	r3, #2
 80019f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019f2:	2303      	movs	r3, #3
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f6:	f107 0318 	add.w	r3, r7, #24
 80019fa:	4619      	mov	r1, r3
 80019fc:	482f      	ldr	r0, [pc, #188]	; (8001abc <HAL_UART_MspInit+0x124>)
 80019fe:	f001 f91b 	bl	8002c38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a10:	f107 0318 	add.w	r3, r7, #24
 8001a14:	4619      	mov	r1, r3
 8001a16:	4829      	ldr	r0, [pc, #164]	; (8001abc <HAL_UART_MspInit+0x124>)
 8001a18:	f001 f90e 	bl	8002c38 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	2100      	movs	r1, #0
 8001a20:	2025      	movs	r0, #37	; 0x25
 8001a22:	f000 fe30 	bl	8002686 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a26:	2025      	movs	r0, #37	; 0x25
 8001a28:	f000 fe49 	bl	80026be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a2c:	e03e      	b.n	8001aac <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART3)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a23      	ldr	r2, [pc, #140]	; (8001ac0 <HAL_UART_MspInit+0x128>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d139      	bne.n	8001aac <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a38:	4b1f      	ldr	r3, [pc, #124]	; (8001ab8 <HAL_UART_MspInit+0x120>)
 8001a3a:	69db      	ldr	r3, [r3, #28]
 8001a3c:	4a1e      	ldr	r2, [pc, #120]	; (8001ab8 <HAL_UART_MspInit+0x120>)
 8001a3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a42:	61d3      	str	r3, [r2, #28]
 8001a44:	4b1c      	ldr	r3, [pc, #112]	; (8001ab8 <HAL_UART_MspInit+0x120>)
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a50:	4b19      	ldr	r3, [pc, #100]	; (8001ab8 <HAL_UART_MspInit+0x120>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	4a18      	ldr	r2, [pc, #96]	; (8001ab8 <HAL_UART_MspInit+0x120>)
 8001a56:	f043 0308 	orr.w	r3, r3, #8
 8001a5a:	6193      	str	r3, [r2, #24]
 8001a5c:	4b16      	ldr	r3, [pc, #88]	; (8001ab8 <HAL_UART_MspInit+0x120>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	f003 0308 	and.w	r3, r3, #8
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6e:	2302      	movs	r3, #2
 8001a70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a72:	2303      	movs	r3, #3
 8001a74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a76:	f107 0318 	add.w	r3, r7, #24
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4811      	ldr	r0, [pc, #68]	; (8001ac4 <HAL_UART_MspInit+0x12c>)
 8001a7e:	f001 f8db 	bl	8002c38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001a82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a90:	f107 0318 	add.w	r3, r7, #24
 8001a94:	4619      	mov	r1, r3
 8001a96:	480b      	ldr	r0, [pc, #44]	; (8001ac4 <HAL_UART_MspInit+0x12c>)
 8001a98:	f001 f8ce 	bl	8002c38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	2027      	movs	r0, #39	; 0x27
 8001aa2:	f000 fdf0 	bl	8002686 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001aa6:	2027      	movs	r0, #39	; 0x27
 8001aa8:	f000 fe09 	bl	80026be <HAL_NVIC_EnableIRQ>
}
 8001aac:	bf00      	nop
 8001aae:	3728      	adds	r7, #40	; 0x28
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40013800 	.word	0x40013800
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40010800 	.word	0x40010800
 8001ac0:	40004800 	.word	0x40004800
 8001ac4:	40010c00 	.word	0x40010c00

08001ac8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001acc:	e7fe      	b.n	8001acc <NMI_Handler+0x4>

08001ace <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ad2:	e7fe      	b.n	8001ad2 <HardFault_Handler+0x4>

08001ad4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad8:	e7fe      	b.n	8001ad8 <MemManage_Handler+0x4>

08001ada <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ada:	b480      	push	{r7}
 8001adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ade:	e7fe      	b.n	8001ade <BusFault_Handler+0x4>

08001ae0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ae4:	e7fe      	b.n	8001ae4 <UsageFault_Handler+0x4>

08001ae6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr

08001af2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001af2:	b480      	push	{r7}
 8001af4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr

08001afe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr

08001b0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b0e:	f000 f893 	bl	8001c38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
	...

08001b18 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b1c:	4802      	ldr	r0, [pc, #8]	; (8001b28 <TIM2_IRQHandler+0x10>)
 8001b1e:	f002 ff45 	bl	80049ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	200003c0 	.word	0x200003c0

08001b2c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b30:	4802      	ldr	r0, [pc, #8]	; (8001b3c <USART1_IRQHandler+0x10>)
 8001b32:	f003 fde3 	bl	80056fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	2000030c 	.word	0x2000030c

08001b40 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b44:	4802      	ldr	r0, [pc, #8]	; (8001b50 <USART3_IRQHandler+0x10>)
 8001b46:	f003 fdd9 	bl	80056fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000244 	.word	0x20000244

08001b54 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bc80      	pop	{r7}
 8001b5e:	4770      	bx	lr

08001b60 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001b60:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001b62:	e003      	b.n	8001b6c <LoopCopyDataInit>

08001b64 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001b64:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001b66:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001b68:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001b6a:	3104      	adds	r1, #4

08001b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001b6c:	480a      	ldr	r0, [pc, #40]	; (8001b98 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001b6e:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001b70:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001b72:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001b74:	d3f6      	bcc.n	8001b64 <CopyDataInit>
  ldr r2, =_sbss
 8001b76:	4a0a      	ldr	r2, [pc, #40]	; (8001ba0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001b78:	e002      	b.n	8001b80 <LoopFillZerobss>

08001b7a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001b7a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001b7c:	f842 3b04 	str.w	r3, [r2], #4

08001b80 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001b80:	4b08      	ldr	r3, [pc, #32]	; (8001ba4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001b82:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001b84:	d3f9      	bcc.n	8001b7a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b86:	f7ff ffe5 	bl	8001b54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b8a:	f004 f86f 	bl	8005c6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b8e:	f7fe fdc3 	bl	8000718 <main>
  bx lr
 8001b92:	4770      	bx	lr
  ldr r3, =_sidata
 8001b94:	08005d4c 	.word	0x08005d4c
  ldr r0, =_sdata
 8001b98:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001b9c:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001ba0:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8001ba4:	20000608 	.word	0x20000608

08001ba8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ba8:	e7fe      	b.n	8001ba8 <ADC1_2_IRQHandler>
	...

08001bac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bb0:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <HAL_Init+0x28>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a07      	ldr	r2, [pc, #28]	; (8001bd4 <HAL_Init+0x28>)
 8001bb6:	f043 0310 	orr.w	r3, r3, #16
 8001bba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bbc:	2003      	movs	r0, #3
 8001bbe:	f000 fd57 	bl	8002670 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bc2:	2000      	movs	r0, #0
 8001bc4:	f000 f808 	bl	8001bd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bc8:	f7ff fdd6 	bl	8001778 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40022000 	.word	0x40022000

08001bd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001be0:	4b12      	ldr	r3, [pc, #72]	; (8001c2c <HAL_InitTick+0x54>)
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	4b12      	ldr	r3, [pc, #72]	; (8001c30 <HAL_InitTick+0x58>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	4619      	mov	r1, r3
 8001bea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f000 fd6f 	bl	80026da <HAL_SYSTICK_Config>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e00e      	b.n	8001c24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2b0f      	cmp	r3, #15
 8001c0a:	d80a      	bhi.n	8001c22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	6879      	ldr	r1, [r7, #4]
 8001c10:	f04f 30ff 	mov.w	r0, #4294967295
 8001c14:	f000 fd37 	bl	8002686 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c18:	4a06      	ldr	r2, [pc, #24]	; (8001c34 <HAL_InitTick+0x5c>)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	e000      	b.n	8001c24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3708      	adds	r7, #8
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20000000 	.word	0x20000000
 8001c30:	20000008 	.word	0x20000008
 8001c34:	20000004 	.word	0x20000004

08001c38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c3c:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <HAL_IncTick+0x1c>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	461a      	mov	r2, r3
 8001c42:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <HAL_IncTick+0x20>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4413      	add	r3, r2
 8001c48:	4a03      	ldr	r2, [pc, #12]	; (8001c58 <HAL_IncTick+0x20>)
 8001c4a:	6013      	str	r3, [r2, #0]
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bc80      	pop	{r7}
 8001c52:	4770      	bx	lr
 8001c54:	20000008 	.word	0x20000008
 8001c58:	200005e0 	.word	0x200005e0

08001c5c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c60:	4b02      	ldr	r3, [pc, #8]	; (8001c6c <HAL_GetTick+0x10>)
 8001c62:	681b      	ldr	r3, [r3, #0]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bc80      	pop	{r7}
 8001c6a:	4770      	bx	lr
 8001c6c:	200005e0 	.word	0x200005e0

08001c70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c78:	f7ff fff0 	bl	8001c5c <HAL_GetTick>
 8001c7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c88:	d005      	beq.n	8001c96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c8a:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <HAL_Delay+0x44>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	4413      	add	r3, r2
 8001c94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c96:	bf00      	nop
 8001c98:	f7ff ffe0 	bl	8001c5c <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d8f7      	bhi.n	8001c98 <HAL_Delay+0x28>
  {
  }
}
 8001ca8:	bf00      	nop
 8001caa:	bf00      	nop
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000008 	.word	0x20000008

08001cb8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d101      	bne.n	8001cda <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e0be      	b.n	8001e58 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d109      	bne.n	8001cfc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2200      	movs	r2, #0
 8001cec:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f7ff fd70 	bl	80017dc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f000 fbb1 	bl	8002464 <ADC_ConversionStop_Disable>
 8001d02:	4603      	mov	r3, r0
 8001d04:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d0a:	f003 0310 	and.w	r3, r3, #16
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f040 8099 	bne.w	8001e46 <HAL_ADC_Init+0x18e>
 8001d14:	7dfb      	ldrb	r3, [r7, #23]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f040 8095 	bne.w	8001e46 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d20:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d24:	f023 0302 	bic.w	r3, r3, #2
 8001d28:	f043 0202 	orr.w	r2, r3, #2
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d38:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	7b1b      	ldrb	r3, [r3, #12]
 8001d3e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d40:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d42:	68ba      	ldr	r2, [r7, #8]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d50:	d003      	beq.n	8001d5a <HAL_ADC_Init+0xa2>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d102      	bne.n	8001d60 <HAL_ADC_Init+0xa8>
 8001d5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d5e:	e000      	b.n	8001d62 <HAL_ADC_Init+0xaa>
 8001d60:	2300      	movs	r3, #0
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	7d1b      	ldrb	r3, [r3, #20]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d119      	bne.n	8001da4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	7b1b      	ldrb	r3, [r3, #12]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d109      	bne.n	8001d8c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	3b01      	subs	r3, #1
 8001d7e:	035a      	lsls	r2, r3, #13
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	e00b      	b.n	8001da4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d90:	f043 0220 	orr.w	r2, r3, #32
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d9c:	f043 0201 	orr.w	r2, r3, #1
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	430a      	orrs	r2, r1
 8001db6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	689a      	ldr	r2, [r3, #8]
 8001dbe:	4b28      	ldr	r3, [pc, #160]	; (8001e60 <HAL_ADC_Init+0x1a8>)
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	6812      	ldr	r2, [r2, #0]
 8001dc6:	68b9      	ldr	r1, [r7, #8]
 8001dc8:	430b      	orrs	r3, r1
 8001dca:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dd4:	d003      	beq.n	8001dde <HAL_ADC_Init+0x126>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d104      	bne.n	8001de8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	3b01      	subs	r3, #1
 8001de4:	051b      	lsls	r3, r3, #20
 8001de6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dee:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	689a      	ldr	r2, [r3, #8]
 8001e02:	4b18      	ldr	r3, [pc, #96]	; (8001e64 <HAL_ADC_Init+0x1ac>)
 8001e04:	4013      	ands	r3, r2
 8001e06:	68ba      	ldr	r2, [r7, #8]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d10b      	bne.n	8001e24 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e16:	f023 0303 	bic.w	r3, r3, #3
 8001e1a:	f043 0201 	orr.w	r2, r3, #1
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e22:	e018      	b.n	8001e56 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e28:	f023 0312 	bic.w	r3, r3, #18
 8001e2c:	f043 0210 	orr.w	r2, r3, #16
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e38:	f043 0201 	orr.w	r2, r3, #1
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e44:	e007      	b.n	8001e56 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e4a:	f043 0210 	orr.w	r2, r3, #16
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e56:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3718      	adds	r7, #24
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	ffe1f7fd 	.word	0xffe1f7fd
 8001e64:	ff1f0efe 	.word	0xff1f0efe

08001e68 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d101      	bne.n	8001e82 <HAL_ADC_Start+0x1a>
 8001e7e:	2302      	movs	r3, #2
 8001e80:	e098      	b.n	8001fb4 <HAL_ADC_Start+0x14c>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2201      	movs	r2, #1
 8001e86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f000 fa98 	bl	80023c0 <ADC_Enable>
 8001e90:	4603      	mov	r3, r0
 8001e92:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001e94:	7bfb      	ldrb	r3, [r7, #15]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f040 8087 	bne.w	8001faa <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ea4:	f023 0301 	bic.w	r3, r3, #1
 8001ea8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a41      	ldr	r2, [pc, #260]	; (8001fbc <HAL_ADC_Start+0x154>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d105      	bne.n	8001ec6 <HAL_ADC_Start+0x5e>
 8001eba:	4b41      	ldr	r3, [pc, #260]	; (8001fc0 <HAL_ADC_Start+0x158>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d115      	bne.n	8001ef2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d026      	beq.n	8001f2e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ee8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ef0:	e01d      	b.n	8001f2e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a2f      	ldr	r2, [pc, #188]	; (8001fc0 <HAL_ADC_Start+0x158>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d004      	beq.n	8001f12 <HAL_ADC_Start+0xaa>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a2b      	ldr	r2, [pc, #172]	; (8001fbc <HAL_ADC_Start+0x154>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d10d      	bne.n	8001f2e <HAL_ADC_Start+0xc6>
 8001f12:	4b2b      	ldr	r3, [pc, #172]	; (8001fc0 <HAL_ADC_Start+0x158>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d007      	beq.n	8001f2e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f22:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f26:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d006      	beq.n	8001f48 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f3e:	f023 0206 	bic.w	r2, r3, #6
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f46:	e002      	b.n	8001f4e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f06f 0202 	mvn.w	r2, #2
 8001f5e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001f6a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001f6e:	d113      	bne.n	8001f98 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f74:	4a11      	ldr	r2, [pc, #68]	; (8001fbc <HAL_ADC_Start+0x154>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d105      	bne.n	8001f86 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001f7a:	4b11      	ldr	r3, [pc, #68]	; (8001fc0 <HAL_ADC_Start+0x158>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d108      	bne.n	8001f98 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001f94:	609a      	str	r2, [r3, #8]
 8001f96:	e00c      	b.n	8001fb2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689a      	ldr	r2, [r3, #8]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	e003      	b.n	8001fb2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3710      	adds	r7, #16
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40012800 	.word	0x40012800
 8001fc0:	40012400 	.word	0x40012400

08001fc4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001fc4:	b590      	push	{r4, r7, lr}
 8001fc6:	b087      	sub	sp, #28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001fda:	f7ff fe3f 	bl	8001c5c <HAL_GetTick>
 8001fde:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00b      	beq.n	8002006 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff2:	f043 0220 	orr.w	r2, r3, #32
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e0c8      	b.n	8002198 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002010:	2b00      	cmp	r3, #0
 8002012:	d12a      	bne.n	800206a <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800201e:	2b00      	cmp	r3, #0
 8002020:	d123      	bne.n	800206a <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002022:	e01a      	b.n	800205a <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800202a:	d016      	beq.n	800205a <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d007      	beq.n	8002042 <HAL_ADC_PollForConversion+0x7e>
 8002032:	f7ff fe13 	bl	8001c5c <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	429a      	cmp	r2, r3
 8002040:	d20b      	bcs.n	800205a <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002046:	f043 0204 	orr.w	r2, r3, #4
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e09e      	b.n	8002198 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0302 	and.w	r3, r3, #2
 8002064:	2b00      	cmp	r3, #0
 8002066:	d0dd      	beq.n	8002024 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002068:	e06c      	b.n	8002144 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800206a:	4b4d      	ldr	r3, [pc, #308]	; (80021a0 <HAL_ADC_PollForConversion+0x1dc>)
 800206c:	681c      	ldr	r4, [r3, #0]
 800206e:	2002      	movs	r0, #2
 8002070:	f001 fc8a 	bl	8003988 <HAL_RCCEx_GetPeriphCLKFreq>
 8002074:	4603      	mov	r3, r0
 8002076:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	6919      	ldr	r1, [r3, #16]
 8002080:	4b48      	ldr	r3, [pc, #288]	; (80021a4 <HAL_ADC_PollForConversion+0x1e0>)
 8002082:	400b      	ands	r3, r1
 8002084:	2b00      	cmp	r3, #0
 8002086:	d118      	bne.n	80020ba <HAL_ADC_PollForConversion+0xf6>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	68d9      	ldr	r1, [r3, #12]
 800208e:	4b46      	ldr	r3, [pc, #280]	; (80021a8 <HAL_ADC_PollForConversion+0x1e4>)
 8002090:	400b      	ands	r3, r1
 8002092:	2b00      	cmp	r3, #0
 8002094:	d111      	bne.n	80020ba <HAL_ADC_PollForConversion+0xf6>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6919      	ldr	r1, [r3, #16]
 800209c:	4b43      	ldr	r3, [pc, #268]	; (80021ac <HAL_ADC_PollForConversion+0x1e8>)
 800209e:	400b      	ands	r3, r1
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d108      	bne.n	80020b6 <HAL_ADC_PollForConversion+0xf2>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	68d9      	ldr	r1, [r3, #12]
 80020aa:	4b41      	ldr	r3, [pc, #260]	; (80021b0 <HAL_ADC_PollForConversion+0x1ec>)
 80020ac:	400b      	ands	r3, r1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_ADC_PollForConversion+0xf2>
 80020b2:	2314      	movs	r3, #20
 80020b4:	e020      	b.n	80020f8 <HAL_ADC_PollForConversion+0x134>
 80020b6:	2329      	movs	r3, #41	; 0x29
 80020b8:	e01e      	b.n	80020f8 <HAL_ADC_PollForConversion+0x134>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	6919      	ldr	r1, [r3, #16]
 80020c0:	4b3a      	ldr	r3, [pc, #232]	; (80021ac <HAL_ADC_PollForConversion+0x1e8>)
 80020c2:	400b      	ands	r3, r1
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d106      	bne.n	80020d6 <HAL_ADC_PollForConversion+0x112>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	68d9      	ldr	r1, [r3, #12]
 80020ce:	4b38      	ldr	r3, [pc, #224]	; (80021b0 <HAL_ADC_PollForConversion+0x1ec>)
 80020d0:	400b      	ands	r3, r1
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00d      	beq.n	80020f2 <HAL_ADC_PollForConversion+0x12e>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6919      	ldr	r1, [r3, #16]
 80020dc:	4b35      	ldr	r3, [pc, #212]	; (80021b4 <HAL_ADC_PollForConversion+0x1f0>)
 80020de:	400b      	ands	r3, r1
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d108      	bne.n	80020f6 <HAL_ADC_PollForConversion+0x132>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	68d9      	ldr	r1, [r3, #12]
 80020ea:	4b32      	ldr	r3, [pc, #200]	; (80021b4 <HAL_ADC_PollForConversion+0x1f0>)
 80020ec:	400b      	ands	r3, r1
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <HAL_ADC_PollForConversion+0x132>
 80020f2:	2354      	movs	r3, #84	; 0x54
 80020f4:	e000      	b.n	80020f8 <HAL_ADC_PollForConversion+0x134>
 80020f6:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80020f8:	fb02 f303 	mul.w	r3, r2, r3
 80020fc:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80020fe:	e01d      	b.n	800213c <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002106:	d016      	beq.n	8002136 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d007      	beq.n	800211e <HAL_ADC_PollForConversion+0x15a>
 800210e:	f7ff fda5 	bl	8001c5c <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	429a      	cmp	r2, r3
 800211c:	d20b      	bcs.n	8002136 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002122:	f043 0204 	orr.w	r2, r3, #4
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e030      	b.n	8002198 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	3301      	adds	r3, #1
 800213a:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	429a      	cmp	r2, r3
 8002142:	d8dd      	bhi.n	8002100 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f06f 0212 	mvn.w	r2, #18
 800214c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002152:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002164:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002168:	d115      	bne.n	8002196 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800216e:	2b00      	cmp	r3, #0
 8002170:	d111      	bne.n	8002196 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002176:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002182:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d105      	bne.n	8002196 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800218e:	f043 0201 	orr.w	r2, r3, #1
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	371c      	adds	r7, #28
 800219c:	46bd      	mov	sp, r7
 800219e:	bd90      	pop	{r4, r7, pc}
 80021a0:	20000000 	.word	0x20000000
 80021a4:	24924924 	.word	0x24924924
 80021a8:	00924924 	.word	0x00924924
 80021ac:	12492492 	.word	0x12492492
 80021b0:	00492492 	.word	0x00492492
 80021b4:	00249249 	.word	0x00249249

080021b8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr

080021d0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021da:	2300      	movs	r3, #0
 80021dc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80021de:	2300      	movs	r3, #0
 80021e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d101      	bne.n	80021f0 <HAL_ADC_ConfigChannel+0x20>
 80021ec:	2302      	movs	r3, #2
 80021ee:	e0dc      	b.n	80023aa <HAL_ADC_ConfigChannel+0x1da>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	2b06      	cmp	r3, #6
 80021fe:	d81c      	bhi.n	800223a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685a      	ldr	r2, [r3, #4]
 800220a:	4613      	mov	r3, r2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	4413      	add	r3, r2
 8002210:	3b05      	subs	r3, #5
 8002212:	221f      	movs	r2, #31
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	43db      	mvns	r3, r3
 800221a:	4019      	ands	r1, r3
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	6818      	ldr	r0, [r3, #0]
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685a      	ldr	r2, [r3, #4]
 8002224:	4613      	mov	r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4413      	add	r3, r2
 800222a:	3b05      	subs	r3, #5
 800222c:	fa00 f203 	lsl.w	r2, r0, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	430a      	orrs	r2, r1
 8002236:	635a      	str	r2, [r3, #52]	; 0x34
 8002238:	e03c      	b.n	80022b4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2b0c      	cmp	r3, #12
 8002240:	d81c      	bhi.n	800227c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	4613      	mov	r3, r2
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	4413      	add	r3, r2
 8002252:	3b23      	subs	r3, #35	; 0x23
 8002254:	221f      	movs	r2, #31
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	43db      	mvns	r3, r3
 800225c:	4019      	ands	r1, r3
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	6818      	ldr	r0, [r3, #0]
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685a      	ldr	r2, [r3, #4]
 8002266:	4613      	mov	r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	4413      	add	r3, r2
 800226c:	3b23      	subs	r3, #35	; 0x23
 800226e:	fa00 f203 	lsl.w	r2, r0, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	430a      	orrs	r2, r1
 8002278:	631a      	str	r2, [r3, #48]	; 0x30
 800227a:	e01b      	b.n	80022b4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685a      	ldr	r2, [r3, #4]
 8002286:	4613      	mov	r3, r2
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	4413      	add	r3, r2
 800228c:	3b41      	subs	r3, #65	; 0x41
 800228e:	221f      	movs	r2, #31
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	43db      	mvns	r3, r3
 8002296:	4019      	ands	r1, r3
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	6818      	ldr	r0, [r3, #0]
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685a      	ldr	r2, [r3, #4]
 80022a0:	4613      	mov	r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	4413      	add	r3, r2
 80022a6:	3b41      	subs	r3, #65	; 0x41
 80022a8:	fa00 f203 	lsl.w	r2, r0, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	430a      	orrs	r2, r1
 80022b2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2b09      	cmp	r3, #9
 80022ba:	d91c      	bls.n	80022f6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68d9      	ldr	r1, [r3, #12]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	4613      	mov	r3, r2
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	4413      	add	r3, r2
 80022cc:	3b1e      	subs	r3, #30
 80022ce:	2207      	movs	r2, #7
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	43db      	mvns	r3, r3
 80022d6:	4019      	ands	r1, r3
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	6898      	ldr	r0, [r3, #8]
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	4613      	mov	r3, r2
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	4413      	add	r3, r2
 80022e6:	3b1e      	subs	r3, #30
 80022e8:	fa00 f203 	lsl.w	r2, r0, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	430a      	orrs	r2, r1
 80022f2:	60da      	str	r2, [r3, #12]
 80022f4:	e019      	b.n	800232a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6919      	ldr	r1, [r3, #16]
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	4613      	mov	r3, r2
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	4413      	add	r3, r2
 8002306:	2207      	movs	r2, #7
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	4019      	ands	r1, r3
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	6898      	ldr	r0, [r3, #8]
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	4613      	mov	r3, r2
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	4413      	add	r3, r2
 800231e:	fa00 f203 	lsl.w	r2, r0, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	430a      	orrs	r2, r1
 8002328:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2b10      	cmp	r3, #16
 8002330:	d003      	beq.n	800233a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002336:	2b11      	cmp	r3, #17
 8002338:	d132      	bne.n	80023a0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a1d      	ldr	r2, [pc, #116]	; (80023b4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d125      	bne.n	8002390 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d126      	bne.n	80023a0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002360:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2b10      	cmp	r3, #16
 8002368:	d11a      	bne.n	80023a0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800236a:	4b13      	ldr	r3, [pc, #76]	; (80023b8 <HAL_ADC_ConfigChannel+0x1e8>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a13      	ldr	r2, [pc, #76]	; (80023bc <HAL_ADC_ConfigChannel+0x1ec>)
 8002370:	fba2 2303 	umull	r2, r3, r2, r3
 8002374:	0c9a      	lsrs	r2, r3, #18
 8002376:	4613      	mov	r3, r2
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	4413      	add	r3, r2
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002380:	e002      	b.n	8002388 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	3b01      	subs	r3, #1
 8002386:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f9      	bne.n	8002382 <HAL_ADC_ConfigChannel+0x1b2>
 800238e:	e007      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002394:	f043 0220 	orr.w	r2, r3, #32
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80023a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3714      	adds	r7, #20
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr
 80023b4:	40012400 	.word	0x40012400
 80023b8:	20000000 	.word	0x20000000
 80023bc:	431bde83 	.word	0x431bde83

080023c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023c8:	2300      	movs	r3, #0
 80023ca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d039      	beq.n	8002452 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f042 0201 	orr.w	r2, r2, #1
 80023ec:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023ee:	4b1b      	ldr	r3, [pc, #108]	; (800245c <ADC_Enable+0x9c>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a1b      	ldr	r2, [pc, #108]	; (8002460 <ADC_Enable+0xa0>)
 80023f4:	fba2 2303 	umull	r2, r3, r2, r3
 80023f8:	0c9b      	lsrs	r3, r3, #18
 80023fa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023fc:	e002      	b.n	8002404 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	3b01      	subs	r3, #1
 8002402:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1f9      	bne.n	80023fe <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800240a:	f7ff fc27 	bl	8001c5c <HAL_GetTick>
 800240e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002410:	e018      	b.n	8002444 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002412:	f7ff fc23 	bl	8001c5c <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b02      	cmp	r3, #2
 800241e:	d911      	bls.n	8002444 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002424:	f043 0210 	orr.w	r2, r3, #16
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002430:	f043 0201 	orr.w	r2, r3, #1
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e007      	b.n	8002454 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b01      	cmp	r3, #1
 8002450:	d1df      	bne.n	8002412 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	20000000 	.word	0x20000000
 8002460:	431bde83 	.word	0x431bde83

08002464 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b01      	cmp	r3, #1
 800247c:	d127      	bne.n	80024ce <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	689a      	ldr	r2, [r3, #8]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 0201 	bic.w	r2, r2, #1
 800248c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800248e:	f7ff fbe5 	bl	8001c5c <HAL_GetTick>
 8002492:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002494:	e014      	b.n	80024c0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002496:	f7ff fbe1 	bl	8001c5c <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d90d      	bls.n	80024c0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024a8:	f043 0210 	orr.w	r2, r3, #16
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b4:	f043 0201 	orr.w	r2, r3, #1
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e007      	b.n	80024d0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d0e3      	beq.n	8002496 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f003 0307 	and.w	r3, r3, #7
 80024e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024e8:	4b0c      	ldr	r3, [pc, #48]	; (800251c <__NVIC_SetPriorityGrouping+0x44>)
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ee:	68ba      	ldr	r2, [r7, #8]
 80024f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024f4:	4013      	ands	r3, r2
 80024f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002500:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002504:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002508:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800250a:	4a04      	ldr	r2, [pc, #16]	; (800251c <__NVIC_SetPriorityGrouping+0x44>)
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	60d3      	str	r3, [r2, #12]
}
 8002510:	bf00      	nop
 8002512:	3714      	adds	r7, #20
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	e000ed00 	.word	0xe000ed00

08002520 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002524:	4b04      	ldr	r3, [pc, #16]	; (8002538 <__NVIC_GetPriorityGrouping+0x18>)
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	0a1b      	lsrs	r3, r3, #8
 800252a:	f003 0307 	and.w	r3, r3, #7
}
 800252e:	4618      	mov	r0, r3
 8002530:	46bd      	mov	sp, r7
 8002532:	bc80      	pop	{r7}
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	e000ed00 	.word	0xe000ed00

0800253c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254a:	2b00      	cmp	r3, #0
 800254c:	db0b      	blt.n	8002566 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800254e:	79fb      	ldrb	r3, [r7, #7]
 8002550:	f003 021f 	and.w	r2, r3, #31
 8002554:	4906      	ldr	r1, [pc, #24]	; (8002570 <__NVIC_EnableIRQ+0x34>)
 8002556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255a:	095b      	lsrs	r3, r3, #5
 800255c:	2001      	movs	r0, #1
 800255e:	fa00 f202 	lsl.w	r2, r0, r2
 8002562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr
 8002570:	e000e100 	.word	0xe000e100

08002574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	6039      	str	r1, [r7, #0]
 800257e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002584:	2b00      	cmp	r3, #0
 8002586:	db0a      	blt.n	800259e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	b2da      	uxtb	r2, r3
 800258c:	490c      	ldr	r1, [pc, #48]	; (80025c0 <__NVIC_SetPriority+0x4c>)
 800258e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002592:	0112      	lsls	r2, r2, #4
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	440b      	add	r3, r1
 8002598:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800259c:	e00a      	b.n	80025b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	b2da      	uxtb	r2, r3
 80025a2:	4908      	ldr	r1, [pc, #32]	; (80025c4 <__NVIC_SetPriority+0x50>)
 80025a4:	79fb      	ldrb	r3, [r7, #7]
 80025a6:	f003 030f 	and.w	r3, r3, #15
 80025aa:	3b04      	subs	r3, #4
 80025ac:	0112      	lsls	r2, r2, #4
 80025ae:	b2d2      	uxtb	r2, r2
 80025b0:	440b      	add	r3, r1
 80025b2:	761a      	strb	r2, [r3, #24]
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bc80      	pop	{r7}
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	e000e100 	.word	0xe000e100
 80025c4:	e000ed00 	.word	0xe000ed00

080025c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b089      	sub	sp, #36	; 0x24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f003 0307 	and.w	r3, r3, #7
 80025da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	f1c3 0307 	rsb	r3, r3, #7
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	bf28      	it	cs
 80025e6:	2304      	movcs	r3, #4
 80025e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	3304      	adds	r3, #4
 80025ee:	2b06      	cmp	r3, #6
 80025f0:	d902      	bls.n	80025f8 <NVIC_EncodePriority+0x30>
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3b03      	subs	r3, #3
 80025f6:	e000      	b.n	80025fa <NVIC_EncodePriority+0x32>
 80025f8:	2300      	movs	r3, #0
 80025fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	43da      	mvns	r2, r3
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	401a      	ands	r2, r3
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002610:	f04f 31ff 	mov.w	r1, #4294967295
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	fa01 f303 	lsl.w	r3, r1, r3
 800261a:	43d9      	mvns	r1, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002620:	4313      	orrs	r3, r2
         );
}
 8002622:	4618      	mov	r0, r3
 8002624:	3724      	adds	r7, #36	; 0x24
 8002626:	46bd      	mov	sp, r7
 8002628:	bc80      	pop	{r7}
 800262a:	4770      	bx	lr

0800262c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	3b01      	subs	r3, #1
 8002638:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800263c:	d301      	bcc.n	8002642 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800263e:	2301      	movs	r3, #1
 8002640:	e00f      	b.n	8002662 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002642:	4a0a      	ldr	r2, [pc, #40]	; (800266c <SysTick_Config+0x40>)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	3b01      	subs	r3, #1
 8002648:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800264a:	210f      	movs	r1, #15
 800264c:	f04f 30ff 	mov.w	r0, #4294967295
 8002650:	f7ff ff90 	bl	8002574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002654:	4b05      	ldr	r3, [pc, #20]	; (800266c <SysTick_Config+0x40>)
 8002656:	2200      	movs	r2, #0
 8002658:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800265a:	4b04      	ldr	r3, [pc, #16]	; (800266c <SysTick_Config+0x40>)
 800265c:	2207      	movs	r2, #7
 800265e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	e000e010 	.word	0xe000e010

08002670 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f7ff ff2d 	bl	80024d8 <__NVIC_SetPriorityGrouping>
}
 800267e:	bf00      	nop
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002686:	b580      	push	{r7, lr}
 8002688:	b086      	sub	sp, #24
 800268a:	af00      	add	r7, sp, #0
 800268c:	4603      	mov	r3, r0
 800268e:	60b9      	str	r1, [r7, #8]
 8002690:	607a      	str	r2, [r7, #4]
 8002692:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002698:	f7ff ff42 	bl	8002520 <__NVIC_GetPriorityGrouping>
 800269c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	68b9      	ldr	r1, [r7, #8]
 80026a2:	6978      	ldr	r0, [r7, #20]
 80026a4:	f7ff ff90 	bl	80025c8 <NVIC_EncodePriority>
 80026a8:	4602      	mov	r2, r0
 80026aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ae:	4611      	mov	r1, r2
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff ff5f 	bl	8002574 <__NVIC_SetPriority>
}
 80026b6:	bf00      	nop
 80026b8:	3718      	adds	r7, #24
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b082      	sub	sp, #8
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	4603      	mov	r3, r0
 80026c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff ff35 	bl	800253c <__NVIC_EnableIRQ>
}
 80026d2:	bf00      	nop
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b082      	sub	sp, #8
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f7ff ffa2 	bl	800262c <SysTick_Config>
 80026e8:	4603      	mov	r3, r0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
	...

080026f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026fc:	2300      	movs	r3, #0
 80026fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002706:	2b02      	cmp	r3, #2
 8002708:	d005      	beq.n	8002716 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2204      	movs	r2, #4
 800270e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	73fb      	strb	r3, [r7, #15]
 8002714:	e051      	b.n	80027ba <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f022 020e 	bic.w	r2, r2, #14
 8002724:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 0201 	bic.w	r2, r2, #1
 8002734:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a22      	ldr	r2, [pc, #136]	; (80027c4 <HAL_DMA_Abort_IT+0xd0>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d029      	beq.n	8002794 <HAL_DMA_Abort_IT+0xa0>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a20      	ldr	r2, [pc, #128]	; (80027c8 <HAL_DMA_Abort_IT+0xd4>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d022      	beq.n	8002790 <HAL_DMA_Abort_IT+0x9c>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a1f      	ldr	r2, [pc, #124]	; (80027cc <HAL_DMA_Abort_IT+0xd8>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d01a      	beq.n	800278a <HAL_DMA_Abort_IT+0x96>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a1d      	ldr	r2, [pc, #116]	; (80027d0 <HAL_DMA_Abort_IT+0xdc>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d012      	beq.n	8002784 <HAL_DMA_Abort_IT+0x90>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a1c      	ldr	r2, [pc, #112]	; (80027d4 <HAL_DMA_Abort_IT+0xe0>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d00a      	beq.n	800277e <HAL_DMA_Abort_IT+0x8a>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a1a      	ldr	r2, [pc, #104]	; (80027d8 <HAL_DMA_Abort_IT+0xe4>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d102      	bne.n	8002778 <HAL_DMA_Abort_IT+0x84>
 8002772:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002776:	e00e      	b.n	8002796 <HAL_DMA_Abort_IT+0xa2>
 8002778:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800277c:	e00b      	b.n	8002796 <HAL_DMA_Abort_IT+0xa2>
 800277e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002782:	e008      	b.n	8002796 <HAL_DMA_Abort_IT+0xa2>
 8002784:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002788:	e005      	b.n	8002796 <HAL_DMA_Abort_IT+0xa2>
 800278a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800278e:	e002      	b.n	8002796 <HAL_DMA_Abort_IT+0xa2>
 8002790:	2310      	movs	r3, #16
 8002792:	e000      	b.n	8002796 <HAL_DMA_Abort_IT+0xa2>
 8002794:	2301      	movs	r3, #1
 8002796:	4a11      	ldr	r2, [pc, #68]	; (80027dc <HAL_DMA_Abort_IT+0xe8>)
 8002798:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2201      	movs	r2, #1
 800279e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d003      	beq.n	80027ba <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	4798      	blx	r3
    } 
  }
  return status;
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3710      	adds	r7, #16
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40020008 	.word	0x40020008
 80027c8:	4002001c 	.word	0x4002001c
 80027cc:	40020030 	.word	0x40020030
 80027d0:	40020044 	.word	0x40020044
 80027d4:	40020058 	.word	0x40020058
 80027d8:	4002006c 	.word	0x4002006c
 80027dc:	40020000 	.word	0x40020000

080027e0 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80027e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027e2:	b087      	sub	sp, #28
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80027f2:	2300      	movs	r3, #0
 80027f4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80027f6:	2300      	movs	r3, #0
 80027f8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80027fa:	4b2f      	ldr	r3, [pc, #188]	; (80028b8 <HAL_FLASH_Program+0xd8>)
 80027fc:	7e1b      	ldrb	r3, [r3, #24]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d101      	bne.n	8002806 <HAL_FLASH_Program+0x26>
 8002802:	2302      	movs	r3, #2
 8002804:	e054      	b.n	80028b0 <HAL_FLASH_Program+0xd0>
 8002806:	4b2c      	ldr	r3, [pc, #176]	; (80028b8 <HAL_FLASH_Program+0xd8>)
 8002808:	2201      	movs	r2, #1
 800280a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800280c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002810:	f000 f8d4 	bl	80029bc <FLASH_WaitForLastOperation>
 8002814:	4603      	mov	r3, r0
 8002816:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002818:	7dfb      	ldrb	r3, [r7, #23]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d144      	bne.n	80028a8 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d102      	bne.n	800282a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002824:	2301      	movs	r3, #1
 8002826:	757b      	strb	r3, [r7, #21]
 8002828:	e007      	b.n	800283a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2b02      	cmp	r3, #2
 800282e:	d102      	bne.n	8002836 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002830:	2302      	movs	r3, #2
 8002832:	757b      	strb	r3, [r7, #21]
 8002834:	e001      	b.n	800283a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002836:	2304      	movs	r3, #4
 8002838:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800283a:	2300      	movs	r3, #0
 800283c:	75bb      	strb	r3, [r7, #22]
 800283e:	e02d      	b.n	800289c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002840:	7dbb      	ldrb	r3, [r7, #22]
 8002842:	005a      	lsls	r2, r3, #1
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	eb02 0c03 	add.w	ip, r2, r3
 800284a:	7dbb      	ldrb	r3, [r7, #22]
 800284c:	0119      	lsls	r1, r3, #4
 800284e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002852:	f1c1 0620 	rsb	r6, r1, #32
 8002856:	f1a1 0020 	sub.w	r0, r1, #32
 800285a:	fa22 f401 	lsr.w	r4, r2, r1
 800285e:	fa03 f606 	lsl.w	r6, r3, r6
 8002862:	4334      	orrs	r4, r6
 8002864:	fa23 f000 	lsr.w	r0, r3, r0
 8002868:	4304      	orrs	r4, r0
 800286a:	fa23 f501 	lsr.w	r5, r3, r1
 800286e:	b2a3      	uxth	r3, r4
 8002870:	4619      	mov	r1, r3
 8002872:	4660      	mov	r0, ip
 8002874:	f000 f886 	bl	8002984 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002878:	f24c 3050 	movw	r0, #50000	; 0xc350
 800287c:	f000 f89e 	bl	80029bc <FLASH_WaitForLastOperation>
 8002880:	4603      	mov	r3, r0
 8002882:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002884:	4b0d      	ldr	r3, [pc, #52]	; (80028bc <HAL_FLASH_Program+0xdc>)
 8002886:	691b      	ldr	r3, [r3, #16]
 8002888:	4a0c      	ldr	r2, [pc, #48]	; (80028bc <HAL_FLASH_Program+0xdc>)
 800288a:	f023 0301 	bic.w	r3, r3, #1
 800288e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002890:	7dfb      	ldrb	r3, [r7, #23]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d107      	bne.n	80028a6 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002896:	7dbb      	ldrb	r3, [r7, #22]
 8002898:	3301      	adds	r3, #1
 800289a:	75bb      	strb	r3, [r7, #22]
 800289c:	7dba      	ldrb	r2, [r7, #22]
 800289e:	7d7b      	ldrb	r3, [r7, #21]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d3cd      	bcc.n	8002840 <HAL_FLASH_Program+0x60>
 80028a4:	e000      	b.n	80028a8 <HAL_FLASH_Program+0xc8>
      {
        break;
 80028a6:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80028a8:	4b03      	ldr	r3, [pc, #12]	; (80028b8 <HAL_FLASH_Program+0xd8>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	761a      	strb	r2, [r3, #24]

  return status;
 80028ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	371c      	adds	r7, #28
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028b8:	200005e8 	.word	0x200005e8
 80028bc:	40022000 	.word	0x40022000

080028c0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80028c6:	2300      	movs	r3, #0
 80028c8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80028ca:	4b0d      	ldr	r3, [pc, #52]	; (8002900 <HAL_FLASH_Unlock+0x40>)
 80028cc:	691b      	ldr	r3, [r3, #16]
 80028ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00d      	beq.n	80028f2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80028d6:	4b0a      	ldr	r3, [pc, #40]	; (8002900 <HAL_FLASH_Unlock+0x40>)
 80028d8:	4a0a      	ldr	r2, [pc, #40]	; (8002904 <HAL_FLASH_Unlock+0x44>)
 80028da:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80028dc:	4b08      	ldr	r3, [pc, #32]	; (8002900 <HAL_FLASH_Unlock+0x40>)
 80028de:	4a0a      	ldr	r2, [pc, #40]	; (8002908 <HAL_FLASH_Unlock+0x48>)
 80028e0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80028e2:	4b07      	ldr	r3, [pc, #28]	; (8002900 <HAL_FLASH_Unlock+0x40>)
 80028e4:	691b      	ldr	r3, [r3, #16]
 80028e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80028f2:	79fb      	ldrb	r3, [r7, #7]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bc80      	pop	{r7}
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	40022000 	.word	0x40022000
 8002904:	45670123 	.word	0x45670123
 8002908:	cdef89ab 	.word	0xcdef89ab

0800290c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002910:	4b05      	ldr	r3, [pc, #20]	; (8002928 <HAL_FLASH_Lock+0x1c>)
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	4a04      	ldr	r2, [pc, #16]	; (8002928 <HAL_FLASH_Lock+0x1c>)
 8002916:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800291a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	46bd      	mov	sp, r7
 8002922:	bc80      	pop	{r7}
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	40022000 	.word	0x40022000

0800292c <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 8002930:	4b09      	ldr	r3, [pc, #36]	; (8002958 <HAL_FLASH_OB_Unlock+0x2c>)
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002938:	2b00      	cmp	r3, #0
 800293a:	d107      	bne.n	800294c <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 800293c:	4b06      	ldr	r3, [pc, #24]	; (8002958 <HAL_FLASH_OB_Unlock+0x2c>)
 800293e:	4a07      	ldr	r2, [pc, #28]	; (800295c <HAL_FLASH_OB_Unlock+0x30>)
 8002940:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8002942:	4b05      	ldr	r3, [pc, #20]	; (8002958 <HAL_FLASH_OB_Unlock+0x2c>)
 8002944:	4a06      	ldr	r2, [pc, #24]	; (8002960 <HAL_FLASH_OB_Unlock+0x34>)
 8002946:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8002948:	2300      	movs	r3, #0
 800294a:	e000      	b.n	800294e <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
}
 800294e:	4618      	mov	r0, r3
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	40022000 	.word	0x40022000
 800295c:	45670123 	.word	0x45670123
 8002960:	cdef89ab 	.word	0xcdef89ab

08002964 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  /* Clear the OPTWRE Bit to lock the FLASH Option Byte Registers access */
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 8002968:	4b05      	ldr	r3, [pc, #20]	; (8002980 <HAL_FLASH_OB_Lock+0x1c>)
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	4a04      	ldr	r2, [pc, #16]	; (8002980 <HAL_FLASH_OB_Lock+0x1c>)
 800296e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002972:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	46bd      	mov	sp, r7
 800297a:	bc80      	pop	{r7}
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	40022000 	.word	0x40022000

08002984 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002990:	4b08      	ldr	r3, [pc, #32]	; (80029b4 <FLASH_Program_HalfWord+0x30>)
 8002992:	2200      	movs	r2, #0
 8002994:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002996:	4b08      	ldr	r3, [pc, #32]	; (80029b8 <FLASH_Program_HalfWord+0x34>)
 8002998:	691b      	ldr	r3, [r3, #16]
 800299a:	4a07      	ldr	r2, [pc, #28]	; (80029b8 <FLASH_Program_HalfWord+0x34>)
 800299c:	f043 0301 	orr.w	r3, r3, #1
 80029a0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	887a      	ldrh	r2, [r7, #2]
 80029a6:	801a      	strh	r2, [r3, #0]
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bc80      	pop	{r7}
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	200005e8 	.word	0x200005e8
 80029b8:	40022000 	.word	0x40022000

080029bc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80029c4:	f7ff f94a 	bl	8001c5c <HAL_GetTick>
 80029c8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80029ca:	e010      	b.n	80029ee <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d2:	d00c      	beq.n	80029ee <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d007      	beq.n	80029ea <FLASH_WaitForLastOperation+0x2e>
 80029da:	f7ff f93f 	bl	8001c5c <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d201      	bcs.n	80029ee <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e025      	b.n	8002a3a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80029ee:	4b15      	ldr	r3, [pc, #84]	; (8002a44 <FLASH_WaitForLastOperation+0x88>)
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1e8      	bne.n	80029cc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80029fa:	4b12      	ldr	r3, [pc, #72]	; (8002a44 <FLASH_WaitForLastOperation+0x88>)
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	f003 0320 	and.w	r3, r3, #32
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d002      	beq.n	8002a0c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002a06:	4b0f      	ldr	r3, [pc, #60]	; (8002a44 <FLASH_WaitForLastOperation+0x88>)
 8002a08:	2220      	movs	r2, #32
 8002a0a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002a0c:	4b0d      	ldr	r3, [pc, #52]	; (8002a44 <FLASH_WaitForLastOperation+0x88>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	f003 0310 	and.w	r3, r3, #16
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d10b      	bne.n	8002a30 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002a18:	4b0a      	ldr	r3, [pc, #40]	; (8002a44 <FLASH_WaitForLastOperation+0x88>)
 8002a1a:	69db      	ldr	r3, [r3, #28]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d105      	bne.n	8002a30 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002a24:	4b07      	ldr	r3, [pc, #28]	; (8002a44 <FLASH_WaitForLastOperation+0x88>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d003      	beq.n	8002a38 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002a30:	f000 f80a 	bl	8002a48 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e000      	b.n	8002a3a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40022000 	.word	0x40022000

08002a48 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002a52:	4b23      	ldr	r3, [pc, #140]	; (8002ae0 <FLASH_SetErrorCode+0x98>)
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	f003 0310 	and.w	r3, r3, #16
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d009      	beq.n	8002a72 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002a5e:	4b21      	ldr	r3, [pc, #132]	; (8002ae4 <FLASH_SetErrorCode+0x9c>)
 8002a60:	69db      	ldr	r3, [r3, #28]
 8002a62:	f043 0302 	orr.w	r3, r3, #2
 8002a66:	4a1f      	ldr	r2, [pc, #124]	; (8002ae4 <FLASH_SetErrorCode+0x9c>)
 8002a68:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f043 0310 	orr.w	r3, r3, #16
 8002a70:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002a72:	4b1b      	ldr	r3, [pc, #108]	; (8002ae0 <FLASH_SetErrorCode+0x98>)
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	f003 0304 	and.w	r3, r3, #4
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d009      	beq.n	8002a92 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002a7e:	4b19      	ldr	r3, [pc, #100]	; (8002ae4 <FLASH_SetErrorCode+0x9c>)
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	f043 0301 	orr.w	r3, r3, #1
 8002a86:	4a17      	ldr	r2, [pc, #92]	; (8002ae4 <FLASH_SetErrorCode+0x9c>)
 8002a88:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	f043 0304 	orr.w	r3, r3, #4
 8002a90:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002a92:	4b13      	ldr	r3, [pc, #76]	; (8002ae0 <FLASH_SetErrorCode+0x98>)
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00b      	beq.n	8002ab6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002a9e:	4b11      	ldr	r3, [pc, #68]	; (8002ae4 <FLASH_SetErrorCode+0x9c>)
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	f043 0304 	orr.w	r3, r3, #4
 8002aa6:	4a0f      	ldr	r2, [pc, #60]	; (8002ae4 <FLASH_SetErrorCode+0x9c>)
 8002aa8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002aaa:	4b0d      	ldr	r3, [pc, #52]	; (8002ae0 <FLASH_SetErrorCode+0x98>)
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	4a0c      	ldr	r2, [pc, #48]	; (8002ae0 <FLASH_SetErrorCode+0x98>)
 8002ab0:	f023 0301 	bic.w	r3, r3, #1
 8002ab4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f240 1201 	movw	r2, #257	; 0x101
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d106      	bne.n	8002ace <FLASH_SetErrorCode+0x86>
 8002ac0:	4b07      	ldr	r3, [pc, #28]	; (8002ae0 <FLASH_SetErrorCode+0x98>)
 8002ac2:	69db      	ldr	r3, [r3, #28]
 8002ac4:	4a06      	ldr	r2, [pc, #24]	; (8002ae0 <FLASH_SetErrorCode+0x98>)
 8002ac6:	f023 0301 	bic.w	r3, r3, #1
 8002aca:	61d3      	str	r3, [r2, #28]
}  
 8002acc:	e002      	b.n	8002ad4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002ace:	4a04      	ldr	r2, [pc, #16]	; (8002ae0 <FLASH_SetErrorCode+0x98>)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	60d3      	str	r3, [r2, #12]
}  
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bc80      	pop	{r7}
 8002adc:	4770      	bx	lr
 8002ade:	bf00      	nop
 8002ae0:	40022000 	.word	0x40022000
 8002ae4:	200005e8 	.word	0x200005e8

08002ae8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002af6:	2300      	movs	r3, #0
 8002af8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002afa:	4b2f      	ldr	r3, [pc, #188]	; (8002bb8 <HAL_FLASHEx_Erase+0xd0>)
 8002afc:	7e1b      	ldrb	r3, [r3, #24]
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d101      	bne.n	8002b06 <HAL_FLASHEx_Erase+0x1e>
 8002b02:	2302      	movs	r3, #2
 8002b04:	e053      	b.n	8002bae <HAL_FLASHEx_Erase+0xc6>
 8002b06:	4b2c      	ldr	r3, [pc, #176]	; (8002bb8 <HAL_FLASHEx_Erase+0xd0>)
 8002b08:	2201      	movs	r2, #1
 8002b0a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d116      	bne.n	8002b42 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002b14:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002b18:	f7ff ff50 	bl	80029bc <FLASH_WaitForLastOperation>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d141      	bne.n	8002ba6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002b22:	2001      	movs	r0, #1
 8002b24:	f000 f84c 	bl	8002bc0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b28:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002b2c:	f7ff ff46 	bl	80029bc <FLASH_WaitForLastOperation>
 8002b30:	4603      	mov	r3, r0
 8002b32:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002b34:	4b21      	ldr	r3, [pc, #132]	; (8002bbc <HAL_FLASHEx_Erase+0xd4>)
 8002b36:	691b      	ldr	r3, [r3, #16]
 8002b38:	4a20      	ldr	r2, [pc, #128]	; (8002bbc <HAL_FLASHEx_Erase+0xd4>)
 8002b3a:	f023 0304 	bic.w	r3, r3, #4
 8002b3e:	6113      	str	r3, [r2, #16]
 8002b40:	e031      	b.n	8002ba6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002b42:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002b46:	f7ff ff39 	bl	80029bc <FLASH_WaitForLastOperation>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d12a      	bne.n	8002ba6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	f04f 32ff 	mov.w	r2, #4294967295
 8002b56:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	60bb      	str	r3, [r7, #8]
 8002b5e:	e019      	b.n	8002b94 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002b60:	68b8      	ldr	r0, [r7, #8]
 8002b62:	f000 f849 	bl	8002bf8 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b66:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002b6a:	f7ff ff27 	bl	80029bc <FLASH_WaitForLastOperation>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002b72:	4b12      	ldr	r3, [pc, #72]	; (8002bbc <HAL_FLASHEx_Erase+0xd4>)
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	4a11      	ldr	r2, [pc, #68]	; (8002bbc <HAL_FLASHEx_Erase+0xd4>)
 8002b78:	f023 0302 	bic.w	r3, r3, #2
 8002b7c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8002b7e:	7bfb      	ldrb	r3, [r7, #15]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d003      	beq.n	8002b8c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	601a      	str	r2, [r3, #0]
            break;
 8002b8a:	e00c      	b.n	8002ba6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b92:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	029a      	lsls	r2, r3, #10
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8002ba0:	68ba      	ldr	r2, [r7, #8]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d3dc      	bcc.n	8002b60 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002ba6:	4b04      	ldr	r3, [pc, #16]	; (8002bb8 <HAL_FLASHEx_Erase+0xd0>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	761a      	strb	r2, [r3, #24]

  return status;
 8002bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3710      	adds	r7, #16
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	200005e8 	.word	0x200005e8
 8002bbc:	40022000 	.word	0x40022000

08002bc0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002bc8:	4b09      	ldr	r3, [pc, #36]	; (8002bf0 <FLASH_MassErase+0x30>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002bce:	4b09      	ldr	r3, [pc, #36]	; (8002bf4 <FLASH_MassErase+0x34>)
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	4a08      	ldr	r2, [pc, #32]	; (8002bf4 <FLASH_MassErase+0x34>)
 8002bd4:	f043 0304 	orr.w	r3, r3, #4
 8002bd8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002bda:	4b06      	ldr	r3, [pc, #24]	; (8002bf4 <FLASH_MassErase+0x34>)
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	4a05      	ldr	r2, [pc, #20]	; (8002bf4 <FLASH_MassErase+0x34>)
 8002be0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002be4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002be6:	bf00      	nop
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bc80      	pop	{r7}
 8002bee:	4770      	bx	lr
 8002bf0:	200005e8 	.word	0x200005e8
 8002bf4:	40022000 	.word	0x40022000

08002bf8 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002c00:	4b0b      	ldr	r3, [pc, #44]	; (8002c30 <FLASH_PageErase+0x38>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002c06:	4b0b      	ldr	r3, [pc, #44]	; (8002c34 <FLASH_PageErase+0x3c>)
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	4a0a      	ldr	r2, [pc, #40]	; (8002c34 <FLASH_PageErase+0x3c>)
 8002c0c:	f043 0302 	orr.w	r3, r3, #2
 8002c10:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002c12:	4a08      	ldr	r2, [pc, #32]	; (8002c34 <FLASH_PageErase+0x3c>)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002c18:	4b06      	ldr	r3, [pc, #24]	; (8002c34 <FLASH_PageErase+0x3c>)
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	4a05      	ldr	r2, [pc, #20]	; (8002c34 <FLASH_PageErase+0x3c>)
 8002c1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c22:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bc80      	pop	{r7}
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	200005e8 	.word	0x200005e8
 8002c34:	40022000 	.word	0x40022000

08002c38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b08b      	sub	sp, #44	; 0x2c
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c42:	2300      	movs	r3, #0
 8002c44:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c46:	2300      	movs	r3, #0
 8002c48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c4a:	e169      	b.n	8002f20 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	69fa      	ldr	r2, [r7, #28]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	f040 8158 	bne.w	8002f1a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	4a9a      	ldr	r2, [pc, #616]	; (8002ed8 <HAL_GPIO_Init+0x2a0>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d05e      	beq.n	8002d32 <HAL_GPIO_Init+0xfa>
 8002c74:	4a98      	ldr	r2, [pc, #608]	; (8002ed8 <HAL_GPIO_Init+0x2a0>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d875      	bhi.n	8002d66 <HAL_GPIO_Init+0x12e>
 8002c7a:	4a98      	ldr	r2, [pc, #608]	; (8002edc <HAL_GPIO_Init+0x2a4>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d058      	beq.n	8002d32 <HAL_GPIO_Init+0xfa>
 8002c80:	4a96      	ldr	r2, [pc, #600]	; (8002edc <HAL_GPIO_Init+0x2a4>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d86f      	bhi.n	8002d66 <HAL_GPIO_Init+0x12e>
 8002c86:	4a96      	ldr	r2, [pc, #600]	; (8002ee0 <HAL_GPIO_Init+0x2a8>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d052      	beq.n	8002d32 <HAL_GPIO_Init+0xfa>
 8002c8c:	4a94      	ldr	r2, [pc, #592]	; (8002ee0 <HAL_GPIO_Init+0x2a8>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d869      	bhi.n	8002d66 <HAL_GPIO_Init+0x12e>
 8002c92:	4a94      	ldr	r2, [pc, #592]	; (8002ee4 <HAL_GPIO_Init+0x2ac>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d04c      	beq.n	8002d32 <HAL_GPIO_Init+0xfa>
 8002c98:	4a92      	ldr	r2, [pc, #584]	; (8002ee4 <HAL_GPIO_Init+0x2ac>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d863      	bhi.n	8002d66 <HAL_GPIO_Init+0x12e>
 8002c9e:	4a92      	ldr	r2, [pc, #584]	; (8002ee8 <HAL_GPIO_Init+0x2b0>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d046      	beq.n	8002d32 <HAL_GPIO_Init+0xfa>
 8002ca4:	4a90      	ldr	r2, [pc, #576]	; (8002ee8 <HAL_GPIO_Init+0x2b0>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d85d      	bhi.n	8002d66 <HAL_GPIO_Init+0x12e>
 8002caa:	2b12      	cmp	r3, #18
 8002cac:	d82a      	bhi.n	8002d04 <HAL_GPIO_Init+0xcc>
 8002cae:	2b12      	cmp	r3, #18
 8002cb0:	d859      	bhi.n	8002d66 <HAL_GPIO_Init+0x12e>
 8002cb2:	a201      	add	r2, pc, #4	; (adr r2, 8002cb8 <HAL_GPIO_Init+0x80>)
 8002cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb8:	08002d33 	.word	0x08002d33
 8002cbc:	08002d0d 	.word	0x08002d0d
 8002cc0:	08002d1f 	.word	0x08002d1f
 8002cc4:	08002d61 	.word	0x08002d61
 8002cc8:	08002d67 	.word	0x08002d67
 8002ccc:	08002d67 	.word	0x08002d67
 8002cd0:	08002d67 	.word	0x08002d67
 8002cd4:	08002d67 	.word	0x08002d67
 8002cd8:	08002d67 	.word	0x08002d67
 8002cdc:	08002d67 	.word	0x08002d67
 8002ce0:	08002d67 	.word	0x08002d67
 8002ce4:	08002d67 	.word	0x08002d67
 8002ce8:	08002d67 	.word	0x08002d67
 8002cec:	08002d67 	.word	0x08002d67
 8002cf0:	08002d67 	.word	0x08002d67
 8002cf4:	08002d67 	.word	0x08002d67
 8002cf8:	08002d67 	.word	0x08002d67
 8002cfc:	08002d15 	.word	0x08002d15
 8002d00:	08002d29 	.word	0x08002d29
 8002d04:	4a79      	ldr	r2, [pc, #484]	; (8002eec <HAL_GPIO_Init+0x2b4>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d013      	beq.n	8002d32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d0a:	e02c      	b.n	8002d66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	623b      	str	r3, [r7, #32]
          break;
 8002d12:	e029      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	3304      	adds	r3, #4
 8002d1a:	623b      	str	r3, [r7, #32]
          break;
 8002d1c:	e024      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	3308      	adds	r3, #8
 8002d24:	623b      	str	r3, [r7, #32]
          break;
 8002d26:	e01f      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	330c      	adds	r3, #12
 8002d2e:	623b      	str	r3, [r7, #32]
          break;
 8002d30:	e01a      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d102      	bne.n	8002d40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d3a:	2304      	movs	r3, #4
 8002d3c:	623b      	str	r3, [r7, #32]
          break;
 8002d3e:	e013      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d105      	bne.n	8002d54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d48:	2308      	movs	r3, #8
 8002d4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	69fa      	ldr	r2, [r7, #28]
 8002d50:	611a      	str	r2, [r3, #16]
          break;
 8002d52:	e009      	b.n	8002d68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d54:	2308      	movs	r3, #8
 8002d56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	69fa      	ldr	r2, [r7, #28]
 8002d5c:	615a      	str	r2, [r3, #20]
          break;
 8002d5e:	e003      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d60:	2300      	movs	r3, #0
 8002d62:	623b      	str	r3, [r7, #32]
          break;
 8002d64:	e000      	b.n	8002d68 <HAL_GPIO_Init+0x130>
          break;
 8002d66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	2bff      	cmp	r3, #255	; 0xff
 8002d6c:	d801      	bhi.n	8002d72 <HAL_GPIO_Init+0x13a>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	e001      	b.n	8002d76 <HAL_GPIO_Init+0x13e>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3304      	adds	r3, #4
 8002d76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	2bff      	cmp	r3, #255	; 0xff
 8002d7c:	d802      	bhi.n	8002d84 <HAL_GPIO_Init+0x14c>
 8002d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	e002      	b.n	8002d8a <HAL_GPIO_Init+0x152>
 8002d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d86:	3b08      	subs	r3, #8
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	210f      	movs	r1, #15
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	fa01 f303 	lsl.w	r3, r1, r3
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	6a39      	ldr	r1, [r7, #32]
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	fa01 f303 	lsl.w	r3, r1, r3
 8002da4:	431a      	orrs	r2, r3
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	f000 80b1 	beq.w	8002f1a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002db8:	4b4d      	ldr	r3, [pc, #308]	; (8002ef0 <HAL_GPIO_Init+0x2b8>)
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	4a4c      	ldr	r2, [pc, #304]	; (8002ef0 <HAL_GPIO_Init+0x2b8>)
 8002dbe:	f043 0301 	orr.w	r3, r3, #1
 8002dc2:	6193      	str	r3, [r2, #24]
 8002dc4:	4b4a      	ldr	r3, [pc, #296]	; (8002ef0 <HAL_GPIO_Init+0x2b8>)
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	60bb      	str	r3, [r7, #8]
 8002dce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002dd0:	4a48      	ldr	r2, [pc, #288]	; (8002ef4 <HAL_GPIO_Init+0x2bc>)
 8002dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd4:	089b      	lsrs	r3, r3, #2
 8002dd6:	3302      	adds	r3, #2
 8002dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ddc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	f003 0303 	and.w	r3, r3, #3
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	220f      	movs	r2, #15
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	43db      	mvns	r3, r3
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	4013      	ands	r3, r2
 8002df2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4a40      	ldr	r2, [pc, #256]	; (8002ef8 <HAL_GPIO_Init+0x2c0>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d013      	beq.n	8002e24 <HAL_GPIO_Init+0x1ec>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a3f      	ldr	r2, [pc, #252]	; (8002efc <HAL_GPIO_Init+0x2c4>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d00d      	beq.n	8002e20 <HAL_GPIO_Init+0x1e8>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a3e      	ldr	r2, [pc, #248]	; (8002f00 <HAL_GPIO_Init+0x2c8>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d007      	beq.n	8002e1c <HAL_GPIO_Init+0x1e4>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a3d      	ldr	r2, [pc, #244]	; (8002f04 <HAL_GPIO_Init+0x2cc>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d101      	bne.n	8002e18 <HAL_GPIO_Init+0x1e0>
 8002e14:	2303      	movs	r3, #3
 8002e16:	e006      	b.n	8002e26 <HAL_GPIO_Init+0x1ee>
 8002e18:	2304      	movs	r3, #4
 8002e1a:	e004      	b.n	8002e26 <HAL_GPIO_Init+0x1ee>
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	e002      	b.n	8002e26 <HAL_GPIO_Init+0x1ee>
 8002e20:	2301      	movs	r3, #1
 8002e22:	e000      	b.n	8002e26 <HAL_GPIO_Init+0x1ee>
 8002e24:	2300      	movs	r3, #0
 8002e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e28:	f002 0203 	and.w	r2, r2, #3
 8002e2c:	0092      	lsls	r2, r2, #2
 8002e2e:	4093      	lsls	r3, r2
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e36:	492f      	ldr	r1, [pc, #188]	; (8002ef4 <HAL_GPIO_Init+0x2bc>)
 8002e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3a:	089b      	lsrs	r3, r3, #2
 8002e3c:	3302      	adds	r3, #2
 8002e3e:	68fa      	ldr	r2, [r7, #12]
 8002e40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d006      	beq.n	8002e5e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e50:	4b2d      	ldr	r3, [pc, #180]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	492c      	ldr	r1, [pc, #176]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	600b      	str	r3, [r1, #0]
 8002e5c:	e006      	b.n	8002e6c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e5e:	4b2a      	ldr	r3, [pc, #168]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	43db      	mvns	r3, r3
 8002e66:	4928      	ldr	r1, [pc, #160]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002e68:	4013      	ands	r3, r2
 8002e6a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d006      	beq.n	8002e86 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e78:	4b23      	ldr	r3, [pc, #140]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002e7a:	685a      	ldr	r2, [r3, #4]
 8002e7c:	4922      	ldr	r1, [pc, #136]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002e7e:	69bb      	ldr	r3, [r7, #24]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	604b      	str	r3, [r1, #4]
 8002e84:	e006      	b.n	8002e94 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e86:	4b20      	ldr	r3, [pc, #128]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002e88:	685a      	ldr	r2, [r3, #4]
 8002e8a:	69bb      	ldr	r3, [r7, #24]
 8002e8c:	43db      	mvns	r3, r3
 8002e8e:	491e      	ldr	r1, [pc, #120]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002e90:	4013      	ands	r3, r2
 8002e92:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d006      	beq.n	8002eae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ea0:	4b19      	ldr	r3, [pc, #100]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	4918      	ldr	r1, [pc, #96]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	608b      	str	r3, [r1, #8]
 8002eac:	e006      	b.n	8002ebc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002eae:	4b16      	ldr	r3, [pc, #88]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	4914      	ldr	r1, [pc, #80]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002eb8:	4013      	ands	r3, r2
 8002eba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d021      	beq.n	8002f0c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002ec8:	4b0f      	ldr	r3, [pc, #60]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002eca:	68da      	ldr	r2, [r3, #12]
 8002ecc:	490e      	ldr	r1, [pc, #56]	; (8002f08 <HAL_GPIO_Init+0x2d0>)
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	60cb      	str	r3, [r1, #12]
 8002ed4:	e021      	b.n	8002f1a <HAL_GPIO_Init+0x2e2>
 8002ed6:	bf00      	nop
 8002ed8:	10320000 	.word	0x10320000
 8002edc:	10310000 	.word	0x10310000
 8002ee0:	10220000 	.word	0x10220000
 8002ee4:	10210000 	.word	0x10210000
 8002ee8:	10120000 	.word	0x10120000
 8002eec:	10110000 	.word	0x10110000
 8002ef0:	40021000 	.word	0x40021000
 8002ef4:	40010000 	.word	0x40010000
 8002ef8:	40010800 	.word	0x40010800
 8002efc:	40010c00 	.word	0x40010c00
 8002f00:	40011000 	.word	0x40011000
 8002f04:	40011400 	.word	0x40011400
 8002f08:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f0c:	4b0b      	ldr	r3, [pc, #44]	; (8002f3c <HAL_GPIO_Init+0x304>)
 8002f0e:	68da      	ldr	r2, [r3, #12]
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	43db      	mvns	r3, r3
 8002f14:	4909      	ldr	r1, [pc, #36]	; (8002f3c <HAL_GPIO_Init+0x304>)
 8002f16:	4013      	ands	r3, r2
 8002f18:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f26:	fa22 f303 	lsr.w	r3, r2, r3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	f47f ae8e 	bne.w	8002c4c <HAL_GPIO_Init+0x14>
  }
}
 8002f30:	bf00      	nop
 8002f32:	bf00      	nop
 8002f34:	372c      	adds	r7, #44	; 0x2c
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bc80      	pop	{r7}
 8002f3a:	4770      	bx	lr
 8002f3c:	40010400 	.word	0x40010400

08002f40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	460b      	mov	r3, r1
 8002f4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	887b      	ldrh	r3, [r7, #2]
 8002f52:	4013      	ands	r3, r2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d002      	beq.n	8002f5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	73fb      	strb	r3, [r7, #15]
 8002f5c:	e001      	b.n	8002f62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3714      	adds	r7, #20
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bc80      	pop	{r7}
 8002f6c:	4770      	bx	lr

08002f6e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b083      	sub	sp, #12
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
 8002f76:	460b      	mov	r3, r1
 8002f78:	807b      	strh	r3, [r7, #2]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f7e:	787b      	ldrb	r3, [r7, #1]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d003      	beq.n	8002f8c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f84:	887a      	ldrh	r2, [r7, #2]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f8a:	e003      	b.n	8002f94 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f8c:	887b      	ldrh	r3, [r7, #2]
 8002f8e:	041a      	lsls	r2, r3, #16
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	611a      	str	r2, [r3, #16]
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bc80      	pop	{r7}
 8002f9c:	4770      	bx	lr

08002f9e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	b085      	sub	sp, #20
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002fb0:	887a      	ldrh	r2, [r7, #2]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	041a      	lsls	r2, r3, #16
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	43d9      	mvns	r1, r3
 8002fbc:	887b      	ldrh	r3, [r7, #2]
 8002fbe:	400b      	ands	r3, r1
 8002fc0:	431a      	orrs	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	611a      	str	r2, [r3, #16]
}
 8002fc6:	bf00      	nop
 8002fc8:	3714      	adds	r7, #20
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr

08002fd0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002fd4:	4b03      	ldr	r3, [pc, #12]	; (8002fe4 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	601a      	str	r2, [r3, #0]
}
 8002fda:	bf00      	nop
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bc80      	pop	{r7}
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	420e0020 	.word	0x420e0020

08002fe8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e26c      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0301 	and.w	r3, r3, #1
 8003002:	2b00      	cmp	r3, #0
 8003004:	f000 8087 	beq.w	8003116 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003008:	4b92      	ldr	r3, [pc, #584]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f003 030c 	and.w	r3, r3, #12
 8003010:	2b04      	cmp	r3, #4
 8003012:	d00c      	beq.n	800302e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003014:	4b8f      	ldr	r3, [pc, #572]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f003 030c 	and.w	r3, r3, #12
 800301c:	2b08      	cmp	r3, #8
 800301e:	d112      	bne.n	8003046 <HAL_RCC_OscConfig+0x5e>
 8003020:	4b8c      	ldr	r3, [pc, #560]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003028:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800302c:	d10b      	bne.n	8003046 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800302e:	4b89      	ldr	r3, [pc, #548]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d06c      	beq.n	8003114 <HAL_RCC_OscConfig+0x12c>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d168      	bne.n	8003114 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e246      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800304e:	d106      	bne.n	800305e <HAL_RCC_OscConfig+0x76>
 8003050:	4b80      	ldr	r3, [pc, #512]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a7f      	ldr	r2, [pc, #508]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003056:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800305a:	6013      	str	r3, [r2, #0]
 800305c:	e02e      	b.n	80030bc <HAL_RCC_OscConfig+0xd4>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d10c      	bne.n	8003080 <HAL_RCC_OscConfig+0x98>
 8003066:	4b7b      	ldr	r3, [pc, #492]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a7a      	ldr	r2, [pc, #488]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 800306c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003070:	6013      	str	r3, [r2, #0]
 8003072:	4b78      	ldr	r3, [pc, #480]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a77      	ldr	r2, [pc, #476]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003078:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800307c:	6013      	str	r3, [r2, #0]
 800307e:	e01d      	b.n	80030bc <HAL_RCC_OscConfig+0xd4>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003088:	d10c      	bne.n	80030a4 <HAL_RCC_OscConfig+0xbc>
 800308a:	4b72      	ldr	r3, [pc, #456]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a71      	ldr	r2, [pc, #452]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003090:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003094:	6013      	str	r3, [r2, #0]
 8003096:	4b6f      	ldr	r3, [pc, #444]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a6e      	ldr	r2, [pc, #440]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 800309c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030a0:	6013      	str	r3, [r2, #0]
 80030a2:	e00b      	b.n	80030bc <HAL_RCC_OscConfig+0xd4>
 80030a4:	4b6b      	ldr	r3, [pc, #428]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a6a      	ldr	r2, [pc, #424]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 80030aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030ae:	6013      	str	r3, [r2, #0]
 80030b0:	4b68      	ldr	r3, [pc, #416]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a67      	ldr	r2, [pc, #412]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 80030b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d013      	beq.n	80030ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c4:	f7fe fdca 	bl	8001c5c <HAL_GetTick>
 80030c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ca:	e008      	b.n	80030de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030cc:	f7fe fdc6 	bl	8001c5c <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b64      	cmp	r3, #100	; 0x64
 80030d8:	d901      	bls.n	80030de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e1fa      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030de:	4b5d      	ldr	r3, [pc, #372]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d0f0      	beq.n	80030cc <HAL_RCC_OscConfig+0xe4>
 80030ea:	e014      	b.n	8003116 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ec:	f7fe fdb6 	bl	8001c5c <HAL_GetTick>
 80030f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030f2:	e008      	b.n	8003106 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030f4:	f7fe fdb2 	bl	8001c5c <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	2b64      	cmp	r3, #100	; 0x64
 8003100:	d901      	bls.n	8003106 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e1e6      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003106:	4b53      	ldr	r3, [pc, #332]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1f0      	bne.n	80030f4 <HAL_RCC_OscConfig+0x10c>
 8003112:	e000      	b.n	8003116 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003114:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d063      	beq.n	80031ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003122:	4b4c      	ldr	r3, [pc, #304]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f003 030c 	and.w	r3, r3, #12
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00b      	beq.n	8003146 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800312e:	4b49      	ldr	r3, [pc, #292]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f003 030c 	and.w	r3, r3, #12
 8003136:	2b08      	cmp	r3, #8
 8003138:	d11c      	bne.n	8003174 <HAL_RCC_OscConfig+0x18c>
 800313a:	4b46      	ldr	r3, [pc, #280]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d116      	bne.n	8003174 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003146:	4b43      	ldr	r3, [pc, #268]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d005      	beq.n	800315e <HAL_RCC_OscConfig+0x176>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	691b      	ldr	r3, [r3, #16]
 8003156:	2b01      	cmp	r3, #1
 8003158:	d001      	beq.n	800315e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e1ba      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800315e:	4b3d      	ldr	r3, [pc, #244]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	00db      	lsls	r3, r3, #3
 800316c:	4939      	ldr	r1, [pc, #228]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 800316e:	4313      	orrs	r3, r2
 8003170:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003172:	e03a      	b.n	80031ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	691b      	ldr	r3, [r3, #16]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d020      	beq.n	80031be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800317c:	4b36      	ldr	r3, [pc, #216]	; (8003258 <HAL_RCC_OscConfig+0x270>)
 800317e:	2201      	movs	r2, #1
 8003180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003182:	f7fe fd6b 	bl	8001c5c <HAL_GetTick>
 8003186:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003188:	e008      	b.n	800319c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800318a:	f7fe fd67 	bl	8001c5c <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	2b02      	cmp	r3, #2
 8003196:	d901      	bls.n	800319c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003198:	2303      	movs	r3, #3
 800319a:	e19b      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800319c:	4b2d      	ldr	r3, [pc, #180]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0302 	and.w	r3, r3, #2
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d0f0      	beq.n	800318a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031a8:	4b2a      	ldr	r3, [pc, #168]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	695b      	ldr	r3, [r3, #20]
 80031b4:	00db      	lsls	r3, r3, #3
 80031b6:	4927      	ldr	r1, [pc, #156]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	600b      	str	r3, [r1, #0]
 80031bc:	e015      	b.n	80031ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031be:	4b26      	ldr	r3, [pc, #152]	; (8003258 <HAL_RCC_OscConfig+0x270>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c4:	f7fe fd4a 	bl	8001c5c <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031cc:	f7fe fd46 	bl	8001c5c <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e17a      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031de:	4b1d      	ldr	r3, [pc, #116]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1f0      	bne.n	80031cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0308 	and.w	r3, r3, #8
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d03a      	beq.n	800326c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d019      	beq.n	8003232 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031fe:	4b17      	ldr	r3, [pc, #92]	; (800325c <HAL_RCC_OscConfig+0x274>)
 8003200:	2201      	movs	r2, #1
 8003202:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003204:	f7fe fd2a 	bl	8001c5c <HAL_GetTick>
 8003208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800320a:	e008      	b.n	800321e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800320c:	f7fe fd26 	bl	8001c5c <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	2b02      	cmp	r3, #2
 8003218:	d901      	bls.n	800321e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e15a      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800321e:	4b0d      	ldr	r3, [pc, #52]	; (8003254 <HAL_RCC_OscConfig+0x26c>)
 8003220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d0f0      	beq.n	800320c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800322a:	2001      	movs	r0, #1
 800322c:	f000 fad8 	bl	80037e0 <RCC_Delay>
 8003230:	e01c      	b.n	800326c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003232:	4b0a      	ldr	r3, [pc, #40]	; (800325c <HAL_RCC_OscConfig+0x274>)
 8003234:	2200      	movs	r2, #0
 8003236:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003238:	f7fe fd10 	bl	8001c5c <HAL_GetTick>
 800323c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800323e:	e00f      	b.n	8003260 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003240:	f7fe fd0c 	bl	8001c5c <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b02      	cmp	r3, #2
 800324c:	d908      	bls.n	8003260 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e140      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
 8003252:	bf00      	nop
 8003254:	40021000 	.word	0x40021000
 8003258:	42420000 	.word	0x42420000
 800325c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003260:	4b9e      	ldr	r3, [pc, #632]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003264:	f003 0302 	and.w	r3, r3, #2
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1e9      	bne.n	8003240 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0304 	and.w	r3, r3, #4
 8003274:	2b00      	cmp	r3, #0
 8003276:	f000 80a6 	beq.w	80033c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800327a:	2300      	movs	r3, #0
 800327c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800327e:	4b97      	ldr	r3, [pc, #604]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003280:	69db      	ldr	r3, [r3, #28]
 8003282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d10d      	bne.n	80032a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800328a:	4b94      	ldr	r3, [pc, #592]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	4a93      	ldr	r2, [pc, #588]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003290:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003294:	61d3      	str	r3, [r2, #28]
 8003296:	4b91      	ldr	r3, [pc, #580]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800329e:	60bb      	str	r3, [r7, #8]
 80032a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032a2:	2301      	movs	r3, #1
 80032a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032a6:	4b8e      	ldr	r3, [pc, #568]	; (80034e0 <HAL_RCC_OscConfig+0x4f8>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d118      	bne.n	80032e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032b2:	4b8b      	ldr	r3, [pc, #556]	; (80034e0 <HAL_RCC_OscConfig+0x4f8>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a8a      	ldr	r2, [pc, #552]	; (80034e0 <HAL_RCC_OscConfig+0x4f8>)
 80032b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032be:	f7fe fccd 	bl	8001c5c <HAL_GetTick>
 80032c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032c4:	e008      	b.n	80032d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032c6:	f7fe fcc9 	bl	8001c5c <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b64      	cmp	r3, #100	; 0x64
 80032d2:	d901      	bls.n	80032d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e0fd      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032d8:	4b81      	ldr	r3, [pc, #516]	; (80034e0 <HAL_RCC_OscConfig+0x4f8>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d0f0      	beq.n	80032c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d106      	bne.n	80032fa <HAL_RCC_OscConfig+0x312>
 80032ec:	4b7b      	ldr	r3, [pc, #492]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	4a7a      	ldr	r2, [pc, #488]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	6213      	str	r3, [r2, #32]
 80032f8:	e02d      	b.n	8003356 <HAL_RCC_OscConfig+0x36e>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10c      	bne.n	800331c <HAL_RCC_OscConfig+0x334>
 8003302:	4b76      	ldr	r3, [pc, #472]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003304:	6a1b      	ldr	r3, [r3, #32]
 8003306:	4a75      	ldr	r2, [pc, #468]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003308:	f023 0301 	bic.w	r3, r3, #1
 800330c:	6213      	str	r3, [r2, #32]
 800330e:	4b73      	ldr	r3, [pc, #460]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003310:	6a1b      	ldr	r3, [r3, #32]
 8003312:	4a72      	ldr	r2, [pc, #456]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003314:	f023 0304 	bic.w	r3, r3, #4
 8003318:	6213      	str	r3, [r2, #32]
 800331a:	e01c      	b.n	8003356 <HAL_RCC_OscConfig+0x36e>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	2b05      	cmp	r3, #5
 8003322:	d10c      	bne.n	800333e <HAL_RCC_OscConfig+0x356>
 8003324:	4b6d      	ldr	r3, [pc, #436]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003326:	6a1b      	ldr	r3, [r3, #32]
 8003328:	4a6c      	ldr	r2, [pc, #432]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 800332a:	f043 0304 	orr.w	r3, r3, #4
 800332e:	6213      	str	r3, [r2, #32]
 8003330:	4b6a      	ldr	r3, [pc, #424]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003332:	6a1b      	ldr	r3, [r3, #32]
 8003334:	4a69      	ldr	r2, [pc, #420]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003336:	f043 0301 	orr.w	r3, r3, #1
 800333a:	6213      	str	r3, [r2, #32]
 800333c:	e00b      	b.n	8003356 <HAL_RCC_OscConfig+0x36e>
 800333e:	4b67      	ldr	r3, [pc, #412]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	4a66      	ldr	r2, [pc, #408]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003344:	f023 0301 	bic.w	r3, r3, #1
 8003348:	6213      	str	r3, [r2, #32]
 800334a:	4b64      	ldr	r3, [pc, #400]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	4a63      	ldr	r2, [pc, #396]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003350:	f023 0304 	bic.w	r3, r3, #4
 8003354:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d015      	beq.n	800338a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800335e:	f7fe fc7d 	bl	8001c5c <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003364:	e00a      	b.n	800337c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003366:	f7fe fc79 	bl	8001c5c <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	f241 3288 	movw	r2, #5000	; 0x1388
 8003374:	4293      	cmp	r3, r2
 8003376:	d901      	bls.n	800337c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e0ab      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800337c:	4b57      	ldr	r3, [pc, #348]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 800337e:	6a1b      	ldr	r3, [r3, #32]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b00      	cmp	r3, #0
 8003386:	d0ee      	beq.n	8003366 <HAL_RCC_OscConfig+0x37e>
 8003388:	e014      	b.n	80033b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800338a:	f7fe fc67 	bl	8001c5c <HAL_GetTick>
 800338e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003390:	e00a      	b.n	80033a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003392:	f7fe fc63 	bl	8001c5c <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	f241 3288 	movw	r2, #5000	; 0x1388
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e095      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033a8:	4b4c      	ldr	r3, [pc, #304]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 80033aa:	6a1b      	ldr	r3, [r3, #32]
 80033ac:	f003 0302 	and.w	r3, r3, #2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1ee      	bne.n	8003392 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80033b4:	7dfb      	ldrb	r3, [r7, #23]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d105      	bne.n	80033c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033ba:	4b48      	ldr	r3, [pc, #288]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	4a47      	ldr	r2, [pc, #284]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 80033c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	f000 8081 	beq.w	80034d2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033d0:	4b42      	ldr	r3, [pc, #264]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f003 030c 	and.w	r3, r3, #12
 80033d8:	2b08      	cmp	r3, #8
 80033da:	d061      	beq.n	80034a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	69db      	ldr	r3, [r3, #28]
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d146      	bne.n	8003472 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033e4:	4b3f      	ldr	r3, [pc, #252]	; (80034e4 <HAL_RCC_OscConfig+0x4fc>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ea:	f7fe fc37 	bl	8001c5c <HAL_GetTick>
 80033ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033f0:	e008      	b.n	8003404 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033f2:	f7fe fc33 	bl	8001c5c <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d901      	bls.n	8003404 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e067      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003404:	4b35      	ldr	r3, [pc, #212]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d1f0      	bne.n	80033f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003418:	d108      	bne.n	800342c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800341a:	4b30      	ldr	r3, [pc, #192]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	492d      	ldr	r1, [pc, #180]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003428:	4313      	orrs	r3, r2
 800342a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800342c:	4b2b      	ldr	r3, [pc, #172]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a19      	ldr	r1, [r3, #32]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343c:	430b      	orrs	r3, r1
 800343e:	4927      	ldr	r1, [pc, #156]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003440:	4313      	orrs	r3, r2
 8003442:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003444:	4b27      	ldr	r3, [pc, #156]	; (80034e4 <HAL_RCC_OscConfig+0x4fc>)
 8003446:	2201      	movs	r2, #1
 8003448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344a:	f7fe fc07 	bl	8001c5c <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003450:	e008      	b.n	8003464 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003452:	f7fe fc03 	bl	8001c5c <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d901      	bls.n	8003464 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e037      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003464:	4b1d      	ldr	r3, [pc, #116]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d0f0      	beq.n	8003452 <HAL_RCC_OscConfig+0x46a>
 8003470:	e02f      	b.n	80034d2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003472:	4b1c      	ldr	r3, [pc, #112]	; (80034e4 <HAL_RCC_OscConfig+0x4fc>)
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003478:	f7fe fbf0 	bl	8001c5c <HAL_GetTick>
 800347c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800347e:	e008      	b.n	8003492 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003480:	f7fe fbec 	bl	8001c5c <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b02      	cmp	r3, #2
 800348c:	d901      	bls.n	8003492 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e020      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003492:	4b12      	ldr	r3, [pc, #72]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1f0      	bne.n	8003480 <HAL_RCC_OscConfig+0x498>
 800349e:	e018      	b.n	80034d2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d101      	bne.n	80034ac <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e013      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80034ac:	4b0b      	ldr	r3, [pc, #44]	; (80034dc <HAL_RCC_OscConfig+0x4f4>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d106      	bne.n	80034ce <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d001      	beq.n	80034d2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e000      	b.n	80034d4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3718      	adds	r7, #24
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	40021000 	.word	0x40021000
 80034e0:	40007000 	.word	0x40007000
 80034e4:	42420060 	.word	0x42420060

080034e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d101      	bne.n	80034fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e0d0      	b.n	800369e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034fc:	4b6a      	ldr	r3, [pc, #424]	; (80036a8 <HAL_RCC_ClockConfig+0x1c0>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	683a      	ldr	r2, [r7, #0]
 8003506:	429a      	cmp	r2, r3
 8003508:	d910      	bls.n	800352c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800350a:	4b67      	ldr	r3, [pc, #412]	; (80036a8 <HAL_RCC_ClockConfig+0x1c0>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f023 0207 	bic.w	r2, r3, #7
 8003512:	4965      	ldr	r1, [pc, #404]	; (80036a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	4313      	orrs	r3, r2
 8003518:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800351a:	4b63      	ldr	r3, [pc, #396]	; (80036a8 <HAL_RCC_ClockConfig+0x1c0>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0307 	and.w	r3, r3, #7
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	429a      	cmp	r2, r3
 8003526:	d001      	beq.n	800352c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e0b8      	b.n	800369e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0302 	and.w	r3, r3, #2
 8003534:	2b00      	cmp	r3, #0
 8003536:	d020      	beq.n	800357a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0304 	and.w	r3, r3, #4
 8003540:	2b00      	cmp	r3, #0
 8003542:	d005      	beq.n	8003550 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003544:	4b59      	ldr	r3, [pc, #356]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	4a58      	ldr	r2, [pc, #352]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 800354a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800354e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0308 	and.w	r3, r3, #8
 8003558:	2b00      	cmp	r3, #0
 800355a:	d005      	beq.n	8003568 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800355c:	4b53      	ldr	r3, [pc, #332]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	4a52      	ldr	r2, [pc, #328]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 8003562:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003566:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003568:	4b50      	ldr	r3, [pc, #320]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	494d      	ldr	r1, [pc, #308]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 8003576:	4313      	orrs	r3, r2
 8003578:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b00      	cmp	r3, #0
 8003584:	d040      	beq.n	8003608 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	2b01      	cmp	r3, #1
 800358c:	d107      	bne.n	800359e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800358e:	4b47      	ldr	r3, [pc, #284]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d115      	bne.n	80035c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e07f      	b.n	800369e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d107      	bne.n	80035b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035a6:	4b41      	ldr	r3, [pc, #260]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d109      	bne.n	80035c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e073      	b.n	800369e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b6:	4b3d      	ldr	r3, [pc, #244]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e06b      	b.n	800369e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035c6:	4b39      	ldr	r3, [pc, #228]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f023 0203 	bic.w	r2, r3, #3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	4936      	ldr	r1, [pc, #216]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035d8:	f7fe fb40 	bl	8001c5c <HAL_GetTick>
 80035dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035de:	e00a      	b.n	80035f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035e0:	f7fe fb3c 	bl	8001c5c <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e053      	b.n	800369e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035f6:	4b2d      	ldr	r3, [pc, #180]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f003 020c 	and.w	r2, r3, #12
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	429a      	cmp	r2, r3
 8003606:	d1eb      	bne.n	80035e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003608:	4b27      	ldr	r3, [pc, #156]	; (80036a8 <HAL_RCC_ClockConfig+0x1c0>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0307 	and.w	r3, r3, #7
 8003610:	683a      	ldr	r2, [r7, #0]
 8003612:	429a      	cmp	r2, r3
 8003614:	d210      	bcs.n	8003638 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003616:	4b24      	ldr	r3, [pc, #144]	; (80036a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f023 0207 	bic.w	r2, r3, #7
 800361e:	4922      	ldr	r1, [pc, #136]	; (80036a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	4313      	orrs	r3, r2
 8003624:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003626:	4b20      	ldr	r3, [pc, #128]	; (80036a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0307 	and.w	r3, r3, #7
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	429a      	cmp	r2, r3
 8003632:	d001      	beq.n	8003638 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e032      	b.n	800369e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0304 	and.w	r3, r3, #4
 8003640:	2b00      	cmp	r3, #0
 8003642:	d008      	beq.n	8003656 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003644:	4b19      	ldr	r3, [pc, #100]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	4916      	ldr	r1, [pc, #88]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 8003652:	4313      	orrs	r3, r2
 8003654:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0308 	and.w	r3, r3, #8
 800365e:	2b00      	cmp	r3, #0
 8003660:	d009      	beq.n	8003676 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003662:	4b12      	ldr	r3, [pc, #72]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	490e      	ldr	r1, [pc, #56]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 8003672:	4313      	orrs	r3, r2
 8003674:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003676:	f000 f821 	bl	80036bc <HAL_RCC_GetSysClockFreq>
 800367a:	4602      	mov	r2, r0
 800367c:	4b0b      	ldr	r3, [pc, #44]	; (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	091b      	lsrs	r3, r3, #4
 8003682:	f003 030f 	and.w	r3, r3, #15
 8003686:	490a      	ldr	r1, [pc, #40]	; (80036b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003688:	5ccb      	ldrb	r3, [r1, r3]
 800368a:	fa22 f303 	lsr.w	r3, r2, r3
 800368e:	4a09      	ldr	r2, [pc, #36]	; (80036b4 <HAL_RCC_ClockConfig+0x1cc>)
 8003690:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003692:	4b09      	ldr	r3, [pc, #36]	; (80036b8 <HAL_RCC_ClockConfig+0x1d0>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4618      	mov	r0, r3
 8003698:	f7fe fa9e 	bl	8001bd8 <HAL_InitTick>

  return HAL_OK;
 800369c:	2300      	movs	r3, #0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	40022000 	.word	0x40022000
 80036ac:	40021000 	.word	0x40021000
 80036b0:	08005d2c 	.word	0x08005d2c
 80036b4:	20000000 	.word	0x20000000
 80036b8:	20000004 	.word	0x20000004

080036bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036bc:	b490      	push	{r4, r7}
 80036be:	b08a      	sub	sp, #40	; 0x28
 80036c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80036c2:	4b2a      	ldr	r3, [pc, #168]	; (800376c <HAL_RCC_GetSysClockFreq+0xb0>)
 80036c4:	1d3c      	adds	r4, r7, #4
 80036c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80036cc:	f240 2301 	movw	r3, #513	; 0x201
 80036d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	61fb      	str	r3, [r7, #28]
 80036d6:	2300      	movs	r3, #0
 80036d8:	61bb      	str	r3, [r7, #24]
 80036da:	2300      	movs	r3, #0
 80036dc:	627b      	str	r3, [r7, #36]	; 0x24
 80036de:	2300      	movs	r3, #0
 80036e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80036e2:	2300      	movs	r3, #0
 80036e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80036e6:	4b22      	ldr	r3, [pc, #136]	; (8003770 <HAL_RCC_GetSysClockFreq+0xb4>)
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	f003 030c 	and.w	r3, r3, #12
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d002      	beq.n	80036fc <HAL_RCC_GetSysClockFreq+0x40>
 80036f6:	2b08      	cmp	r3, #8
 80036f8:	d003      	beq.n	8003702 <HAL_RCC_GetSysClockFreq+0x46>
 80036fa:	e02d      	b.n	8003758 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036fc:	4b1d      	ldr	r3, [pc, #116]	; (8003774 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036fe:	623b      	str	r3, [r7, #32]
      break;
 8003700:	e02d      	b.n	800375e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	0c9b      	lsrs	r3, r3, #18
 8003706:	f003 030f 	and.w	r3, r3, #15
 800370a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800370e:	4413      	add	r3, r2
 8003710:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003714:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d013      	beq.n	8003748 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003720:	4b13      	ldr	r3, [pc, #76]	; (8003770 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	0c5b      	lsrs	r3, r3, #17
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800372e:	4413      	add	r3, r2
 8003730:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003734:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	4a0e      	ldr	r2, [pc, #56]	; (8003774 <HAL_RCC_GetSysClockFreq+0xb8>)
 800373a:	fb02 f203 	mul.w	r2, r2, r3
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	fbb2 f3f3 	udiv	r3, r2, r3
 8003744:	627b      	str	r3, [r7, #36]	; 0x24
 8003746:	e004      	b.n	8003752 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	4a0b      	ldr	r2, [pc, #44]	; (8003778 <HAL_RCC_GetSysClockFreq+0xbc>)
 800374c:	fb02 f303 	mul.w	r3, r2, r3
 8003750:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003754:	623b      	str	r3, [r7, #32]
      break;
 8003756:	e002      	b.n	800375e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003758:	4b06      	ldr	r3, [pc, #24]	; (8003774 <HAL_RCC_GetSysClockFreq+0xb8>)
 800375a:	623b      	str	r3, [r7, #32]
      break;
 800375c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800375e:	6a3b      	ldr	r3, [r7, #32]
}
 8003760:	4618      	mov	r0, r3
 8003762:	3728      	adds	r7, #40	; 0x28
 8003764:	46bd      	mov	sp, r7
 8003766:	bc90      	pop	{r4, r7}
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	08005d0c 	.word	0x08005d0c
 8003770:	40021000 	.word	0x40021000
 8003774:	007a1200 	.word	0x007a1200
 8003778:	003d0900 	.word	0x003d0900

0800377c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003780:	4b02      	ldr	r3, [pc, #8]	; (800378c <HAL_RCC_GetHCLKFreq+0x10>)
 8003782:	681b      	ldr	r3, [r3, #0]
}
 8003784:	4618      	mov	r0, r3
 8003786:	46bd      	mov	sp, r7
 8003788:	bc80      	pop	{r7}
 800378a:	4770      	bx	lr
 800378c:	20000000 	.word	0x20000000

08003790 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003794:	f7ff fff2 	bl	800377c <HAL_RCC_GetHCLKFreq>
 8003798:	4602      	mov	r2, r0
 800379a:	4b05      	ldr	r3, [pc, #20]	; (80037b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	0a1b      	lsrs	r3, r3, #8
 80037a0:	f003 0307 	and.w	r3, r3, #7
 80037a4:	4903      	ldr	r1, [pc, #12]	; (80037b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037a6:	5ccb      	ldrb	r3, [r1, r3]
 80037a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40021000 	.word	0x40021000
 80037b4:	08005d3c 	.word	0x08005d3c

080037b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037bc:	f7ff ffde 	bl	800377c <HAL_RCC_GetHCLKFreq>
 80037c0:	4602      	mov	r2, r0
 80037c2:	4b05      	ldr	r3, [pc, #20]	; (80037d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	0adb      	lsrs	r3, r3, #11
 80037c8:	f003 0307 	and.w	r3, r3, #7
 80037cc:	4903      	ldr	r1, [pc, #12]	; (80037dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80037ce:	5ccb      	ldrb	r3, [r1, r3]
 80037d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	40021000 	.word	0x40021000
 80037dc:	08005d3c 	.word	0x08005d3c

080037e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80037e8:	4b0a      	ldr	r3, [pc, #40]	; (8003814 <RCC_Delay+0x34>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a0a      	ldr	r2, [pc, #40]	; (8003818 <RCC_Delay+0x38>)
 80037ee:	fba2 2303 	umull	r2, r3, r2, r3
 80037f2:	0a5b      	lsrs	r3, r3, #9
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	fb02 f303 	mul.w	r3, r2, r3
 80037fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80037fc:	bf00      	nop
  }
  while (Delay --);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	1e5a      	subs	r2, r3, #1
 8003802:	60fa      	str	r2, [r7, #12]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1f9      	bne.n	80037fc <RCC_Delay+0x1c>
}
 8003808:	bf00      	nop
 800380a:	bf00      	nop
 800380c:	3714      	adds	r7, #20
 800380e:	46bd      	mov	sp, r7
 8003810:	bc80      	pop	{r7}
 8003812:	4770      	bx	lr
 8003814:	20000000 	.word	0x20000000
 8003818:	10624dd3 	.word	0x10624dd3

0800381c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003824:	2300      	movs	r3, #0
 8003826:	613b      	str	r3, [r7, #16]
 8003828:	2300      	movs	r3, #0
 800382a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b00      	cmp	r3, #0
 8003836:	d07d      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003838:	2300      	movs	r3, #0
 800383a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800383c:	4b4f      	ldr	r3, [pc, #316]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800383e:	69db      	ldr	r3, [r3, #28]
 8003840:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d10d      	bne.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003848:	4b4c      	ldr	r3, [pc, #304]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800384a:	69db      	ldr	r3, [r3, #28]
 800384c:	4a4b      	ldr	r2, [pc, #300]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800384e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003852:	61d3      	str	r3, [r2, #28]
 8003854:	4b49      	ldr	r3, [pc, #292]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003856:	69db      	ldr	r3, [r3, #28]
 8003858:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800385c:	60bb      	str	r3, [r7, #8]
 800385e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003860:	2301      	movs	r3, #1
 8003862:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003864:	4b46      	ldr	r3, [pc, #280]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800386c:	2b00      	cmp	r3, #0
 800386e:	d118      	bne.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003870:	4b43      	ldr	r3, [pc, #268]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a42      	ldr	r2, [pc, #264]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003876:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800387a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800387c:	f7fe f9ee 	bl	8001c5c <HAL_GetTick>
 8003880:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003882:	e008      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003884:	f7fe f9ea 	bl	8001c5c <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	2b64      	cmp	r3, #100	; 0x64
 8003890:	d901      	bls.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e06d      	b.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003896:	4b3a      	ldr	r3, [pc, #232]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d0f0      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038a2:	4b36      	ldr	r3, [pc, #216]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038aa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d02e      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d027      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038c0:	4b2e      	ldr	r3, [pc, #184]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038c8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038ca:	4b2e      	ldr	r3, [pc, #184]	; (8003984 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038cc:	2201      	movs	r2, #1
 80038ce:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038d0:	4b2c      	ldr	r3, [pc, #176]	; (8003984 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038d6:	4a29      	ldr	r2, [pc, #164]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d014      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e6:	f7fe f9b9 	bl	8001c5c <HAL_GetTick>
 80038ea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038ec:	e00a      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ee:	f7fe f9b5 	bl	8001c5c <HAL_GetTick>
 80038f2:	4602      	mov	r2, r0
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d901      	bls.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e036      	b.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003904:	4b1d      	ldr	r3, [pc, #116]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003906:	6a1b      	ldr	r3, [r3, #32]
 8003908:	f003 0302 	and.w	r3, r3, #2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d0ee      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003910:	4b1a      	ldr	r3, [pc, #104]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003912:	6a1b      	ldr	r3, [r3, #32]
 8003914:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	4917      	ldr	r1, [pc, #92]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800391e:	4313      	orrs	r3, r2
 8003920:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003922:	7dfb      	ldrb	r3, [r7, #23]
 8003924:	2b01      	cmp	r3, #1
 8003926:	d105      	bne.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003928:	4b14      	ldr	r3, [pc, #80]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800392a:	69db      	ldr	r3, [r3, #28]
 800392c:	4a13      	ldr	r2, [pc, #76]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800392e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003932:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0302 	and.w	r3, r3, #2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d008      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003940:	4b0e      	ldr	r3, [pc, #56]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	490b      	ldr	r1, [pc, #44]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800394e:	4313      	orrs	r3, r2
 8003950:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0310 	and.w	r3, r3, #16
 800395a:	2b00      	cmp	r3, #0
 800395c:	d008      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800395e:	4b07      	ldr	r3, [pc, #28]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	4904      	ldr	r1, [pc, #16]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396c:	4313      	orrs	r3, r2
 800396e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3718      	adds	r7, #24
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	40021000 	.word	0x40021000
 8003980:	40007000 	.word	0x40007000
 8003984:	42420440 	.word	0x42420440

08003988 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003988:	b590      	push	{r4, r7, lr}
 800398a:	b08d      	sub	sp, #52	; 0x34
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003990:	4b5a      	ldr	r3, [pc, #360]	; (8003afc <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003992:	f107 040c 	add.w	r4, r7, #12
 8003996:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003998:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800399c:	f240 2301 	movw	r3, #513	; 0x201
 80039a0:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80039a2:	2300      	movs	r3, #0
 80039a4:	627b      	str	r3, [r7, #36]	; 0x24
 80039a6:	2300      	movs	r3, #0
 80039a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039aa:	2300      	movs	r3, #0
 80039ac:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	61fb      	str	r3, [r7, #28]
 80039b2:	2300      	movs	r3, #0
 80039b4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b10      	cmp	r3, #16
 80039ba:	d00a      	beq.n	80039d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b10      	cmp	r3, #16
 80039c0:	f200 8091 	bhi.w	8003ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d04c      	beq.n	8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d07c      	beq.n	8003aca <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80039d0:	e089      	b.n	8003ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 80039d2:	4b4b      	ldr	r3, [pc, #300]	; (8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80039d8:	4b49      	ldr	r3, [pc, #292]	; (8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 8082 	beq.w	8003aea <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	0c9b      	lsrs	r3, r3, #18
 80039ea:	f003 030f 	and.w	r3, r3, #15
 80039ee:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80039f2:	4413      	add	r3, r2
 80039f4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80039f8:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d018      	beq.n	8003a36 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a04:	4b3e      	ldr	r3, [pc, #248]	; (8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	0c5b      	lsrs	r3, r3, #17
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003a12:	4413      	add	r3, r2
 8003a14:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003a18:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d00d      	beq.n	8003a40 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003a24:	4a37      	ldr	r2, [pc, #220]	; (8003b04 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8003a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a28:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a2c:	6a3b      	ldr	r3, [r7, #32]
 8003a2e:	fb02 f303 	mul.w	r3, r2, r3
 8003a32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a34:	e004      	b.n	8003a40 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a36:	6a3b      	ldr	r3, [r7, #32]
 8003a38:	4a33      	ldr	r2, [pc, #204]	; (8003b08 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8003a3a:	fb02 f303 	mul.w	r3, r2, r3
 8003a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003a40:	4b2f      	ldr	r3, [pc, #188]	; (8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a4c:	d102      	bne.n	8003a54 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8003a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a50:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003a52:	e04a      	b.n	8003aea <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8003a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a56:	005b      	lsls	r3, r3, #1
 8003a58:	4a2c      	ldr	r2, [pc, #176]	; (8003b0c <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8003a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5e:	085b      	lsrs	r3, r3, #1
 8003a60:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003a62:	e042      	b.n	8003aea <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8003a64:	4b26      	ldr	r3, [pc, #152]	; (8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a74:	d108      	bne.n	8003a88 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d003      	beq.n	8003a88 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8003a80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a84:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a86:	e01f      	b.n	8003ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a92:	d109      	bne.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8003a94:	4b1a      	ldr	r3, [pc, #104]	; (8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a98:	f003 0302 	and.w	r3, r3, #2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d003      	beq.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8003aa0:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003aa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8003aa6:	e00f      	b.n	8003ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003aae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ab2:	d11c      	bne.n	8003aee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8003ab4:	4b12      	ldr	r3, [pc, #72]	; (8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d016      	beq.n	8003aee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8003ac0:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003ac4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003ac6:	e012      	b.n	8003aee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8003ac8:	e011      	b.n	8003aee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003aca:	f7ff fe75 	bl	80037b8 <HAL_RCC_GetPCLK2Freq>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	4b0b      	ldr	r3, [pc, #44]	; (8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	0b9b      	lsrs	r3, r3, #14
 8003ad6:	f003 0303 	and.w	r3, r3, #3
 8003ada:	3301      	adds	r3, #1
 8003adc:	005b      	lsls	r3, r3, #1
 8003ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003ae4:	e004      	b.n	8003af0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8003ae6:	bf00      	nop
 8003ae8:	e002      	b.n	8003af0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8003aea:	bf00      	nop
 8003aec:	e000      	b.n	8003af0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8003aee:	bf00      	nop
    }
  }
  return (frequency);
 8003af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3734      	adds	r7, #52	; 0x34
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd90      	pop	{r4, r7, pc}
 8003afa:	bf00      	nop
 8003afc:	08005d1c 	.word	0x08005d1c
 8003b00:	40021000 	.word	0x40021000
 8003b04:	007a1200 	.word	0x007a1200
 8003b08:	003d0900 	.word	0x003d0900
 8003b0c:	aaaaaaab 	.word	0xaaaaaaab

08003b10 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e084      	b.n	8003c30 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	7c5b      	ldrb	r3, [r3, #17]
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d105      	bne.n	8003b3c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7fd fe8c 	bl	8001854 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2202      	movs	r2, #2
 8003b40:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 faf4 	bl	8004130 <HAL_RTC_WaitForSynchro>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d004      	beq.n	8003b58 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2204      	movs	r2, #4
 8003b52:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e06b      	b.n	8003c30 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f000 fbad 	bl	80042b8 <RTC_EnterInitMode>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d004      	beq.n	8003b6e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2204      	movs	r2, #4
 8003b68:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e060      	b.n	8003c30 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f022 0207 	bic.w	r2, r2, #7
 8003b7c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d005      	beq.n	8003b92 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003b86:	4b2c      	ldr	r3, [pc, #176]	; (8003c38 <HAL_RTC_Init+0x128>)
 8003b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8a:	4a2b      	ldr	r2, [pc, #172]	; (8003c38 <HAL_RTC_Init+0x128>)
 8003b8c:	f023 0301 	bic.w	r3, r3, #1
 8003b90:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003b92:	4b29      	ldr	r3, [pc, #164]	; (8003c38 <HAL_RTC_Init+0x128>)
 8003b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b96:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	4926      	ldr	r1, [pc, #152]	; (8003c38 <HAL_RTC_Init+0x128>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bac:	d003      	beq.n	8003bb6 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	60fb      	str	r3, [r7, #12]
 8003bb4:	e00e      	b.n	8003bd4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003bb6:	2001      	movs	r0, #1
 8003bb8:	f7ff fee6 	bl	8003988 <HAL_RCCEx_GetPeriphCLKFreq>
 8003bbc:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d104      	bne.n	8003bce <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2204      	movs	r2, #4
 8003bc8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e030      	b.n	8003c30 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	3b01      	subs	r3, #1
 8003bd2:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f023 010f 	bic.w	r1, r3, #15
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	0c1a      	lsrs	r2, r3, #16
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	430a      	orrs	r2, r1
 8003be8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	0c1b      	lsrs	r3, r3, #16
 8003bf2:	041b      	lsls	r3, r3, #16
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	b291      	uxth	r1, r2
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	6812      	ldr	r2, [r2, #0]
 8003bfc:	430b      	orrs	r3, r1
 8003bfe:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 fb81 	bl	8004308 <RTC_ExitInitMode>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d004      	beq.n	8003c16 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2204      	movs	r2, #4
 8003c10:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e00c      	b.n	8003c30 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2201      	movs	r2, #1
 8003c26:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
  }
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3710      	adds	r7, #16
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40006c00 	.word	0x40006c00

08003c3c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003c3c:	b590      	push	{r4, r7, lr}
 8003c3e:	b087      	sub	sp, #28
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	617b      	str	r3, [r7, #20]
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d002      	beq.n	8003c5c <HAL_RTC_SetTime+0x20>
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d101      	bne.n	8003c60 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e080      	b.n	8003d62 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	7c1b      	ldrb	r3, [r3, #16]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d101      	bne.n	8003c6c <HAL_RTC_SetTime+0x30>
 8003c68:	2302      	movs	r3, #2
 8003c6a:	e07a      	b.n	8003d62 <HAL_RTC_SetTime+0x126>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2202      	movs	r2, #2
 8003c76:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d113      	bne.n	8003ca6 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	461a      	mov	r2, r3
 8003c84:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003c88:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	785b      	ldrb	r3, [r3, #1]
 8003c90:	4619      	mov	r1, r3
 8003c92:	460b      	mov	r3, r1
 8003c94:	011b      	lsls	r3, r3, #4
 8003c96:	1a5b      	subs	r3, r3, r1
 8003c98:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003c9a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003c9c:	68ba      	ldr	r2, [r7, #8]
 8003c9e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003ca0:	4413      	add	r3, r2
 8003ca2:	617b      	str	r3, [r7, #20]
 8003ca4:	e01e      	b.n	8003ce4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f000 fb71 	bl	8004392 <RTC_Bcd2ToByte>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	461a      	mov	r2, r3
 8003cb4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003cb8:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	785b      	ldrb	r3, [r3, #1]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f000 fb66 	bl	8004392 <RTC_Bcd2ToByte>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	461a      	mov	r2, r3
 8003cca:	4613      	mov	r3, r2
 8003ccc:	011b      	lsls	r3, r3, #4
 8003cce:	1a9b      	subs	r3, r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003cd2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	789b      	ldrb	r3, [r3, #2]
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f000 fb5a 	bl	8004392 <RTC_Bcd2ToByte>
 8003cde:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003ce0:	4423      	add	r3, r4
 8003ce2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003ce4:	6979      	ldr	r1, [r7, #20]
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f000 fa7f 	bl	80041ea <RTC_WriteTimeCounter>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d007      	beq.n	8003d02 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2204      	movs	r2, #4
 8003cf6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e02f      	b.n	8003d62 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 0205 	bic.w	r2, r2, #5
 8003d10:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f000 fa90 	bl	8004238 <RTC_ReadAlarmCounter>
 8003d18:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d20:	d018      	beq.n	8003d54 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003d22:	693a      	ldr	r2, [r7, #16]
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d214      	bcs.n	8003d54 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003d30:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003d34:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003d36:	6939      	ldr	r1, [r7, #16]
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f000 fa96 	bl	800426a <RTC_WriteAlarmCounter>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d007      	beq.n	8003d54 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2204      	movs	r2, #4
 8003d48:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e006      	b.n	8003d62 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2201      	movs	r2, #1
 8003d58:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003d60:	2300      	movs	r3, #0
  }
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	371c      	adds	r7, #28
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd90      	pop	{r4, r7, pc}
	...

08003d6c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b088      	sub	sp, #32
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	61bb      	str	r3, [r7, #24]
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	61fb      	str	r3, [r7, #28]
 8003d80:	2300      	movs	r3, #0
 8003d82:	617b      	str	r3, [r7, #20]
 8003d84:	2300      	movs	r3, #0
 8003d86:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d002      	beq.n	8003d94 <HAL_RTC_GetTime+0x28>
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d101      	bne.n	8003d98 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e0b5      	b.n	8003f04 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f003 0304 	and.w	r3, r3, #4
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e0ac      	b.n	8003f04 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f000 f9ed 	bl	800418a <RTC_ReadTimeCounter>
 8003db0:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	4a55      	ldr	r2, [pc, #340]	; (8003f0c <HAL_RTC_GetTime+0x1a0>)
 8003db6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dba:	0adb      	lsrs	r3, r3, #11
 8003dbc:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003dbe:	69ba      	ldr	r2, [r7, #24]
 8003dc0:	4b52      	ldr	r3, [pc, #328]	; (8003f0c <HAL_RTC_GetTime+0x1a0>)
 8003dc2:	fba3 1302 	umull	r1, r3, r3, r2
 8003dc6:	0adb      	lsrs	r3, r3, #11
 8003dc8:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003dcc:	fb01 f303 	mul.w	r3, r1, r3
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	4a4f      	ldr	r2, [pc, #316]	; (8003f10 <HAL_RTC_GetTime+0x1a4>)
 8003dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd8:	095b      	lsrs	r3, r3, #5
 8003dda:	b2da      	uxtb	r2, r3
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	4a4a      	ldr	r2, [pc, #296]	; (8003f0c <HAL_RTC_GetTime+0x1a0>)
 8003de4:	fba2 1203 	umull	r1, r2, r2, r3
 8003de8:	0ad2      	lsrs	r2, r2, #11
 8003dea:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003dee:	fb01 f202 	mul.w	r2, r1, r2
 8003df2:	1a9a      	subs	r2, r3, r2
 8003df4:	4b46      	ldr	r3, [pc, #280]	; (8003f10 <HAL_RTC_GetTime+0x1a4>)
 8003df6:	fba3 1302 	umull	r1, r3, r3, r2
 8003dfa:	0959      	lsrs	r1, r3, #5
 8003dfc:	460b      	mov	r3, r1
 8003dfe:	011b      	lsls	r3, r3, #4
 8003e00:	1a5b      	subs	r3, r3, r1
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	1ad1      	subs	r1, r2, r3
 8003e06:	b2ca      	uxtb	r2, r1
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	2b17      	cmp	r3, #23
 8003e10:	d955      	bls.n	8003ebe <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	4a3f      	ldr	r2, [pc, #252]	; (8003f14 <HAL_RTC_GetTime+0x1a8>)
 8003e16:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1a:	091b      	lsrs	r3, r3, #4
 8003e1c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8003e1e:	6939      	ldr	r1, [r7, #16]
 8003e20:	4b3c      	ldr	r3, [pc, #240]	; (8003f14 <HAL_RTC_GetTime+0x1a8>)
 8003e22:	fba3 2301 	umull	r2, r3, r3, r1
 8003e26:	091a      	lsrs	r2, r3, #4
 8003e28:	4613      	mov	r3, r2
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	4413      	add	r3, r2
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	1aca      	subs	r2, r1, r3
 8003e32:	b2d2      	uxtb	r2, r2
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003e38:	68f8      	ldr	r0, [r7, #12]
 8003e3a:	f000 f9fd 	bl	8004238 <RTC_ReadAlarmCounter>
 8003e3e:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e46:	d008      	beq.n	8003e5a <HAL_RTC_GetTime+0xee>
 8003e48:	69fa      	ldr	r2, [r7, #28]
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d904      	bls.n	8003e5a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003e50:	69fa      	ldr	r2, [r7, #28]
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	61fb      	str	r3, [r7, #28]
 8003e58:	e002      	b.n	8003e60 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8003e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e5e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	4a2d      	ldr	r2, [pc, #180]	; (8003f18 <HAL_RTC_GetTime+0x1ac>)
 8003e64:	fb02 f303 	mul.w	r3, r2, r3
 8003e68:	69ba      	ldr	r2, [r7, #24]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003e6e:	69b9      	ldr	r1, [r7, #24]
 8003e70:	68f8      	ldr	r0, [r7, #12]
 8003e72:	f000 f9ba 	bl	80041ea <RTC_WriteTimeCounter>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d001      	beq.n	8003e80 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e041      	b.n	8003f04 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003e80:	69fb      	ldr	r3, [r7, #28]
 8003e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e86:	d00c      	beq.n	8003ea2 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003e88:	69fa      	ldr	r2, [r7, #28]
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	4413      	add	r3, r2
 8003e8e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003e90:	69f9      	ldr	r1, [r7, #28]
 8003e92:	68f8      	ldr	r0, [r7, #12]
 8003e94:	f000 f9e9 	bl	800426a <RTC_WriteAlarmCounter>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d00a      	beq.n	8003eb4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e030      	b.n	8003f04 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003ea2:	69f9      	ldr	r1, [r7, #28]
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f000 f9e0 	bl	800426a <RTC_WriteAlarmCounter>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d001      	beq.n	8003eb4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e027      	b.n	8003f04 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003eb4:	6979      	ldr	r1, [r7, #20]
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 fa88 	bl	80043cc <RTC_DateUpdate>
 8003ebc:	e003      	b.n	8003ec6 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	b2da      	uxtb	r2, r3
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d01a      	beq.n	8003f02 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f000 fa41 	bl	8004358 <RTC_ByteToBcd2>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	461a      	mov	r2, r3
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	785b      	ldrb	r3, [r3, #1]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f000 fa38 	bl	8004358 <RTC_ByteToBcd2>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	461a      	mov	r2, r3
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	789b      	ldrb	r3, [r3, #2]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f000 fa2f 	bl	8004358 <RTC_ByteToBcd2>
 8003efa:	4603      	mov	r3, r0
 8003efc:	461a      	mov	r2, r3
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3720      	adds	r7, #32
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	91a2b3c5 	.word	0x91a2b3c5
 8003f10:	88888889 	.word	0x88888889
 8003f14:	aaaaaaab 	.word	0xaaaaaaab
 8003f18:	00015180 	.word	0x00015180

08003f1c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b088      	sub	sp, #32
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	61fb      	str	r3, [r7, #28]
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	61bb      	str	r3, [r7, #24]
 8003f30:	2300      	movs	r3, #0
 8003f32:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d002      	beq.n	8003f40 <HAL_RTC_SetDate+0x24>
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d101      	bne.n	8003f44 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e097      	b.n	8004074 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	7c1b      	ldrb	r3, [r3, #16]
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d101      	bne.n	8003f50 <HAL_RTC_SetDate+0x34>
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	e091      	b.n	8004074 <HAL_RTC_SetDate+0x158>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2201      	movs	r2, #1
 8003f54:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2202      	movs	r2, #2
 8003f5a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10c      	bne.n	8003f7c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	78da      	ldrb	r2, [r3, #3]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	785a      	ldrb	r2, [r3, #1]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	789a      	ldrb	r2, [r3, #2]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	739a      	strb	r2, [r3, #14]
 8003f7a:	e01a      	b.n	8003fb2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	78db      	ldrb	r3, [r3, #3]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 fa06 	bl	8004392 <RTC_Bcd2ToByte>
 8003f86:	4603      	mov	r3, r0
 8003f88:	461a      	mov	r2, r3
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	785b      	ldrb	r3, [r3, #1]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f000 f9fd 	bl	8004392 <RTC_Bcd2ToByte>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	789b      	ldrb	r3, [r3, #2]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f000 f9f4 	bl	8004392 <RTC_Bcd2ToByte>
 8003faa:	4603      	mov	r3, r0
 8003fac:	461a      	mov	r2, r3
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	7bdb      	ldrb	r3, [r3, #15]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	7b59      	ldrb	r1, [r3, #13]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	7b9b      	ldrb	r3, [r3, #14]
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	f000 fadf 	bl	8004584 <RTC_WeekDayNum>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	461a      	mov	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	7b1a      	ldrb	r2, [r3, #12]
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f000 f8d7 	bl	800418a <RTC_ReadTimeCounter>
 8003fdc:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	4a26      	ldr	r2, [pc, #152]	; (800407c <HAL_RTC_SetDate+0x160>)
 8003fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe6:	0adb      	lsrs	r3, r3, #11
 8003fe8:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2b18      	cmp	r3, #24
 8003fee:	d93a      	bls.n	8004066 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	4a23      	ldr	r2, [pc, #140]	; (8004080 <HAL_RTC_SetDate+0x164>)
 8003ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff8:	091b      	lsrs	r3, r3, #4
 8003ffa:	4a22      	ldr	r2, [pc, #136]	; (8004084 <HAL_RTC_SetDate+0x168>)
 8003ffc:	fb02 f303 	mul.w	r3, r2, r3
 8004000:	69fa      	ldr	r2, [r7, #28]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004006:	69f9      	ldr	r1, [r7, #28]
 8004008:	68f8      	ldr	r0, [r7, #12]
 800400a:	f000 f8ee 	bl	80041ea <RTC_WriteTimeCounter>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d007      	beq.n	8004024 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2204      	movs	r2, #4
 8004018:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e027      	b.n	8004074 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f000 f907 	bl	8004238 <RTC_ReadAlarmCounter>
 800402a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004032:	d018      	beq.n	8004066 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	429a      	cmp	r2, r3
 800403a:	d214      	bcs.n	8004066 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004042:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004046:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004048:	69b9      	ldr	r1, [r7, #24]
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f000 f90d 	bl	800426a <RTC_WriteAlarmCounter>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d007      	beq.n	8004066 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2204      	movs	r2, #4
 800405a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e006      	b.n	8004074 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2201      	movs	r2, #1
 800406a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3720      	adds	r7, #32
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	91a2b3c5 	.word	0x91a2b3c5
 8004080:	aaaaaaab 	.word	0xaaaaaaab
 8004084:	00015180 	.word	0x00015180

08004088 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b086      	sub	sp, #24
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8004094:	f107 0314 	add.w	r3, r7, #20
 8004098:	2100      	movs	r1, #0
 800409a:	460a      	mov	r2, r1
 800409c:	801a      	strh	r2, [r3, #0]
 800409e:	460a      	mov	r2, r1
 80040a0:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d002      	beq.n	80040ae <HAL_RTC_GetDate+0x26>
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e03a      	b.n	8004128 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80040b2:	f107 0314 	add.w	r3, r7, #20
 80040b6:	2200      	movs	r2, #0
 80040b8:	4619      	mov	r1, r3
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f7ff fe56 	bl	8003d6c <HAL_RTC_GetTime>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e02e      	b.n	8004128 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	7b1a      	ldrb	r2, [r3, #12]
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	7bda      	ldrb	r2, [r3, #15]
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	7b5a      	ldrb	r2, [r3, #13]
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	7b9a      	ldrb	r2, [r3, #14]
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d01a      	beq.n	8004126 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	78db      	ldrb	r3, [r3, #3]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f000 f92f 	bl	8004358 <RTC_ByteToBcd2>
 80040fa:	4603      	mov	r3, r0
 80040fc:	461a      	mov	r2, r3
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	785b      	ldrb	r3, [r3, #1]
 8004106:	4618      	mov	r0, r3
 8004108:	f000 f926 	bl	8004358 <RTC_ByteToBcd2>
 800410c:	4603      	mov	r3, r0
 800410e:	461a      	mov	r2, r3
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	789b      	ldrb	r3, [r3, #2]
 8004118:	4618      	mov	r0, r3
 800411a:	f000 f91d 	bl	8004358 <RTC_ByteToBcd2>
 800411e:	4603      	mov	r3, r0
 8004120:	461a      	mov	r2, r3
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3718      	adds	r7, #24
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004138:	2300      	movs	r3, #0
 800413a:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e01d      	b.n	8004182 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	685a      	ldr	r2, [r3, #4]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f022 0208 	bic.w	r2, r2, #8
 8004154:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004156:	f7fd fd81 	bl	8001c5c <HAL_GetTick>
 800415a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800415c:	e009      	b.n	8004172 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800415e:	f7fd fd7d 	bl	8001c5c <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800416c:	d901      	bls.n	8004172 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e007      	b.n	8004182 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f003 0308 	and.w	r3, r3, #8
 800417c:	2b00      	cmp	r3, #0
 800417e:	d0ee      	beq.n	800415e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3710      	adds	r7, #16
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800418a:	b480      	push	{r7}
 800418c:	b087      	sub	sp, #28
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8004192:	2300      	movs	r3, #0
 8004194:	827b      	strh	r3, [r7, #18]
 8004196:	2300      	movs	r3, #0
 8004198:	823b      	strh	r3, [r7, #16]
 800419a:	2300      	movs	r3, #0
 800419c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800419e:	2300      	movs	r3, #0
 80041a0:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	699b      	ldr	r3, [r3, #24]
 80041a8:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	69db      	ldr	r3, [r3, #28]
 80041b0:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80041ba:	8a7a      	ldrh	r2, [r7, #18]
 80041bc:	8a3b      	ldrh	r3, [r7, #16]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d008      	beq.n	80041d4 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80041c2:	8a3b      	ldrh	r3, [r7, #16]
 80041c4:	041a      	lsls	r2, r3, #16
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	69db      	ldr	r3, [r3, #28]
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	4313      	orrs	r3, r2
 80041d0:	617b      	str	r3, [r7, #20]
 80041d2:	e004      	b.n	80041de <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80041d4:	8a7b      	ldrh	r3, [r7, #18]
 80041d6:	041a      	lsls	r2, r3, #16
 80041d8:	89fb      	ldrh	r3, [r7, #14]
 80041da:	4313      	orrs	r3, r2
 80041dc:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80041de:	697b      	ldr	r3, [r7, #20]
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	371c      	adds	r7, #28
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bc80      	pop	{r7}
 80041e8:	4770      	bx	lr

080041ea <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b084      	sub	sp, #16
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	6078      	str	r0, [r7, #4]
 80041f2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041f4:	2300      	movs	r3, #0
 80041f6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 f85d 	bl	80042b8 <RTC_EnterInitMode>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d002      	beq.n	800420a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	73fb      	strb	r3, [r7, #15]
 8004208:	e011      	b.n	800422e <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	0c12      	lsrs	r2, r2, #16
 8004212:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	683a      	ldr	r2, [r7, #0]
 800421a:	b292      	uxth	r2, r2
 800421c:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f872 	bl	8004308 <RTC_ExitInitMode>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800422e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004230:	4618      	mov	r0, r3
 8004232:	3710      	adds	r7, #16
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8004240:	2300      	movs	r3, #0
 8004242:	81fb      	strh	r3, [r7, #14]
 8004244:	2300      	movs	r3, #0
 8004246:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	6a1b      	ldr	r3, [r3, #32]
 800424e:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004256:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8004258:	89fb      	ldrh	r3, [r7, #14]
 800425a:	041a      	lsls	r2, r3, #16
 800425c:	89bb      	ldrh	r3, [r7, #12]
 800425e:	4313      	orrs	r3, r2
}
 8004260:	4618      	mov	r0, r3
 8004262:	3714      	adds	r7, #20
 8004264:	46bd      	mov	sp, r7
 8004266:	bc80      	pop	{r7}
 8004268:	4770      	bx	lr

0800426a <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800426a:	b580      	push	{r7, lr}
 800426c:	b084      	sub	sp, #16
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]
 8004272:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004274:	2300      	movs	r3, #0
 8004276:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f000 f81d 	bl	80042b8 <RTC_EnterInitMode>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d002      	beq.n	800428a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	73fb      	strb	r3, [r7, #15]
 8004288:	e011      	b.n	80042ae <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	683a      	ldr	r2, [r7, #0]
 8004290:	0c12      	lsrs	r2, r2, #16
 8004292:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	683a      	ldr	r2, [r7, #0]
 800429a:	b292      	uxth	r2, r2
 800429c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 f832 	bl	8004308 <RTC_ExitInitMode>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80042ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3710      	adds	r7, #16
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042c0:	2300      	movs	r3, #0
 80042c2:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80042c4:	f7fd fcca 	bl	8001c5c <HAL_GetTick>
 80042c8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80042ca:	e009      	b.n	80042e0 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80042cc:	f7fd fcc6 	bl	8001c5c <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042da:	d901      	bls.n	80042e0 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e00f      	b.n	8004300 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f003 0320 	and.w	r3, r3, #32
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d0ee      	beq.n	80042cc <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f042 0210 	orr.w	r2, r2, #16
 80042fc:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3710      	adds	r7, #16
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}

08004308 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0210 	bic.w	r2, r2, #16
 8004322:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004324:	f7fd fc9a 	bl	8001c5c <HAL_GetTick>
 8004328:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800432a:	e009      	b.n	8004340 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800432c:	f7fd fc96 	bl	8001c5c <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800433a:	d901      	bls.n	8004340 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e007      	b.n	8004350 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f003 0320 	and.w	r3, r3, #32
 800434a:	2b00      	cmp	r3, #0
 800434c:	d0ee      	beq.n	800432c <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	3710      	adds	r7, #16
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	4603      	mov	r3, r0
 8004360:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004362:	2300      	movs	r3, #0
 8004364:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8004366:	e005      	b.n	8004374 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	3301      	adds	r3, #1
 800436c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800436e:	79fb      	ldrb	r3, [r7, #7]
 8004370:	3b0a      	subs	r3, #10
 8004372:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8004374:	79fb      	ldrb	r3, [r7, #7]
 8004376:	2b09      	cmp	r3, #9
 8004378:	d8f6      	bhi.n	8004368 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	b2db      	uxtb	r3, r3
 800437e:	011b      	lsls	r3, r3, #4
 8004380:	b2da      	uxtb	r2, r3
 8004382:	79fb      	ldrb	r3, [r7, #7]
 8004384:	4313      	orrs	r3, r2
 8004386:	b2db      	uxtb	r3, r3
}
 8004388:	4618      	mov	r0, r3
 800438a:	3714      	adds	r7, #20
 800438c:	46bd      	mov	sp, r7
 800438e:	bc80      	pop	{r7}
 8004390:	4770      	bx	lr

08004392 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004392:	b480      	push	{r7}
 8004394:	b085      	sub	sp, #20
 8004396:	af00      	add	r7, sp, #0
 8004398:	4603      	mov	r3, r0
 800439a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80043a0:	79fb      	ldrb	r3, [r7, #7]
 80043a2:	091b      	lsrs	r3, r3, #4
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	461a      	mov	r2, r3
 80043a8:	4613      	mov	r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	4413      	add	r3, r2
 80043ae:	005b      	lsls	r3, r3, #1
 80043b0:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80043b2:	79fb      	ldrb	r3, [r7, #7]
 80043b4:	f003 030f 	and.w	r3, r3, #15
 80043b8:	b2da      	uxtb	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	4413      	add	r3, r2
 80043c0:	b2db      	uxtb	r3, r3
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3714      	adds	r7, #20
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bc80      	pop	{r7}
 80043ca:	4770      	bx	lr

080043cc <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b086      	sub	sp, #24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	617b      	str	r3, [r7, #20]
 80043da:	2300      	movs	r3, #0
 80043dc:	613b      	str	r3, [r7, #16]
 80043de:	2300      	movs	r3, #0
 80043e0:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80043e2:	2300      	movs	r3, #0
 80043e4:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	7bdb      	ldrb	r3, [r3, #15]
 80043ea:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	7b5b      	ldrb	r3, [r3, #13]
 80043f0:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	7b9b      	ldrb	r3, [r3, #14]
 80043f6:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80043f8:	2300      	movs	r3, #0
 80043fa:	60bb      	str	r3, [r7, #8]
 80043fc:	e06f      	b.n	80044de <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d011      	beq.n	8004428 <RTC_DateUpdate+0x5c>
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	2b03      	cmp	r3, #3
 8004408:	d00e      	beq.n	8004428 <RTC_DateUpdate+0x5c>
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	2b05      	cmp	r3, #5
 800440e:	d00b      	beq.n	8004428 <RTC_DateUpdate+0x5c>
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	2b07      	cmp	r3, #7
 8004414:	d008      	beq.n	8004428 <RTC_DateUpdate+0x5c>
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	2b08      	cmp	r3, #8
 800441a:	d005      	beq.n	8004428 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	2b0a      	cmp	r3, #10
 8004420:	d002      	beq.n	8004428 <RTC_DateUpdate+0x5c>
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	2b0c      	cmp	r3, #12
 8004426:	d117      	bne.n	8004458 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2b1e      	cmp	r3, #30
 800442c:	d803      	bhi.n	8004436 <RTC_DateUpdate+0x6a>
      {
        day++;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	3301      	adds	r3, #1
 8004432:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8004434:	e050      	b.n	80044d8 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	2b0c      	cmp	r3, #12
 800443a:	d005      	beq.n	8004448 <RTC_DateUpdate+0x7c>
        {
          month++;
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	3301      	adds	r3, #1
 8004440:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004442:	2301      	movs	r3, #1
 8004444:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8004446:	e047      	b.n	80044d8 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8004448:	2301      	movs	r3, #1
 800444a:	613b      	str	r3, [r7, #16]
          day = 1U;
 800444c:	2301      	movs	r3, #1
 800444e:	60fb      	str	r3, [r7, #12]
          year++;
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	3301      	adds	r3, #1
 8004454:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8004456:	e03f      	b.n	80044d8 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	2b04      	cmp	r3, #4
 800445c:	d008      	beq.n	8004470 <RTC_DateUpdate+0xa4>
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	2b06      	cmp	r3, #6
 8004462:	d005      	beq.n	8004470 <RTC_DateUpdate+0xa4>
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	2b09      	cmp	r3, #9
 8004468:	d002      	beq.n	8004470 <RTC_DateUpdate+0xa4>
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	2b0b      	cmp	r3, #11
 800446e:	d10c      	bne.n	800448a <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2b1d      	cmp	r3, #29
 8004474:	d803      	bhi.n	800447e <RTC_DateUpdate+0xb2>
      {
        day++;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	3301      	adds	r3, #1
 800447a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800447c:	e02c      	b.n	80044d8 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	3301      	adds	r3, #1
 8004482:	613b      	str	r3, [r7, #16]
        day = 1U;
 8004484:	2301      	movs	r3, #1
 8004486:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8004488:	e026      	b.n	80044d8 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	2b02      	cmp	r3, #2
 800448e:	d123      	bne.n	80044d8 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2b1b      	cmp	r3, #27
 8004494:	d803      	bhi.n	800449e <RTC_DateUpdate+0xd2>
      {
        day++;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	3301      	adds	r3, #1
 800449a:	60fb      	str	r3, [r7, #12]
 800449c:	e01c      	b.n	80044d8 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2b1c      	cmp	r3, #28
 80044a2:	d111      	bne.n	80044c8 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	4618      	mov	r0, r3
 80044aa:	f000 f839 	bl	8004520 <RTC_IsLeapYear>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d003      	beq.n	80044bc <RTC_DateUpdate+0xf0>
        {
          day++;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	3301      	adds	r3, #1
 80044b8:	60fb      	str	r3, [r7, #12]
 80044ba:	e00d      	b.n	80044d8 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	3301      	adds	r3, #1
 80044c0:	613b      	str	r3, [r7, #16]
          day = 1U;
 80044c2:	2301      	movs	r3, #1
 80044c4:	60fb      	str	r3, [r7, #12]
 80044c6:	e007      	b.n	80044d8 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2b1d      	cmp	r3, #29
 80044cc:	d104      	bne.n	80044d8 <RTC_DateUpdate+0x10c>
      {
        month++;
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	3301      	adds	r3, #1
 80044d2:	613b      	str	r3, [r7, #16]
        day = 1U;
 80044d4:	2301      	movs	r3, #1
 80044d6:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	3301      	adds	r3, #1
 80044dc:	60bb      	str	r3, [r7, #8]
 80044de:	68ba      	ldr	r2, [r7, #8]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d38b      	bcc.n	80043fe <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	b2da      	uxtb	r2, r3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	b2da      	uxtb	r2, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	b2da      	uxtb	r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	b2db      	uxtb	r3, r3
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	b2d2      	uxtb	r2, r2
 8004506:	4619      	mov	r1, r3
 8004508:	6978      	ldr	r0, [r7, #20]
 800450a:	f000 f83b 	bl	8004584 <RTC_WeekDayNum>
 800450e:	4603      	mov	r3, r0
 8004510:	461a      	mov	r2, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	731a      	strb	r2, [r3, #12]
}
 8004516:	bf00      	nop
 8004518:	3718      	adds	r7, #24
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
	...

08004520 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	4603      	mov	r3, r0
 8004528:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800452a:	88fb      	ldrh	r3, [r7, #6]
 800452c:	f003 0303 	and.w	r3, r3, #3
 8004530:	b29b      	uxth	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8004536:	2300      	movs	r3, #0
 8004538:	e01d      	b.n	8004576 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800453a:	88fb      	ldrh	r3, [r7, #6]
 800453c:	4a10      	ldr	r2, [pc, #64]	; (8004580 <RTC_IsLeapYear+0x60>)
 800453e:	fba2 1203 	umull	r1, r2, r2, r3
 8004542:	0952      	lsrs	r2, r2, #5
 8004544:	2164      	movs	r1, #100	; 0x64
 8004546:	fb01 f202 	mul.w	r2, r1, r2
 800454a:	1a9b      	subs	r3, r3, r2
 800454c:	b29b      	uxth	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8004552:	2301      	movs	r3, #1
 8004554:	e00f      	b.n	8004576 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8004556:	88fb      	ldrh	r3, [r7, #6]
 8004558:	4a09      	ldr	r2, [pc, #36]	; (8004580 <RTC_IsLeapYear+0x60>)
 800455a:	fba2 1203 	umull	r1, r2, r2, r3
 800455e:	09d2      	lsrs	r2, r2, #7
 8004560:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8004564:	fb01 f202 	mul.w	r2, r1, r2
 8004568:	1a9b      	subs	r3, r3, r2
 800456a:	b29b      	uxth	r3, r3
 800456c:	2b00      	cmp	r3, #0
 800456e:	d101      	bne.n	8004574 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8004570:	2301      	movs	r3, #1
 8004572:	e000      	b.n	8004576 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8004574:	2300      	movs	r3, #0
  }
}
 8004576:	4618      	mov	r0, r3
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	bc80      	pop	{r7}
 800457e:	4770      	bx	lr
 8004580:	51eb851f 	.word	0x51eb851f

08004584 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004584:	b480      	push	{r7}
 8004586:	b085      	sub	sp, #20
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	460b      	mov	r3, r1
 800458e:	70fb      	strb	r3, [r7, #3]
 8004590:	4613      	mov	r3, r2
 8004592:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004594:	2300      	movs	r3, #0
 8004596:	60bb      	str	r3, [r7, #8]
 8004598:	2300      	movs	r3, #0
 800459a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80045a2:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80045a4:	78fb      	ldrb	r3, [r7, #3]
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d82d      	bhi.n	8004606 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80045aa:	78fa      	ldrb	r2, [r7, #3]
 80045ac:	4613      	mov	r3, r2
 80045ae:	005b      	lsls	r3, r3, #1
 80045b0:	4413      	add	r3, r2
 80045b2:	00db      	lsls	r3, r3, #3
 80045b4:	1a9b      	subs	r3, r3, r2
 80045b6:	4a2c      	ldr	r2, [pc, #176]	; (8004668 <RTC_WeekDayNum+0xe4>)
 80045b8:	fba2 2303 	umull	r2, r3, r2, r3
 80045bc:	085a      	lsrs	r2, r3, #1
 80045be:	78bb      	ldrb	r3, [r7, #2]
 80045c0:	441a      	add	r2, r3
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	441a      	add	r2, r3
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	3b01      	subs	r3, #1
 80045ca:	089b      	lsrs	r3, r3, #2
 80045cc:	441a      	add	r2, r3
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	3b01      	subs	r3, #1
 80045d2:	4926      	ldr	r1, [pc, #152]	; (800466c <RTC_WeekDayNum+0xe8>)
 80045d4:	fba1 1303 	umull	r1, r3, r1, r3
 80045d8:	095b      	lsrs	r3, r3, #5
 80045da:	1ad2      	subs	r2, r2, r3
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	3b01      	subs	r3, #1
 80045e0:	4922      	ldr	r1, [pc, #136]	; (800466c <RTC_WeekDayNum+0xe8>)
 80045e2:	fba1 1303 	umull	r1, r3, r1, r3
 80045e6:	09db      	lsrs	r3, r3, #7
 80045e8:	4413      	add	r3, r2
 80045ea:	1d1a      	adds	r2, r3, #4
 80045ec:	4b20      	ldr	r3, [pc, #128]	; (8004670 <RTC_WeekDayNum+0xec>)
 80045ee:	fba3 1302 	umull	r1, r3, r3, r2
 80045f2:	1ad1      	subs	r1, r2, r3
 80045f4:	0849      	lsrs	r1, r1, #1
 80045f6:	440b      	add	r3, r1
 80045f8:	0899      	lsrs	r1, r3, #2
 80045fa:	460b      	mov	r3, r1
 80045fc:	00db      	lsls	r3, r3, #3
 80045fe:	1a5b      	subs	r3, r3, r1
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	60fb      	str	r3, [r7, #12]
 8004604:	e029      	b.n	800465a <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8004606:	78fa      	ldrb	r2, [r7, #3]
 8004608:	4613      	mov	r3, r2
 800460a:	005b      	lsls	r3, r3, #1
 800460c:	4413      	add	r3, r2
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	1a9b      	subs	r3, r3, r2
 8004612:	4a15      	ldr	r2, [pc, #84]	; (8004668 <RTC_WeekDayNum+0xe4>)
 8004614:	fba2 2303 	umull	r2, r3, r2, r3
 8004618:	085a      	lsrs	r2, r3, #1
 800461a:	78bb      	ldrb	r3, [r7, #2]
 800461c:	441a      	add	r2, r3
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	441a      	add	r2, r3
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	089b      	lsrs	r3, r3, #2
 8004626:	441a      	add	r2, r3
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	4910      	ldr	r1, [pc, #64]	; (800466c <RTC_WeekDayNum+0xe8>)
 800462c:	fba1 1303 	umull	r1, r3, r1, r3
 8004630:	095b      	lsrs	r3, r3, #5
 8004632:	1ad2      	subs	r2, r2, r3
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	490d      	ldr	r1, [pc, #52]	; (800466c <RTC_WeekDayNum+0xe8>)
 8004638:	fba1 1303 	umull	r1, r3, r1, r3
 800463c:	09db      	lsrs	r3, r3, #7
 800463e:	4413      	add	r3, r2
 8004640:	1c9a      	adds	r2, r3, #2
 8004642:	4b0b      	ldr	r3, [pc, #44]	; (8004670 <RTC_WeekDayNum+0xec>)
 8004644:	fba3 1302 	umull	r1, r3, r3, r2
 8004648:	1ad1      	subs	r1, r2, r3
 800464a:	0849      	lsrs	r1, r1, #1
 800464c:	440b      	add	r3, r1
 800464e:	0899      	lsrs	r1, r3, #2
 8004650:	460b      	mov	r3, r1
 8004652:	00db      	lsls	r3, r3, #3
 8004654:	1a5b      	subs	r3, r3, r1
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	b2db      	uxtb	r3, r3
}
 800465e:	4618      	mov	r0, r3
 8004660:	3714      	adds	r7, #20
 8004662:	46bd      	mov	sp, r7
 8004664:	bc80      	pop	{r7}
 8004666:	4770      	bx	lr
 8004668:	38e38e39 	.word	0x38e38e39
 800466c:	51eb851f 	.word	0x51eb851f
 8004670:	24924925 	.word	0x24924925

08004674 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e041      	b.n	800470a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d106      	bne.n	80046a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7fd f8fe 	bl	800189c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2202      	movs	r2, #2
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	3304      	adds	r3, #4
 80046b0:	4619      	mov	r1, r3
 80046b2:	4610      	mov	r0, r2
 80046b4:	f000 fc28 	bl	8004f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2b01      	cmp	r3, #1
 8004726:	d001      	beq.n	800472c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e03a      	b.n	80047a2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2202      	movs	r2, #2
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68da      	ldr	r2, [r3, #12]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f042 0201 	orr.w	r2, r2, #1
 8004742:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a18      	ldr	r2, [pc, #96]	; (80047ac <HAL_TIM_Base_Start_IT+0x98>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d00e      	beq.n	800476c <HAL_TIM_Base_Start_IT+0x58>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004756:	d009      	beq.n	800476c <HAL_TIM_Base_Start_IT+0x58>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a14      	ldr	r2, [pc, #80]	; (80047b0 <HAL_TIM_Base_Start_IT+0x9c>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d004      	beq.n	800476c <HAL_TIM_Base_Start_IT+0x58>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a13      	ldr	r2, [pc, #76]	; (80047b4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d111      	bne.n	8004790 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f003 0307 	and.w	r3, r3, #7
 8004776:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2b06      	cmp	r3, #6
 800477c:	d010      	beq.n	80047a0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f042 0201 	orr.w	r2, r2, #1
 800478c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800478e:	e007      	b.n	80047a0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f042 0201 	orr.w	r2, r2, #1
 800479e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3714      	adds	r7, #20
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bc80      	pop	{r7}
 80047aa:	4770      	bx	lr
 80047ac:	40012c00 	.word	0x40012c00
 80047b0:	40000400 	.word	0x40000400
 80047b4:	40000800 	.word	0x40000800

080047b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e041      	b.n	800484e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d106      	bne.n	80047e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 f839 	bl	8004856 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2202      	movs	r2, #2
 80047e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	3304      	adds	r3, #4
 80047f4:	4619      	mov	r1, r3
 80047f6:	4610      	mov	r0, r2
 80047f8:	f000 fb86 	bl	8004f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3708      	adds	r7, #8
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004856:	b480      	push	{r7}
 8004858:	b083      	sub	sp, #12
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800485e:	bf00      	nop
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	bc80      	pop	{r7}
 8004866:	4770      	bx	lr

08004868 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d109      	bne.n	800488c <HAL_TIM_PWM_Start+0x24>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800487e:	b2db      	uxtb	r3, r3
 8004880:	2b01      	cmp	r3, #1
 8004882:	bf14      	ite	ne
 8004884:	2301      	movne	r3, #1
 8004886:	2300      	moveq	r3, #0
 8004888:	b2db      	uxtb	r3, r3
 800488a:	e022      	b.n	80048d2 <HAL_TIM_PWM_Start+0x6a>
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	2b04      	cmp	r3, #4
 8004890:	d109      	bne.n	80048a6 <HAL_TIM_PWM_Start+0x3e>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b01      	cmp	r3, #1
 800489c:	bf14      	ite	ne
 800489e:	2301      	movne	r3, #1
 80048a0:	2300      	moveq	r3, #0
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	e015      	b.n	80048d2 <HAL_TIM_PWM_Start+0x6a>
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	2b08      	cmp	r3, #8
 80048aa:	d109      	bne.n	80048c0 <HAL_TIM_PWM_Start+0x58>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	bf14      	ite	ne
 80048b8:	2301      	movne	r3, #1
 80048ba:	2300      	moveq	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	e008      	b.n	80048d2 <HAL_TIM_PWM_Start+0x6a>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	bf14      	ite	ne
 80048cc:	2301      	movne	r3, #1
 80048ce:	2300      	moveq	r3, #0
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d001      	beq.n	80048da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e05e      	b.n	8004998 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d104      	bne.n	80048ea <HAL_TIM_PWM_Start+0x82>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2202      	movs	r2, #2
 80048e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048e8:	e013      	b.n	8004912 <HAL_TIM_PWM_Start+0xaa>
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	2b04      	cmp	r3, #4
 80048ee:	d104      	bne.n	80048fa <HAL_TIM_PWM_Start+0x92>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2202      	movs	r2, #2
 80048f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048f8:	e00b      	b.n	8004912 <HAL_TIM_PWM_Start+0xaa>
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	2b08      	cmp	r3, #8
 80048fe:	d104      	bne.n	800490a <HAL_TIM_PWM_Start+0xa2>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2202      	movs	r2, #2
 8004904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004908:	e003      	b.n	8004912 <HAL_TIM_PWM_Start+0xaa>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2202      	movs	r2, #2
 800490e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2201      	movs	r2, #1
 8004918:	6839      	ldr	r1, [r7, #0]
 800491a:	4618      	mov	r0, r3
 800491c:	f000 fd74 	bl	8005408 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a1e      	ldr	r2, [pc, #120]	; (80049a0 <HAL_TIM_PWM_Start+0x138>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d107      	bne.n	800493a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004938:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a18      	ldr	r2, [pc, #96]	; (80049a0 <HAL_TIM_PWM_Start+0x138>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d00e      	beq.n	8004962 <HAL_TIM_PWM_Start+0xfa>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800494c:	d009      	beq.n	8004962 <HAL_TIM_PWM_Start+0xfa>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a14      	ldr	r2, [pc, #80]	; (80049a4 <HAL_TIM_PWM_Start+0x13c>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d004      	beq.n	8004962 <HAL_TIM_PWM_Start+0xfa>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a12      	ldr	r2, [pc, #72]	; (80049a8 <HAL_TIM_PWM_Start+0x140>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d111      	bne.n	8004986 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	f003 0307 	and.w	r3, r3, #7
 800496c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2b06      	cmp	r3, #6
 8004972:	d010      	beq.n	8004996 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f042 0201 	orr.w	r2, r2, #1
 8004982:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004984:	e007      	b.n	8004996 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f042 0201 	orr.w	r2, r2, #1
 8004994:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3710      	adds	r7, #16
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	40012c00 	.word	0x40012c00
 80049a4:	40000400 	.word	0x40000400
 80049a8:	40000800 	.word	0x40000800

080049ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	691b      	ldr	r3, [r3, #16]
 80049ba:	f003 0302 	and.w	r3, r3, #2
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d122      	bne.n	8004a08 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	f003 0302 	and.w	r3, r3, #2
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d11b      	bne.n	8004a08 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f06f 0202 	mvn.w	r2, #2
 80049d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2201      	movs	r2, #1
 80049de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	f003 0303 	and.w	r3, r3, #3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d003      	beq.n	80049f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 fa6f 	bl	8004ed2 <HAL_TIM_IC_CaptureCallback>
 80049f4:	e005      	b.n	8004a02 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 fa62 	bl	8004ec0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f000 fa71 	bl	8004ee4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	691b      	ldr	r3, [r3, #16]
 8004a0e:	f003 0304 	and.w	r3, r3, #4
 8004a12:	2b04      	cmp	r3, #4
 8004a14:	d122      	bne.n	8004a5c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	f003 0304 	and.w	r3, r3, #4
 8004a20:	2b04      	cmp	r3, #4
 8004a22:	d11b      	bne.n	8004a5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f06f 0204 	mvn.w	r2, #4
 8004a2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2202      	movs	r2, #2
 8004a32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d003      	beq.n	8004a4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 fa45 	bl	8004ed2 <HAL_TIM_IC_CaptureCallback>
 8004a48:	e005      	b.n	8004a56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 fa38 	bl	8004ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f000 fa47 	bl	8004ee4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	f003 0308 	and.w	r3, r3, #8
 8004a66:	2b08      	cmp	r3, #8
 8004a68:	d122      	bne.n	8004ab0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	f003 0308 	and.w	r3, r3, #8
 8004a74:	2b08      	cmp	r3, #8
 8004a76:	d11b      	bne.n	8004ab0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f06f 0208 	mvn.w	r2, #8
 8004a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2204      	movs	r2, #4
 8004a86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	69db      	ldr	r3, [r3, #28]
 8004a8e:	f003 0303 	and.w	r3, r3, #3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d003      	beq.n	8004a9e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 fa1b 	bl	8004ed2 <HAL_TIM_IC_CaptureCallback>
 8004a9c:	e005      	b.n	8004aaa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 fa0e 	bl	8004ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f000 fa1d 	bl	8004ee4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	f003 0310 	and.w	r3, r3, #16
 8004aba:	2b10      	cmp	r3, #16
 8004abc:	d122      	bne.n	8004b04 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	f003 0310 	and.w	r3, r3, #16
 8004ac8:	2b10      	cmp	r3, #16
 8004aca:	d11b      	bne.n	8004b04 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f06f 0210 	mvn.w	r2, #16
 8004ad4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2208      	movs	r2, #8
 8004ada:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	69db      	ldr	r3, [r3, #28]
 8004ae2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 f9f1 	bl	8004ed2 <HAL_TIM_IC_CaptureCallback>
 8004af0:	e005      	b.n	8004afe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f000 f9e4 	bl	8004ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f000 f9f3 	bl	8004ee4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	691b      	ldr	r3, [r3, #16]
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d10e      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	f003 0301 	and.w	r3, r3, #1
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d107      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f06f 0201 	mvn.w	r2, #1
 8004b28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f7fc fbb6 	bl	800129c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b3a:	2b80      	cmp	r3, #128	; 0x80
 8004b3c:	d10e      	bne.n	8004b5c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b48:	2b80      	cmp	r3, #128	; 0x80
 8004b4a:	d107      	bne.n	8004b5c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f000 fce1 	bl	800551e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b66:	2b40      	cmp	r3, #64	; 0x40
 8004b68:	d10e      	bne.n	8004b88 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b74:	2b40      	cmp	r3, #64	; 0x40
 8004b76:	d107      	bne.n	8004b88 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f000 f9b7 	bl	8004ef6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	f003 0320 	and.w	r3, r3, #32
 8004b92:	2b20      	cmp	r3, #32
 8004b94:	d10e      	bne.n	8004bb4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	f003 0320 	and.w	r3, r3, #32
 8004ba0:	2b20      	cmp	r3, #32
 8004ba2:	d107      	bne.n	8004bb4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f06f 0220 	mvn.w	r2, #32
 8004bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 fcac 	bl	800550c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bb4:	bf00      	nop
 8004bb6:	3708      	adds	r7, #8
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d101      	bne.n	8004bd6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	e0ac      	b.n	8004d30 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2b0c      	cmp	r3, #12
 8004be2:	f200 809f 	bhi.w	8004d24 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004be6:	a201      	add	r2, pc, #4	; (adr r2, 8004bec <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bec:	08004c21 	.word	0x08004c21
 8004bf0:	08004d25 	.word	0x08004d25
 8004bf4:	08004d25 	.word	0x08004d25
 8004bf8:	08004d25 	.word	0x08004d25
 8004bfc:	08004c61 	.word	0x08004c61
 8004c00:	08004d25 	.word	0x08004d25
 8004c04:	08004d25 	.word	0x08004d25
 8004c08:	08004d25 	.word	0x08004d25
 8004c0c:	08004ca3 	.word	0x08004ca3
 8004c10:	08004d25 	.word	0x08004d25
 8004c14:	08004d25 	.word	0x08004d25
 8004c18:	08004d25 	.word	0x08004d25
 8004c1c:	08004ce3 	.word	0x08004ce3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	68b9      	ldr	r1, [r7, #8]
 8004c26:	4618      	mov	r0, r3
 8004c28:	f000 f9d0 	bl	8004fcc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699a      	ldr	r2, [r3, #24]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f042 0208 	orr.w	r2, r2, #8
 8004c3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	699a      	ldr	r2, [r3, #24]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f022 0204 	bic.w	r2, r2, #4
 8004c4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6999      	ldr	r1, [r3, #24]
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	691a      	ldr	r2, [r3, #16]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	619a      	str	r2, [r3, #24]
      break;
 8004c5e:	e062      	b.n	8004d26 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	68b9      	ldr	r1, [r7, #8]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f000 fa16 	bl	8005098 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	699a      	ldr	r2, [r3, #24]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	699a      	ldr	r2, [r3, #24]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	6999      	ldr	r1, [r3, #24]
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	691b      	ldr	r3, [r3, #16]
 8004c96:	021a      	lsls	r2, r3, #8
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	619a      	str	r2, [r3, #24]
      break;
 8004ca0:	e041      	b.n	8004d26 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	68b9      	ldr	r1, [r7, #8]
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f000 fa5f 	bl	800516c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	69da      	ldr	r2, [r3, #28]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f042 0208 	orr.w	r2, r2, #8
 8004cbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	69da      	ldr	r2, [r3, #28]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f022 0204 	bic.w	r2, r2, #4
 8004ccc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	69d9      	ldr	r1, [r3, #28]
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	691a      	ldr	r2, [r3, #16]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	61da      	str	r2, [r3, #28]
      break;
 8004ce0:	e021      	b.n	8004d26 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	68b9      	ldr	r1, [r7, #8]
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f000 faa9 	bl	8005240 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	69da      	ldr	r2, [r3, #28]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	69da      	ldr	r2, [r3, #28]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	69d9      	ldr	r1, [r3, #28]
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	021a      	lsls	r2, r3, #8
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	61da      	str	r2, [r3, #28]
      break;
 8004d22:	e000      	b.n	8004d26 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004d24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d101      	bne.n	8004d50 <HAL_TIM_ConfigClockSource+0x18>
 8004d4c:	2302      	movs	r3, #2
 8004d4e:	e0b3      	b.n	8004eb8 <HAL_TIM_ConfigClockSource+0x180>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2202      	movs	r2, #2
 8004d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004d6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d76:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d88:	d03e      	beq.n	8004e08 <HAL_TIM_ConfigClockSource+0xd0>
 8004d8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d8e:	f200 8087 	bhi.w	8004ea0 <HAL_TIM_ConfigClockSource+0x168>
 8004d92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d96:	f000 8085 	beq.w	8004ea4 <HAL_TIM_ConfigClockSource+0x16c>
 8004d9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d9e:	d87f      	bhi.n	8004ea0 <HAL_TIM_ConfigClockSource+0x168>
 8004da0:	2b70      	cmp	r3, #112	; 0x70
 8004da2:	d01a      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0xa2>
 8004da4:	2b70      	cmp	r3, #112	; 0x70
 8004da6:	d87b      	bhi.n	8004ea0 <HAL_TIM_ConfigClockSource+0x168>
 8004da8:	2b60      	cmp	r3, #96	; 0x60
 8004daa:	d050      	beq.n	8004e4e <HAL_TIM_ConfigClockSource+0x116>
 8004dac:	2b60      	cmp	r3, #96	; 0x60
 8004dae:	d877      	bhi.n	8004ea0 <HAL_TIM_ConfigClockSource+0x168>
 8004db0:	2b50      	cmp	r3, #80	; 0x50
 8004db2:	d03c      	beq.n	8004e2e <HAL_TIM_ConfigClockSource+0xf6>
 8004db4:	2b50      	cmp	r3, #80	; 0x50
 8004db6:	d873      	bhi.n	8004ea0 <HAL_TIM_ConfigClockSource+0x168>
 8004db8:	2b40      	cmp	r3, #64	; 0x40
 8004dba:	d058      	beq.n	8004e6e <HAL_TIM_ConfigClockSource+0x136>
 8004dbc:	2b40      	cmp	r3, #64	; 0x40
 8004dbe:	d86f      	bhi.n	8004ea0 <HAL_TIM_ConfigClockSource+0x168>
 8004dc0:	2b30      	cmp	r3, #48	; 0x30
 8004dc2:	d064      	beq.n	8004e8e <HAL_TIM_ConfigClockSource+0x156>
 8004dc4:	2b30      	cmp	r3, #48	; 0x30
 8004dc6:	d86b      	bhi.n	8004ea0 <HAL_TIM_ConfigClockSource+0x168>
 8004dc8:	2b20      	cmp	r3, #32
 8004dca:	d060      	beq.n	8004e8e <HAL_TIM_ConfigClockSource+0x156>
 8004dcc:	2b20      	cmp	r3, #32
 8004dce:	d867      	bhi.n	8004ea0 <HAL_TIM_ConfigClockSource+0x168>
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d05c      	beq.n	8004e8e <HAL_TIM_ConfigClockSource+0x156>
 8004dd4:	2b10      	cmp	r3, #16
 8004dd6:	d05a      	beq.n	8004e8e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004dd8:	e062      	b.n	8004ea0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6818      	ldr	r0, [r3, #0]
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	6899      	ldr	r1, [r3, #8]
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	685a      	ldr	r2, [r3, #4]
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	f000 faee 	bl	80053ca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004dfc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	68fa      	ldr	r2, [r7, #12]
 8004e04:	609a      	str	r2, [r3, #8]
      break;
 8004e06:	e04e      	b.n	8004ea6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6818      	ldr	r0, [r3, #0]
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	6899      	ldr	r1, [r3, #8]
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	f000 fad7 	bl	80053ca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	689a      	ldr	r2, [r3, #8]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e2a:	609a      	str	r2, [r3, #8]
      break;
 8004e2c:	e03b      	b.n	8004ea6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6818      	ldr	r0, [r3, #0]
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	6859      	ldr	r1, [r3, #4]
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	f000 fa4e 	bl	80052dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2150      	movs	r1, #80	; 0x50
 8004e46:	4618      	mov	r0, r3
 8004e48:	f000 faa5 	bl	8005396 <TIM_ITRx_SetConfig>
      break;
 8004e4c:	e02b      	b.n	8004ea6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6818      	ldr	r0, [r3, #0]
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	6859      	ldr	r1, [r3, #4]
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	f000 fa6c 	bl	8005338 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2160      	movs	r1, #96	; 0x60
 8004e66:	4618      	mov	r0, r3
 8004e68:	f000 fa95 	bl	8005396 <TIM_ITRx_SetConfig>
      break;
 8004e6c:	e01b      	b.n	8004ea6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6818      	ldr	r0, [r3, #0]
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	6859      	ldr	r1, [r3, #4]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	f000 fa2e 	bl	80052dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	2140      	movs	r1, #64	; 0x40
 8004e86:	4618      	mov	r0, r3
 8004e88:	f000 fa85 	bl	8005396 <TIM_ITRx_SetConfig>
      break;
 8004e8c:	e00b      	b.n	8004ea6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4619      	mov	r1, r3
 8004e98:	4610      	mov	r0, r2
 8004e9a:	f000 fa7c 	bl	8005396 <TIM_ITRx_SetConfig>
        break;
 8004e9e:	e002      	b.n	8004ea6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004ea0:	bf00      	nop
 8004ea2:	e000      	b.n	8004ea6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004ea4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004eb6:	2300      	movs	r3, #0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3710      	adds	r7, #16
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bc80      	pop	{r7}
 8004ed0:	4770      	bx	lr

08004ed2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ed2:	b480      	push	{r7}
 8004ed4:	b083      	sub	sp, #12
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004eda:	bf00      	nop
 8004edc:	370c      	adds	r7, #12
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bc80      	pop	{r7}
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bc80      	pop	{r7}
 8004ef4:	4770      	bx	lr

08004ef6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ef6:	b480      	push	{r7}
 8004ef8:	b083      	sub	sp, #12
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004efe:	bf00      	nop
 8004f00:	370c      	adds	r7, #12
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bc80      	pop	{r7}
 8004f06:	4770      	bx	lr

08004f08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b085      	sub	sp, #20
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a29      	ldr	r2, [pc, #164]	; (8004fc0 <TIM_Base_SetConfig+0xb8>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d00b      	beq.n	8004f38 <TIM_Base_SetConfig+0x30>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f26:	d007      	beq.n	8004f38 <TIM_Base_SetConfig+0x30>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	4a26      	ldr	r2, [pc, #152]	; (8004fc4 <TIM_Base_SetConfig+0xbc>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d003      	beq.n	8004f38 <TIM_Base_SetConfig+0x30>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	4a25      	ldr	r2, [pc, #148]	; (8004fc8 <TIM_Base_SetConfig+0xc0>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d108      	bne.n	8004f4a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	68fa      	ldr	r2, [r7, #12]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	4a1c      	ldr	r2, [pc, #112]	; (8004fc0 <TIM_Base_SetConfig+0xb8>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d00b      	beq.n	8004f6a <TIM_Base_SetConfig+0x62>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f58:	d007      	beq.n	8004f6a <TIM_Base_SetConfig+0x62>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a19      	ldr	r2, [pc, #100]	; (8004fc4 <TIM_Base_SetConfig+0xbc>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d003      	beq.n	8004f6a <TIM_Base_SetConfig+0x62>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a18      	ldr	r2, [pc, #96]	; (8004fc8 <TIM_Base_SetConfig+0xc0>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d108      	bne.n	8004f7c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	695b      	ldr	r3, [r3, #20]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	689a      	ldr	r2, [r3, #8]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a07      	ldr	r2, [pc, #28]	; (8004fc0 <TIM_Base_SetConfig+0xb8>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d103      	bne.n	8004fb0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	691a      	ldr	r2, [r3, #16]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	615a      	str	r2, [r3, #20]
}
 8004fb6:	bf00      	nop
 8004fb8:	3714      	adds	r7, #20
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bc80      	pop	{r7}
 8004fbe:	4770      	bx	lr
 8004fc0:	40012c00 	.word	0x40012c00
 8004fc4:	40000400 	.word	0x40000400
 8004fc8:	40000800 	.word	0x40000800

08004fcc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b087      	sub	sp, #28
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a1b      	ldr	r3, [r3, #32]
 8004fda:	f023 0201 	bic.w	r2, r3, #1
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a1b      	ldr	r3, [r3, #32]
 8004fe6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ffa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f023 0303 	bic.w	r3, r3, #3
 8005002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f023 0302 	bic.w	r3, r3, #2
 8005014:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	697a      	ldr	r2, [r7, #20]
 800501c:	4313      	orrs	r3, r2
 800501e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a1c      	ldr	r2, [pc, #112]	; (8005094 <TIM_OC1_SetConfig+0xc8>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d10c      	bne.n	8005042 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	f023 0308 	bic.w	r3, r3, #8
 800502e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	4313      	orrs	r3, r2
 8005038:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	f023 0304 	bic.w	r3, r3, #4
 8005040:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a13      	ldr	r2, [pc, #76]	; (8005094 <TIM_OC1_SetConfig+0xc8>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d111      	bne.n	800506e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005050:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005058:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	695b      	ldr	r3, [r3, #20]
 800505e:	693a      	ldr	r2, [r7, #16]
 8005060:	4313      	orrs	r3, r2
 8005062:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	699b      	ldr	r3, [r3, #24]
 8005068:	693a      	ldr	r2, [r7, #16]
 800506a:	4313      	orrs	r3, r2
 800506c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	693a      	ldr	r2, [r7, #16]
 8005072:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	68fa      	ldr	r2, [r7, #12]
 8005078:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	685a      	ldr	r2, [r3, #4]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	621a      	str	r2, [r3, #32]
}
 8005088:	bf00      	nop
 800508a:	371c      	adds	r7, #28
 800508c:	46bd      	mov	sp, r7
 800508e:	bc80      	pop	{r7}
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	40012c00 	.word	0x40012c00

08005098 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a1b      	ldr	r3, [r3, #32]
 80050a6:	f023 0210 	bic.w	r2, r3, #16
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a1b      	ldr	r3, [r3, #32]
 80050b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	699b      	ldr	r3, [r3, #24]
 80050be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	021b      	lsls	r3, r3, #8
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	4313      	orrs	r3, r2
 80050da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	f023 0320 	bic.w	r3, r3, #32
 80050e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	011b      	lsls	r3, r3, #4
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a1d      	ldr	r2, [pc, #116]	; (8005168 <TIM_OC2_SetConfig+0xd0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d10d      	bne.n	8005114 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	011b      	lsls	r3, r3, #4
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	4313      	orrs	r3, r2
 800510a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005112:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a14      	ldr	r2, [pc, #80]	; (8005168 <TIM_OC2_SetConfig+0xd0>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d113      	bne.n	8005144 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005122:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800512a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	695b      	ldr	r3, [r3, #20]
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	4313      	orrs	r3, r2
 8005136:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	699b      	ldr	r3, [r3, #24]
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	693a      	ldr	r2, [r7, #16]
 8005140:	4313      	orrs	r3, r2
 8005142:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	693a      	ldr	r2, [r7, #16]
 8005148:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	68fa      	ldr	r2, [r7, #12]
 800514e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	685a      	ldr	r2, [r3, #4]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	697a      	ldr	r2, [r7, #20]
 800515c:	621a      	str	r2, [r3, #32]
}
 800515e:	bf00      	nop
 8005160:	371c      	adds	r7, #28
 8005162:	46bd      	mov	sp, r7
 8005164:	bc80      	pop	{r7}
 8005166:	4770      	bx	lr
 8005168:	40012c00 	.word	0x40012c00

0800516c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800516c:	b480      	push	{r7}
 800516e:	b087      	sub	sp, #28
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a1b      	ldr	r3, [r3, #32]
 800517a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	69db      	ldr	r3, [r3, #28]
 8005192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800519a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f023 0303 	bic.w	r3, r3, #3
 80051a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	021b      	lsls	r3, r3, #8
 80051bc:	697a      	ldr	r2, [r7, #20]
 80051be:	4313      	orrs	r3, r2
 80051c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a1d      	ldr	r2, [pc, #116]	; (800523c <TIM_OC3_SetConfig+0xd0>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d10d      	bne.n	80051e6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	021b      	lsls	r3, r3, #8
 80051d8:	697a      	ldr	r2, [r7, #20]
 80051da:	4313      	orrs	r3, r2
 80051dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a14      	ldr	r2, [pc, #80]	; (800523c <TIM_OC3_SetConfig+0xd0>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d113      	bne.n	8005216 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	011b      	lsls	r3, r3, #4
 8005204:	693a      	ldr	r2, [r7, #16]
 8005206:	4313      	orrs	r3, r2
 8005208:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	699b      	ldr	r3, [r3, #24]
 800520e:	011b      	lsls	r3, r3, #4
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	4313      	orrs	r3, r2
 8005214:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	693a      	ldr	r2, [r7, #16]
 800521a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	685a      	ldr	r2, [r3, #4]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	697a      	ldr	r2, [r7, #20]
 800522e:	621a      	str	r2, [r3, #32]
}
 8005230:	bf00      	nop
 8005232:	371c      	adds	r7, #28
 8005234:	46bd      	mov	sp, r7
 8005236:	bc80      	pop	{r7}
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	40012c00 	.word	0x40012c00

08005240 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005240:	b480      	push	{r7}
 8005242:	b087      	sub	sp, #28
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a1b      	ldr	r3, [r3, #32]
 800525a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	69db      	ldr	r3, [r3, #28]
 8005266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800526e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005276:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	021b      	lsls	r3, r3, #8
 800527e:	68fa      	ldr	r2, [r7, #12]
 8005280:	4313      	orrs	r3, r2
 8005282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800528a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	031b      	lsls	r3, r3, #12
 8005292:	693a      	ldr	r2, [r7, #16]
 8005294:	4313      	orrs	r3, r2
 8005296:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a0f      	ldr	r2, [pc, #60]	; (80052d8 <TIM_OC4_SetConfig+0x98>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d109      	bne.n	80052b4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	695b      	ldr	r3, [r3, #20]
 80052ac:	019b      	lsls	r3, r3, #6
 80052ae:	697a      	ldr	r2, [r7, #20]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	697a      	ldr	r2, [r7, #20]
 80052b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	685a      	ldr	r2, [r3, #4]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	621a      	str	r2, [r3, #32]
}
 80052ce:	bf00      	nop
 80052d0:	371c      	adds	r7, #28
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bc80      	pop	{r7}
 80052d6:	4770      	bx	lr
 80052d8:	40012c00 	.word	0x40012c00

080052dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052dc:	b480      	push	{r7}
 80052de:	b087      	sub	sp, #28
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6a1b      	ldr	r3, [r3, #32]
 80052ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	f023 0201 	bic.w	r2, r3, #1
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	699b      	ldr	r3, [r3, #24]
 80052fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005306:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	011b      	lsls	r3, r3, #4
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	4313      	orrs	r3, r2
 8005310:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	f023 030a 	bic.w	r3, r3, #10
 8005318:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800531a:	697a      	ldr	r2, [r7, #20]
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	4313      	orrs	r3, r2
 8005320:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	697a      	ldr	r2, [r7, #20]
 800532c:	621a      	str	r2, [r3, #32]
}
 800532e:	bf00      	nop
 8005330:	371c      	adds	r7, #28
 8005332:	46bd      	mov	sp, r7
 8005334:	bc80      	pop	{r7}
 8005336:	4770      	bx	lr

08005338 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005338:	b480      	push	{r7}
 800533a:	b087      	sub	sp, #28
 800533c:	af00      	add	r7, sp, #0
 800533e:	60f8      	str	r0, [r7, #12]
 8005340:	60b9      	str	r1, [r7, #8]
 8005342:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6a1b      	ldr	r3, [r3, #32]
 8005348:	f023 0210 	bic.w	r2, r3, #16
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	699b      	ldr	r3, [r3, #24]
 8005354:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005362:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	031b      	lsls	r3, r3, #12
 8005368:	697a      	ldr	r2, [r7, #20]
 800536a:	4313      	orrs	r3, r2
 800536c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005374:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	011b      	lsls	r3, r3, #4
 800537a:	693a      	ldr	r2, [r7, #16]
 800537c:	4313      	orrs	r3, r2
 800537e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	621a      	str	r2, [r3, #32]
}
 800538c:	bf00      	nop
 800538e:	371c      	adds	r7, #28
 8005390:	46bd      	mov	sp, r7
 8005392:	bc80      	pop	{r7}
 8005394:	4770      	bx	lr

08005396 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005396:	b480      	push	{r7}
 8005398:	b085      	sub	sp, #20
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
 800539e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053ae:	683a      	ldr	r2, [r7, #0]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	f043 0307 	orr.w	r3, r3, #7
 80053b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	609a      	str	r2, [r3, #8]
}
 80053c0:	bf00      	nop
 80053c2:	3714      	adds	r7, #20
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bc80      	pop	{r7}
 80053c8:	4770      	bx	lr

080053ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053ca:	b480      	push	{r7}
 80053cc:	b087      	sub	sp, #28
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	60f8      	str	r0, [r7, #12]
 80053d2:	60b9      	str	r1, [r7, #8]
 80053d4:	607a      	str	r2, [r7, #4]
 80053d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80053e4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	021a      	lsls	r2, r3, #8
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	431a      	orrs	r2, r3
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	697a      	ldr	r2, [r7, #20]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	697a      	ldr	r2, [r7, #20]
 80053fc:	609a      	str	r2, [r3, #8]
}
 80053fe:	bf00      	nop
 8005400:	371c      	adds	r7, #28
 8005402:	46bd      	mov	sp, r7
 8005404:	bc80      	pop	{r7}
 8005406:	4770      	bx	lr

08005408 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005408:	b480      	push	{r7}
 800540a:	b087      	sub	sp, #28
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	f003 031f 	and.w	r3, r3, #31
 800541a:	2201      	movs	r2, #1
 800541c:	fa02 f303 	lsl.w	r3, r2, r3
 8005420:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6a1a      	ldr	r2, [r3, #32]
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	43db      	mvns	r3, r3
 800542a:	401a      	ands	r2, r3
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6a1a      	ldr	r2, [r3, #32]
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	f003 031f 	and.w	r3, r3, #31
 800543a:	6879      	ldr	r1, [r7, #4]
 800543c:	fa01 f303 	lsl.w	r3, r1, r3
 8005440:	431a      	orrs	r2, r3
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	621a      	str	r2, [r3, #32]
}
 8005446:	bf00      	nop
 8005448:	371c      	adds	r7, #28
 800544a:	46bd      	mov	sp, r7
 800544c:	bc80      	pop	{r7}
 800544e:	4770      	bx	lr

08005450 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005460:	2b01      	cmp	r3, #1
 8005462:	d101      	bne.n	8005468 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005464:	2302      	movs	r3, #2
 8005466:	e046      	b.n	80054f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2202      	movs	r2, #2
 8005474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800548e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	4313      	orrs	r3, r2
 8005498:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a16      	ldr	r2, [pc, #88]	; (8005500 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d00e      	beq.n	80054ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054b4:	d009      	beq.n	80054ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a12      	ldr	r2, [pc, #72]	; (8005504 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d004      	beq.n	80054ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a10      	ldr	r2, [pc, #64]	; (8005508 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d10c      	bne.n	80054e4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	68ba      	ldr	r2, [r7, #8]
 80054d8:	4313      	orrs	r3, r2
 80054da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3714      	adds	r7, #20
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bc80      	pop	{r7}
 80054fe:	4770      	bx	lr
 8005500:	40012c00 	.word	0x40012c00
 8005504:	40000400 	.word	0x40000400
 8005508:	40000800 	.word	0x40000800

0800550c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005514:	bf00      	nop
 8005516:	370c      	adds	r7, #12
 8005518:	46bd      	mov	sp, r7
 800551a:	bc80      	pop	{r7}
 800551c:	4770      	bx	lr

0800551e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800551e:	b480      	push	{r7}
 8005520:	b083      	sub	sp, #12
 8005522:	af00      	add	r7, sp, #0
 8005524:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005526:	bf00      	nop
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	bc80      	pop	{r7}
 800552e:	4770      	bx	lr

08005530 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e03f      	b.n	80055c2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d106      	bne.n	800555c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7fc fa1e 	bl	8001998 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2224      	movs	r2, #36	; 0x24
 8005560:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68da      	ldr	r2, [r3, #12]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005572:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f000 faeb 	bl	8005b50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	691a      	ldr	r2, [r3, #16]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005588:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	695a      	ldr	r2, [r3, #20]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005598:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68da      	ldr	r2, [r3, #12]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2220      	movs	r2, #32
 80055b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2220      	movs	r2, #32
 80055bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3708      	adds	r7, #8
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055ca:	b480      	push	{r7}
 80055cc:	b085      	sub	sp, #20
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	60f8      	str	r0, [r7, #12]
 80055d2:	60b9      	str	r1, [r7, #8]
 80055d4:	4613      	mov	r3, r2
 80055d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	2b20      	cmp	r3, #32
 80055e2:	d130      	bne.n	8005646 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d002      	beq.n	80055f0 <HAL_UART_Transmit_IT+0x26>
 80055ea:	88fb      	ldrh	r3, [r7, #6]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d101      	bne.n	80055f4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e029      	b.n	8005648 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d101      	bne.n	8005602 <HAL_UART_Transmit_IT+0x38>
 80055fe:	2302      	movs	r3, #2
 8005600:	e022      	b.n	8005648 <HAL_UART_Transmit_IT+0x7e>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	68ba      	ldr	r2, [r7, #8]
 800560e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	88fa      	ldrh	r2, [r7, #6]
 8005614:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	88fa      	ldrh	r2, [r7, #6]
 800561a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2221      	movs	r2, #33	; 0x21
 8005626:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68da      	ldr	r2, [r3, #12]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005640:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005642:	2300      	movs	r3, #0
 8005644:	e000      	b.n	8005648 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005646:	2302      	movs	r3, #2
  }
}
 8005648:	4618      	mov	r0, r3
 800564a:	3714      	adds	r7, #20
 800564c:	46bd      	mov	sp, r7
 800564e:	bc80      	pop	{r7}
 8005650:	4770      	bx	lr

08005652 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005652:	b480      	push	{r7}
 8005654:	b085      	sub	sp, #20
 8005656:	af00      	add	r7, sp, #0
 8005658:	60f8      	str	r0, [r7, #12]
 800565a:	60b9      	str	r1, [r7, #8]
 800565c:	4613      	mov	r3, r2
 800565e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005666:	b2db      	uxtb	r3, r3
 8005668:	2b20      	cmp	r3, #32
 800566a:	d140      	bne.n	80056ee <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d002      	beq.n	8005678 <HAL_UART_Receive_IT+0x26>
 8005672:	88fb      	ldrh	r3, [r7, #6]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d101      	bne.n	800567c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e039      	b.n	80056f0 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005682:	2b01      	cmp	r3, #1
 8005684:	d101      	bne.n	800568a <HAL_UART_Receive_IT+0x38>
 8005686:	2302      	movs	r3, #2
 8005688:	e032      	b.n	80056f0 <HAL_UART_Receive_IT+0x9e>
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	88fa      	ldrh	r2, [r7, #6]
 800569c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	88fa      	ldrh	r2, [r7, #6]
 80056a2:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2200      	movs	r2, #0
 80056a8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2222      	movs	r2, #34	; 0x22
 80056ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68da      	ldr	r2, [r3, #12]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056c8:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	695a      	ldr	r2, [r3, #20]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f042 0201 	orr.w	r2, r2, #1
 80056d8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	68da      	ldr	r2, [r3, #12]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f042 0220 	orr.w	r2, r2, #32
 80056e8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80056ea:	2300      	movs	r3, #0
 80056ec:	e000      	b.n	80056f0 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80056ee:	2302      	movs	r3, #2
  }
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3714      	adds	r7, #20
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bc80      	pop	{r7}
 80056f8:	4770      	bx	lr
	...

080056fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b088      	sub	sp, #32
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	695b      	ldr	r3, [r3, #20]
 800571a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800571c:	2300      	movs	r3, #0
 800571e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005720:	2300      	movs	r3, #0
 8005722:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005724:	69fb      	ldr	r3, [r7, #28]
 8005726:	f003 030f 	and.w	r3, r3, #15
 800572a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10d      	bne.n	800574e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	f003 0320 	and.w	r3, r3, #32
 8005738:	2b00      	cmp	r3, #0
 800573a:	d008      	beq.n	800574e <HAL_UART_IRQHandler+0x52>
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	f003 0320 	and.w	r3, r3, #32
 8005742:	2b00      	cmp	r3, #0
 8005744:	d003      	beq.n	800574e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f982 	bl	8005a50 <UART_Receive_IT>
      return;
 800574c:	e0d0      	b.n	80058f0 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 80b0 	beq.w	80058b6 <HAL_UART_IRQHandler+0x1ba>
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f003 0301 	and.w	r3, r3, #1
 800575c:	2b00      	cmp	r3, #0
 800575e:	d105      	bne.n	800576c <HAL_UART_IRQHandler+0x70>
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 80a5 	beq.w	80058b6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00a      	beq.n	800578c <HAL_UART_IRQHandler+0x90>
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800577c:	2b00      	cmp	r3, #0
 800577e:	d005      	beq.n	800578c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005784:	f043 0201 	orr.w	r2, r3, #1
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	f003 0304 	and.w	r3, r3, #4
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00a      	beq.n	80057ac <HAL_UART_IRQHandler+0xb0>
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	f003 0301 	and.w	r3, r3, #1
 800579c:	2b00      	cmp	r3, #0
 800579e:	d005      	beq.n	80057ac <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057a4:	f043 0202 	orr.w	r2, r3, #2
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	f003 0302 	and.w	r3, r3, #2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00a      	beq.n	80057cc <HAL_UART_IRQHandler+0xd0>
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	f003 0301 	and.w	r3, r3, #1
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d005      	beq.n	80057cc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057c4:	f043 0204 	orr.w	r2, r3, #4
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	f003 0308 	and.w	r3, r3, #8
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00f      	beq.n	80057f6 <HAL_UART_IRQHandler+0xfa>
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	f003 0320 	and.w	r3, r3, #32
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d104      	bne.n	80057ea <HAL_UART_IRQHandler+0xee>
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d005      	beq.n	80057f6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ee:	f043 0208 	orr.w	r2, r3, #8
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d077      	beq.n	80058ee <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	f003 0320 	and.w	r3, r3, #32
 8005804:	2b00      	cmp	r3, #0
 8005806:	d007      	beq.n	8005818 <HAL_UART_IRQHandler+0x11c>
 8005808:	69bb      	ldr	r3, [r7, #24]
 800580a:	f003 0320 	and.w	r3, r3, #32
 800580e:	2b00      	cmp	r3, #0
 8005810:	d002      	beq.n	8005818 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f000 f91c 	bl	8005a50 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005822:	2b00      	cmp	r3, #0
 8005824:	bf14      	ite	ne
 8005826:	2301      	movne	r3, #1
 8005828:	2300      	moveq	r3, #0
 800582a:	b2db      	uxtb	r3, r3
 800582c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005832:	f003 0308 	and.w	r3, r3, #8
 8005836:	2b00      	cmp	r3, #0
 8005838:	d102      	bne.n	8005840 <HAL_UART_IRQHandler+0x144>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d031      	beq.n	80058a4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 f86d 	bl	8005920 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	695b      	ldr	r3, [r3, #20]
 800584c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005850:	2b00      	cmp	r3, #0
 8005852:	d023      	beq.n	800589c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	695a      	ldr	r2, [r3, #20]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005862:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005868:	2b00      	cmp	r3, #0
 800586a:	d013      	beq.n	8005894 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005870:	4a21      	ldr	r2, [pc, #132]	; (80058f8 <HAL_UART_IRQHandler+0x1fc>)
 8005872:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005878:	4618      	mov	r0, r3
 800587a:	f7fc ff3b 	bl	80026f4 <HAL_DMA_Abort_IT>
 800587e:	4603      	mov	r3, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d016      	beq.n	80058b2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800588e:	4610      	mov	r0, r2
 8005890:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005892:	e00e      	b.n	80058b2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f83a 	bl	800590e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800589a:	e00a      	b.n	80058b2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f836 	bl	800590e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058a2:	e006      	b.n	80058b2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 f832 	bl	800590e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80058b0:	e01d      	b.n	80058ee <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b2:	bf00      	nop
    return;
 80058b4:	e01b      	b.n	80058ee <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d008      	beq.n	80058d2 <HAL_UART_IRQHandler+0x1d6>
 80058c0:	69bb      	ldr	r3, [r7, #24]
 80058c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d003      	beq.n	80058d2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 f859 	bl	8005982 <UART_Transmit_IT>
    return;
 80058d0:	e00e      	b.n	80058f0 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d009      	beq.n	80058f0 <HAL_UART_IRQHandler+0x1f4>
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d004      	beq.n	80058f0 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 f89a 	bl	8005a20 <UART_EndTransmit_IT>
    return;
 80058ec:	e000      	b.n	80058f0 <HAL_UART_IRQHandler+0x1f4>
    return;
 80058ee:	bf00      	nop
  }
}
 80058f0:	3720      	adds	r7, #32
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	0800595b 	.word	0x0800595b

080058fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b083      	sub	sp, #12
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	bc80      	pop	{r7}
 800590c:	4770      	bx	lr

0800590e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800590e:	b480      	push	{r7}
 8005910:	b083      	sub	sp, #12
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005916:	bf00      	nop
 8005918:	370c      	adds	r7, #12
 800591a:	46bd      	mov	sp, r7
 800591c:	bc80      	pop	{r7}
 800591e:	4770      	bx	lr

08005920 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68da      	ldr	r2, [r3, #12]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005936:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	695a      	ldr	r2, [r3, #20]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f022 0201 	bic.w	r2, r2, #1
 8005946:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2220      	movs	r2, #32
 800594c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005950:	bf00      	nop
 8005952:	370c      	adds	r7, #12
 8005954:	46bd      	mov	sp, r7
 8005956:	bc80      	pop	{r7}
 8005958:	4770      	bx	lr

0800595a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800595a:	b580      	push	{r7, lr}
 800595c:	b084      	sub	sp, #16
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005966:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005974:	68f8      	ldr	r0, [r7, #12]
 8005976:	f7ff ffca 	bl	800590e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800597a:	bf00      	nop
 800597c:	3710      	adds	r7, #16
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}

08005982 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005982:	b480      	push	{r7}
 8005984:	b085      	sub	sp, #20
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005990:	b2db      	uxtb	r3, r3
 8005992:	2b21      	cmp	r3, #33	; 0x21
 8005994:	d13e      	bne.n	8005a14 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800599e:	d114      	bne.n	80059ca <UART_Transmit_IT+0x48>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	691b      	ldr	r3, [r3, #16]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d110      	bne.n	80059ca <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a1b      	ldr	r3, [r3, #32]
 80059ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	881b      	ldrh	r3, [r3, #0]
 80059b2:	461a      	mov	r2, r3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a1b      	ldr	r3, [r3, #32]
 80059c2:	1c9a      	adds	r2, r3, #2
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	621a      	str	r2, [r3, #32]
 80059c8:	e008      	b.n	80059dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a1b      	ldr	r3, [r3, #32]
 80059ce:	1c59      	adds	r1, r3, #1
 80059d0:	687a      	ldr	r2, [r7, #4]
 80059d2:	6211      	str	r1, [r2, #32]
 80059d4:	781a      	ldrb	r2, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	3b01      	subs	r3, #1
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	4619      	mov	r1, r3
 80059ea:	84d1      	strh	r1, [r2, #38]	; 0x26
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d10f      	bne.n	8005a10 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68da      	ldr	r2, [r3, #12]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80059fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68da      	ldr	r2, [r3, #12]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a0e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a10:	2300      	movs	r3, #0
 8005a12:	e000      	b.n	8005a16 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a14:	2302      	movs	r3, #2
  }
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3714      	adds	r7, #20
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bc80      	pop	{r7}
 8005a1e:	4770      	bx	lr

08005a20 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b082      	sub	sp, #8
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68da      	ldr	r2, [r3, #12]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a36:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2220      	movs	r2, #32
 8005a3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f7ff ff5b 	bl	80058fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3708      	adds	r7, #8
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	2b22      	cmp	r3, #34	; 0x22
 8005a62:	d170      	bne.n	8005b46 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a6c:	d117      	bne.n	8005a9e <UART_Receive_IT+0x4e>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d113      	bne.n	8005a9e <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8005a76:	2300      	movs	r3, #0
 8005a78:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a7e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a8c:	b29a      	uxth	r2, r3
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a96:	1c9a      	adds	r2, r3, #2
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	629a      	str	r2, [r3, #40]	; 0x28
 8005a9c:	e026      	b.n	8005aec <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa2:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ab0:	d007      	beq.n	8005ac2 <UART_Receive_IT+0x72>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10a      	bne.n	8005ad0 <UART_Receive_IT+0x80>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	691b      	ldr	r3, [r3, #16]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d106      	bne.n	8005ad0 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	b2da      	uxtb	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	701a      	strb	r2, [r3, #0]
 8005ace:	e008      	b.n	8005ae2 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005adc:	b2da      	uxtb	r2, r3
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ae6:	1c5a      	adds	r2, r3, #1
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	3b01      	subs	r3, #1
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	687a      	ldr	r2, [r7, #4]
 8005af8:	4619      	mov	r1, r3
 8005afa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d120      	bne.n	8005b42 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68da      	ldr	r2, [r3, #12]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f022 0220 	bic.w	r2, r2, #32
 8005b0e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68da      	ldr	r2, [r3, #12]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	695a      	ldr	r2, [r3, #20]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f022 0201 	bic.w	r2, r2, #1
 8005b2e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2220      	movs	r2, #32
 8005b34:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f7fb fb91 	bl	8001260 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	e002      	b.n	8005b48 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8005b42:	2300      	movs	r3, #0
 8005b44:	e000      	b.n	8005b48 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8005b46:	2302      	movs	r3, #2
  }
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3710      	adds	r7, #16
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	68da      	ldr	r2, [r3, #12]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	689a      	ldr	r2, [r3, #8]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	431a      	orrs	r2, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	695b      	ldr	r3, [r3, #20]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005b8a:	f023 030c 	bic.w	r3, r3, #12
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	6812      	ldr	r2, [r2, #0]
 8005b92:	68b9      	ldr	r1, [r7, #8]
 8005b94:	430b      	orrs	r3, r1
 8005b96:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	695b      	ldr	r3, [r3, #20]
 8005b9e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	699a      	ldr	r2, [r3, #24]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	430a      	orrs	r2, r1
 8005bac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a2c      	ldr	r2, [pc, #176]	; (8005c64 <UART_SetConfig+0x114>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d103      	bne.n	8005bc0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005bb8:	f7fd fdfe 	bl	80037b8 <HAL_RCC_GetPCLK2Freq>
 8005bbc:	60f8      	str	r0, [r7, #12]
 8005bbe:	e002      	b.n	8005bc6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005bc0:	f7fd fde6 	bl	8003790 <HAL_RCC_GetPCLK1Freq>
 8005bc4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bc6:	68fa      	ldr	r2, [r7, #12]
 8005bc8:	4613      	mov	r3, r2
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	4413      	add	r3, r2
 8005bce:	009a      	lsls	r2, r3, #2
 8005bd0:	441a      	add	r2, r3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bdc:	4a22      	ldr	r2, [pc, #136]	; (8005c68 <UART_SetConfig+0x118>)
 8005bde:	fba2 2303 	umull	r2, r3, r2, r3
 8005be2:	095b      	lsrs	r3, r3, #5
 8005be4:	0119      	lsls	r1, r3, #4
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	4613      	mov	r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	4413      	add	r3, r2
 8005bee:	009a      	lsls	r2, r3, #2
 8005bf0:	441a      	add	r2, r3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bfc:	4b1a      	ldr	r3, [pc, #104]	; (8005c68 <UART_SetConfig+0x118>)
 8005bfe:	fba3 0302 	umull	r0, r3, r3, r2
 8005c02:	095b      	lsrs	r3, r3, #5
 8005c04:	2064      	movs	r0, #100	; 0x64
 8005c06:	fb00 f303 	mul.w	r3, r0, r3
 8005c0a:	1ad3      	subs	r3, r2, r3
 8005c0c:	011b      	lsls	r3, r3, #4
 8005c0e:	3332      	adds	r3, #50	; 0x32
 8005c10:	4a15      	ldr	r2, [pc, #84]	; (8005c68 <UART_SetConfig+0x118>)
 8005c12:	fba2 2303 	umull	r2, r3, r2, r3
 8005c16:	095b      	lsrs	r3, r3, #5
 8005c18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c1c:	4419      	add	r1, r3
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	4613      	mov	r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4413      	add	r3, r2
 8005c26:	009a      	lsls	r2, r3, #2
 8005c28:	441a      	add	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c34:	4b0c      	ldr	r3, [pc, #48]	; (8005c68 <UART_SetConfig+0x118>)
 8005c36:	fba3 0302 	umull	r0, r3, r3, r2
 8005c3a:	095b      	lsrs	r3, r3, #5
 8005c3c:	2064      	movs	r0, #100	; 0x64
 8005c3e:	fb00 f303 	mul.w	r3, r0, r3
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	011b      	lsls	r3, r3, #4
 8005c46:	3332      	adds	r3, #50	; 0x32
 8005c48:	4a07      	ldr	r2, [pc, #28]	; (8005c68 <UART_SetConfig+0x118>)
 8005c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c4e:	095b      	lsrs	r3, r3, #5
 8005c50:	f003 020f 	and.w	r2, r3, #15
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	440a      	add	r2, r1
 8005c5a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005c5c:	bf00      	nop
 8005c5e:	3710      	adds	r7, #16
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}
 8005c64:	40013800 	.word	0x40013800
 8005c68:	51eb851f 	.word	0x51eb851f

08005c6c <__libc_init_array>:
 8005c6c:	b570      	push	{r4, r5, r6, lr}
 8005c6e:	2600      	movs	r6, #0
 8005c70:	4d0c      	ldr	r5, [pc, #48]	; (8005ca4 <__libc_init_array+0x38>)
 8005c72:	4c0d      	ldr	r4, [pc, #52]	; (8005ca8 <__libc_init_array+0x3c>)
 8005c74:	1b64      	subs	r4, r4, r5
 8005c76:	10a4      	asrs	r4, r4, #2
 8005c78:	42a6      	cmp	r6, r4
 8005c7a:	d109      	bne.n	8005c90 <__libc_init_array+0x24>
 8005c7c:	f000 f822 	bl	8005cc4 <_init>
 8005c80:	2600      	movs	r6, #0
 8005c82:	4d0a      	ldr	r5, [pc, #40]	; (8005cac <__libc_init_array+0x40>)
 8005c84:	4c0a      	ldr	r4, [pc, #40]	; (8005cb0 <__libc_init_array+0x44>)
 8005c86:	1b64      	subs	r4, r4, r5
 8005c88:	10a4      	asrs	r4, r4, #2
 8005c8a:	42a6      	cmp	r6, r4
 8005c8c:	d105      	bne.n	8005c9a <__libc_init_array+0x2e>
 8005c8e:	bd70      	pop	{r4, r5, r6, pc}
 8005c90:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c94:	4798      	blx	r3
 8005c96:	3601      	adds	r6, #1
 8005c98:	e7ee      	b.n	8005c78 <__libc_init_array+0xc>
 8005c9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c9e:	4798      	blx	r3
 8005ca0:	3601      	adds	r6, #1
 8005ca2:	e7f2      	b.n	8005c8a <__libc_init_array+0x1e>
 8005ca4:	08005d44 	.word	0x08005d44
 8005ca8:	08005d44 	.word	0x08005d44
 8005cac:	08005d44 	.word	0x08005d44
 8005cb0:	08005d48 	.word	0x08005d48

08005cb4 <memset>:
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	4402      	add	r2, r0
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d100      	bne.n	8005cbe <memset+0xa>
 8005cbc:	4770      	bx	lr
 8005cbe:	f803 1b01 	strb.w	r1, [r3], #1
 8005cc2:	e7f9      	b.n	8005cb8 <memset+0x4>

08005cc4 <_init>:
 8005cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cc6:	bf00      	nop
 8005cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cca:	bc08      	pop	{r3}
 8005ccc:	469e      	mov	lr, r3
 8005cce:	4770      	bx	lr

08005cd0 <_fini>:
 8005cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cd2:	bf00      	nop
 8005cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cd6:	bc08      	pop	{r3}
 8005cd8:	469e      	mov	lr, r3
 8005cda:	4770      	bx	lr
