#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_00000277b873bdc0 .scope module, "testb_dff" "testb_dff" 2 3;
 .timescale 0 0;
v00000277b8586c00_0 .var "clk", 0 0;
v00000277b8586ca0_0 .var "clr", 0 0;
v00000277b85ce850_0 .var "d", 0 0;
v00000277b85ce8f0_0 .net "q", 0 0, v00000277b8586ac0_0;  1 drivers
v00000277b85ce990_0 .net "qbar", 0 0, v00000277b8586b60_0;  1 drivers
E_00000277b8739fa0 .event posedge, v00000277b873bb70_0;
S_00000277b8586890 .scope module, "d1" "dff" 2 9, 3 1 0, S_00000277b873bdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 1 "d";
v00000277b873bb70_0 .net "clk", 0 0, v00000277b8586c00_0;  1 drivers
v00000277b8736840_0 .net "clr", 0 0, v00000277b8586ca0_0;  1 drivers
v00000277b8586a20_0 .net "d", 0 0, v00000277b85ce850_0;  1 drivers
v00000277b8586ac0_0 .var "q", 0 0;
v00000277b8586b60_0 .var "qbar", 0 0;
E_00000277b8739ba0/0 .event anyedge, v00000277b8736840_0;
E_00000277b8739ba0/1 .event posedge, v00000277b873bb70_0;
E_00000277b8739ba0 .event/or E_00000277b8739ba0/0, E_00000277b8739ba0/1;
    .scope S_00000277b8586890;
T_0 ;
    %end;
    .thread T_0;
    .scope S_00000277b8586890;
T_1 ;
    %wait E_00000277b8739ba0;
    %load/vec4 v00000277b8736840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277b8586ac0_0, 0, 1;
    %load/vec4 v00000277b8586ac0_0;
    %inv;
    %store/vec4 v00000277b8586b60_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000277b8586a20_0;
    %store/vec4 v00000277b8586ac0_0, 0, 1;
    %load/vec4 v00000277b8586ac0_0;
    %inv;
    %store/vec4 v00000277b8586b60_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000277b873bdc0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277b8586c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000277b8586ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277b85ce850_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277b8586ca0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000277b873bdc0;
T_3 ;
    %delay 1, 0;
    %load/vec4 v00000277b8586c00_0;
    %inv;
    %store/vec4 v00000277b8586c00_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000277b873bdc0;
T_4 ;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000277b85ce850_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277b85ce850_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000277b85ce850_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000277b873bdc0;
T_5 ;
    %wait E_00000277b8739fa0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000277b873bdc0;
T_6 ;
    %vpi_call 2 33 "$monitor", $time, "ns clk=%b,clr=%b,d=%b,q=%b,qbar=%b", v00000277b8586c00_0, v00000277b8586ca0_0, v00000277b85ce850_0, v00000277b85ce8f0_0, v00000277b85ce990_0 {0 0 0};
    %vpi_call 2 34 "$dumpfile", "testb_dff.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %delay 15, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testb_dff.v";
    "./Dflip_flop.v";
