{
  "retracted": false,
  "timestamp": 1492732800000,
  "updates": [
    {
      "timestamp": 1579178421665,
      "identifier": {
        "doi": "10.1007/978-981-10-3296-7_12"
      },
      "type": "erratum"
    }
  ],
  "identifier": {
    "doi": "10.1007/978-981-10-3296-7"
  },
  "journal": "PLD Based Design with VHDL",
  "publisher": "Springer Singapore",
  "title": "Erratum to: PLD Based Design with VHDL"
}
