Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Jun  6 11:22:04 2022
| Host         : xsjlc200176 running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                              3           
LUTAR-1    Warning           LUT drives async reset alert                                       1           
TIMING-9   Warning           Unknown CDC Logic                                                  1           
TIMING-18  Warning           Missing input or output delay                                      8           
TIMING-30  Warning           Sub-optimal master source pin selection for generated clock        2           
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  11          
XDCH-2     Warning           Same min and max delay values on IO port                           13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.632        0.000                      0                29479        0.025        0.000                      0                29479        3.750        0.000                       0                 10034  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
clk_fpga_0       {0.000 5.000}      10.000          100.000         
  spi_clk        {0.000 10.000}     20.000          50.000          
    spi_clk_4    {0.000 20.000}     40.000          25.000          
      spi_clk_8  {0.000 40.000}     80.000          12.500          
  txclk          {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0             1.632        0.000                      0                29196        0.025        0.000                      0                29196        3.750        0.000                       0                  9894  
  spi_clk              5.981        0.000                      0                  104        0.199        0.000                      0                  104        9.500        0.000                       0                    56  
    spi_clk_4         38.485        0.000                      0                    1        0.391        0.000                      0                    1       19.500        0.000                       0                     1  
      spi_clk_8       78.791        0.000                      0                    1        0.262        0.000                      0                    1       39.500        0.000                       0                     1  
  txclk                7.291        0.000                      0                  159        0.047        0.000                      0                  159        9.020        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
spi_clk       clk_fpga_0          2.220        0.000                      0                  145        1.211        0.000                      0                  145  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.809        0.000                      0                   17        0.428        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    
(none)        txclk         clk_fpga_0    
(none)        clk_fpga_0    spi_clk       
(none)        clk_fpga_0    spi_clk_4     
(none)        clk_fpga_0    spi_clk_8     
(none)                      txclk         
(none)        clk_fpga_0    txclk         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)        spi_clk                     
(none)        txclk                       
(none)                      spi_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 1.179ns (16.660%)  route 5.898ns (83.340%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.707     3.001    design_2_i/LOOP2/axis_switch_2/inst/aclk
    SLICE_X60Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.456     3.457 f  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/Q
                         net (fo=2, routed)           0.788     4.245    design_2_i/LOOP2/axis_switch_2/inst/sel0[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.369 f  design_2_i/LOOP2/axis_switch_2/inst/m_axis_tdata[95]_INST_0_i_1/O
                         net (fo=48, routed)          1.012     5.381    design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tlast_1_sn_1
    SLICE_X80Y79         LUT4 (Prop_lut4_I3_O)        0.120     5.501 r  design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tdata[52]_INST_0/O
                         net (fo=1, routed)           0.814     6.314    design_2_i/LOOP2/axis_switch_3/inst/s_axis_tdata[52]
    SLICE_X67Y71         LUT6 (Prop_lut6_I3_O)        0.327     6.641 r  design_2_i/LOOP2/axis_switch_3/inst/m_axis_tdata[4]_INST_0/O
                         net (fo=3, routed)           1.501     8.142    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tdata[4]
    SLICE_X67Y46         LUT3 (Prop_lut3_I2_O)        0.152     8.294 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/bram2_odd_data_a[4]_INST_0/O
                         net (fo=4, routed)           1.783    10.078    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y4          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.515    12.694    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.809    
                         clock uncertainty           -0.154    12.655    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    11.710    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 1.179ns (16.829%)  route 5.827ns (83.171%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.707     3.001    design_2_i/LOOP2/axis_switch_2/inst/aclk
    SLICE_X60Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.456     3.457 f  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/Q
                         net (fo=2, routed)           0.788     4.245    design_2_i/LOOP2/axis_switch_2/inst/sel0[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.369 f  design_2_i/LOOP2/axis_switch_2/inst/m_axis_tdata[95]_INST_0_i_1/O
                         net (fo=48, routed)          1.012     5.381    design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tlast_1_sn_1
    SLICE_X80Y79         LUT4 (Prop_lut4_I3_O)        0.120     5.501 r  design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tdata[52]_INST_0/O
                         net (fo=1, routed)           0.814     6.314    design_2_i/LOOP2/axis_switch_3/inst/s_axis_tdata[52]
    SLICE_X67Y71         LUT6 (Prop_lut6_I3_O)        0.327     6.641 r  design_2_i/LOOP2/axis_switch_3/inst/m_axis_tdata[4]_INST_0/O
                         net (fo=3, routed)           1.501     8.142    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tdata[4]
    SLICE_X67Y46         LUT3 (Prop_lut3_I2_O)        0.152     8.294 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/bram2_odd_data_a[4]_INST_0/O
                         net (fo=4, routed)           1.712    10.007    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y5          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.521    12.700    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    11.716    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.716    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.148ns (15.951%)  route 6.049ns (84.049%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.707     3.001    design_2_i/LOOP2/axis_switch_2/inst/aclk
    SLICE_X60Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.456     3.457 f  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/Q
                         net (fo=2, routed)           0.788     4.245    design_2_i/LOOP2/axis_switch_2/inst/sel0[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.369 f  design_2_i/LOOP2/axis_switch_2/inst/m_axis_tdata[95]_INST_0_i_1/O
                         net (fo=48, routed)          1.214     5.583    design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tlast_1_sn_1
    SLICE_X80Y74         LUT4 (Prop_lut4_I3_O)        0.118     5.701 r  design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tdata[49]_INST_0/O
                         net (fo=1, routed)           0.715     6.416    design_2_i/LOOP2/axis_switch_3/inst/s_axis_tdata[49]
    SLICE_X67Y70         LUT6 (Prop_lut6_I3_O)        0.326     6.742 r  design_2_i/LOOP2/axis_switch_3/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=3, routed)           1.476     8.219    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tdata[1]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.343 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/bram2_odd_data_a[1]_INST_0/O
                         net (fo=4, routed)           1.855    10.198    design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X5Y9          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.664    12.843    design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y9          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    12.067    design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 1.181ns (17.258%)  route 5.662ns (82.742%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.707     3.001    design_2_i/LOOP2/axis_switch_2/inst/aclk
    SLICE_X60Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.456     3.457 f  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/Q
                         net (fo=2, routed)           0.788     4.245    design_2_i/LOOP2/axis_switch_2/inst/sel0[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.369 f  design_2_i/LOOP2/axis_switch_2/inst/m_axis_tdata[95]_INST_0_i_1/O
                         net (fo=48, routed)          0.977     5.346    design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tlast_1_sn_1
    SLICE_X80Y79         LUT4 (Prop_lut4_I3_O)        0.119     5.465 r  design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tdata[51]_INST_0/O
                         net (fo=1, routed)           1.587     7.052    design_2_i/LOOP2/axis_switch_3/inst/s_axis_tdata[51]
    SLICE_X65Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.384 r  design_2_i/LOOP2/axis_switch_3/inst/m_axis_tdata[3]_INST_0/O
                         net (fo=3, routed)           0.596     7.981    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tdata[3]
    SLICE_X66Y46         LUT3 (Prop_lut3_I2_O)        0.150     8.131 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/bram2_odd_data_a[3]_INST_0/O
                         net (fo=4, routed)           1.714     9.844    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y4          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.515    12.694    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.809    
                         clock uncertainty           -0.154    12.655    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.941    11.714    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/blk_mem_0_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 1.186ns (16.701%)  route 5.915ns (83.299%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.707     3.001    design_2_i/LOOP2/axis_switch_2/inst/aclk
    SLICE_X60Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.456     3.457 f  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/Q
                         net (fo=2, routed)           0.788     4.245    design_2_i/LOOP2/axis_switch_2/inst/sel0[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.369 f  design_2_i/LOOP2/axis_switch_2/inst/m_axis_tdata[95]_INST_0_i_1/O
                         net (fo=48, routed)          1.408     5.776    design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tlast_1_sn_1
    SLICE_X80Y75         LUT4 (Prop_lut4_I3_O)        0.150     5.926 r  design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tdata[81]_INST_0/O
                         net (fo=1, routed)           0.774     6.700    design_2_i/LOOP2/axis_switch_3/inst/s_axis_tdata[81]
    SLICE_X67Y72         LUT6 (Prop_lut6_I3_O)        0.332     7.032 r  design_2_i/LOOP2/axis_switch_3/inst/m_axis_tdata[33]_INST_0/O
                         net (fo=3, routed)           1.243     8.275    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tdata[33]
    SLICE_X63Y49         LUT3 (Prop_lut3_I2_O)        0.124     8.399 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/bram0_odd_data_a[1]_INST_0/O
                         net (fo=4, routed)           1.703    10.102    design_2_i/RX_BUFFER/blk_mem_0_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y2          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.585    12.764    design_2_i/RX_BUFFER/blk_mem_0_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y2          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    11.988    design_2_i/RX_BUFFER/blk_mem_0_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.988    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 1.180ns (16.785%)  route 5.850ns (83.215%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.707     3.001    design_2_i/LOOP2/axis_switch_2/inst/aclk
    SLICE_X60Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.456     3.457 f  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/Q
                         net (fo=2, routed)           0.788     4.245    design_2_i/LOOP2/axis_switch_2/inst/sel0[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.369 f  design_2_i/LOOP2/axis_switch_2/inst/m_axis_tdata[95]_INST_0_i_1/O
                         net (fo=48, routed)          1.204     5.572    design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tlast_1_sn_1
    SLICE_X80Y79         LUT4 (Prop_lut4_I3_O)        0.150     5.722 r  design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tdata[48]_INST_0/O
                         net (fo=1, routed)           0.858     6.580    design_2_i/LOOP2/axis_switch_3/inst/s_axis_tdata[48]
    SLICE_X67Y70         LUT6 (Prop_lut6_I3_O)        0.326     6.906 r  design_2_i/LOOP2/axis_switch_3/inst/m_axis_tdata[0]_INST_0/O
                         net (fo=3, routed)           0.960     7.866    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tdata[0]
    SLICE_X65Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.990 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/bram2_odd_data_a[0]_INST_0/O
                         net (fo=4, routed)           2.041    10.031    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y5          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.521    12.700    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    11.924    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 0.977ns (14.323%)  route 5.844ns (85.677%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.707     3.001    design_2_i/LOOP2/axis_switch_2/inst/aclk
    SLICE_X60Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.456     3.457 f  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/Q
                         net (fo=2, routed)           0.788     4.245    design_2_i/LOOP2/axis_switch_2/inst/sel0[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.369 f  design_2_i/LOOP2/axis_switch_2/inst/m_axis_tdata[95]_INST_0_i_1/O
                         net (fo=48, routed)          1.008     5.377    design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tlast_1_sn_1
    SLICE_X80Y76         LUT4 (Prop_lut4_I3_O)        0.124     5.501 r  design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tdata[54]_INST_0/O
                         net (fo=1, routed)           0.765     6.266    design_2_i/LOOP2/axis_switch_3/inst/s_axis_tdata[54]
    SLICE_X67Y70         LUT6 (Prop_lut6_I3_O)        0.124     6.390 r  design_2_i/LOOP2/axis_switch_3/inst/m_axis_tdata[6]_INST_0/O
                         net (fo=3, routed)           1.505     7.895    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tdata[6]
    SLICE_X68Y45         LUT3 (Prop_lut3_I2_O)        0.149     8.044 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/bram2_odd_data_a[6]_INST_0/O
                         net (fo=4, routed)           1.778     9.822    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y5          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.521    12.700    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.945    11.716    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.716    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.178ns (16.975%)  route 5.761ns (83.025%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.707     3.001    design_2_i/LOOP2/axis_switch_2/inst/aclk
    SLICE_X60Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.456     3.457 f  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/Q
                         net (fo=2, routed)           0.788     4.245    design_2_i/LOOP2/axis_switch_2/inst/sel0[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.369 f  design_2_i/LOOP2/axis_switch_2/inst/m_axis_tdata[95]_INST_0_i_1/O
                         net (fo=48, routed)          1.158     5.527    design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tlast_1_sn_1
    SLICE_X59Y73         LUT4 (Prop_lut4_I3_O)        0.153     5.680 r  design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tdata[79]_INST_0/O
                         net (fo=1, routed)           0.454     6.134    design_2_i/LOOP2/axis_switch_3/inst/s_axis_tdata[79]
    SLICE_X63Y72         LUT6 (Prop_lut6_I3_O)        0.327     6.461 r  design_2_i/LOOP2/axis_switch_3/inst/m_axis_tdata[31]_INST_0/O
                         net (fo=3, routed)           1.369     7.830    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tdata[31]
    SLICE_X84Y54         LUT3 (Prop_lut3_I2_O)        0.118     7.948 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/bram1_odd_data_a[15]_INST_0/O
                         net (fo=4, routed)           1.993     9.940    design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X5Y3          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.652    12.831    design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.946    
                         clock uncertainty           -0.154    12.792    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.939    11.853    design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.853    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.181ns (17.375%)  route 5.616ns (82.625%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.707     3.001    design_2_i/LOOP2/axis_switch_2/inst/aclk
    SLICE_X60Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.456     3.457 f  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[5]/Q
                         net (fo=2, routed)           0.788     4.245    design_2_i/LOOP2/axis_switch_2/inst/sel0[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.369 f  design_2_i/LOOP2/axis_switch_2/inst/m_axis_tdata[95]_INST_0_i_1/O
                         net (fo=48, routed)          0.977     5.346    design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tlast_1_sn_1
    SLICE_X80Y79         LUT4 (Prop_lut4_I3_O)        0.119     5.465 r  design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tdata[51]_INST_0/O
                         net (fo=1, routed)           1.587     7.052    design_2_i/LOOP2/axis_switch_3/inst/s_axis_tdata[51]
    SLICE_X65Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.384 r  design_2_i/LOOP2/axis_switch_3/inst/m_axis_tdata[3]_INST_0/O
                         net (fo=3, routed)           0.596     7.981    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tdata[3]
    SLICE_X66Y46         LUT3 (Prop_lut3_I2_O)        0.150     8.131 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/bram2_odd_data_a[3]_INST_0/O
                         net (fo=4, routed)           1.667     9.798    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y5          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.521    12.700    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.941    11.720    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 1.283ns (17.508%)  route 6.045ns (82.492%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.707     3.001    design_2_i/LOOP2/axis_switch_2/inst/aclk
    SLICE_X60Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[9]/Q
                         net (fo=2, routed)           0.627     4.047    design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/Q[9]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.290     4.337 r  design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tvalid[1]_INST_0/O
                         net (fo=1, routed)           0.926     5.263    design_2_i/LOOP2/axis_switch_3/inst/s_axis_tvalid[1]
    SLICE_X64Y82         LUT4 (Prop_lut4_I2_O)        0.326     5.589 r  design_2_i/LOOP2/axis_switch_3/inst/m_axis_tvalid[0]_INST_0/O
                         net (fo=5, routed)           1.100     6.689    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124     6.813 f  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/bram2_even_we_a_INST_0_i_1/O
                         net (fo=4, routed)           0.511     7.324    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/bram2_even_we_a_INST_0_i_1_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.448 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/bram2_odd_we_a_INST_0/O
                         net (fo=12, routed)          2.881    10.329    design_2_i/RX_BUFFER/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X5Y4          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.646    12.825    design_2_i/RX_BUFFER/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.940    
                         clock uncertainty           -0.154    12.786    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.254    design_2_i/RX_BUFFER/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  1.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.317%)  route 0.158ns (51.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.545     0.881    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X50Y68         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[21]/Q
                         net (fo=1, routed)           0.158     1.187    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[25]
    SLICE_X49Y68         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.815     1.181    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y68         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.016     1.162    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.182%)  route 0.219ns (60.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.545     0.881    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X48Y71         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.219     1.240    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.cdc_handshake_data_out[2]
    SLICE_X53Y70         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.809     1.175    design_2_i/LOOP1/axis_switch_0/inst/aclk
    SLICE_X53Y70         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[2]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.075     1.215    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.074%)  route 0.220ns (60.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.545     0.881    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X48Y71         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.220     1.241    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.cdc_handshake_data_out[4]
    SLICE_X53Y70         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.809     1.175    design_2_i/LOOP1/axis_switch_0/inst/aclk
    SLICE_X53Y70         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[4]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.076     1.216    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/gen_mi_mux_in[1].mi_mux_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/selectee_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.187ns (47.388%)  route 0.208ns (52.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.543     0.879    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/s_axi_ctrl_aclk
    SLICE_X49Y76         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/gen_mi_mux_in[1].mi_mux_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/gen_mi_mux_in[1].mi_mux_in_reg[5]/Q
                         net (fo=2, routed)           0.208     1.227    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/D[5]
    SLICE_X51Y76         LUT3 (Prop_lut3_I0_O)        0.046     1.273 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/selectee[1]_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/selectee[1]_i_1_n_0
    SLICE_X51Y76         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/selectee_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.805     1.171    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/s_axi_ctrl_aclk
    SLICE_X51Y76         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/selectee_reg[1]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.107     1.243    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/selectee_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.071%)  route 0.220ns (60.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.545     0.881    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X48Y71         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.220     1.241    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.cdc_handshake_data_out[3]
    SLICE_X53Y70         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.809     1.175    design_2_i/LOOP1/axis_switch_0/inst/aclk
    SLICE_X53Y70         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[3]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.071     1.211    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.188%)  route 0.244ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.576     0.912    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X54Y53         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[2]/Q
                         net (fo=1, routed)           0.244     1.320    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X54Y48         SRL16E                                       r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.851     1.217    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X54Y48         SRL16E                                       r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4/CLK
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.289    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.903%)  route 0.195ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.545     0.881    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X49Y71         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.195     1.217    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.cdc_handshake_data_out[0]
    SLICE_X53Y70         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.809     1.175    design_2_i/LOOP1/axis_switch_0/inst/aclk
    SLICE_X53Y70         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[0]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.046     1.186    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.ctrl_reg_synch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1088]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1088]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.297%)  route 0.216ns (53.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.577     0.913    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X55Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1088]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1088]/Q
                         net (fo=2, routed)           0.216     1.269    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[30]
    SLICE_X55Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.314 r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i[1088]_i_1/O
                         net (fo=1, routed)           0.000     1.314    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i[1088]_i_1_n_0
    SLICE_X55Y49         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.851     1.217    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X55Y49         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1088]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092     1.279    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1088]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.085%)  route 0.208ns (55.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.552     0.888    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X46Y63         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[19]/Q
                         net (fo=1, routed)           0.208     1.260    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[19]
    SLICE_X50Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.816     1.182    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[19]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.076     1.223    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.559     0.895    design_2_i/DMA/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y52         FDRE                                         r  design_2_i/DMA/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_2_i/DMA/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.091    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X34Y52         RAMD32                                       r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.826     1.192    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X34Y52         RAMD32                                       r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X34Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.055    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y52  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_DN
                            (output port clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 3.512ns (40.495%)  route 5.161ns (59.505%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.041 - 20.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=12, routed)          0.639     7.767    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/Q[1]
    SLICE_X48Y94         LUT3 (Prop_lut3_I0_O)        0.150     7.917 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_oen_INST_0/O
                         net (fo=1, routed)           4.522    12.439    design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/T
    A19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.844    15.283 r  design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.283    SPI_DN
    A19                                                               r  SPI_DN (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    22.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367    23.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         clock pessimism              0.378    23.418    
                         clock uncertainty           -0.154    23.264    
                         output delay                -2.000    21.264    
  -------------------------------------------------------------------
                         required time                         21.264    
                         arrival time                         -15.283    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_CSN
                            (output port clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 3.279ns (38.640%)  route 5.208ns (61.360%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.041 - 20.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     7.127 f  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=12, routed)          0.639     7.767    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/Q[1]
    SLICE_X48Y94         LUT3 (Prop_lut3_I0_O)        0.124     7.891 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_CS_INST_0/O
                         net (fo=1, routed)           4.568    12.459    SPI_CSN_OBUF
    A17                  OBUF (Prop_obuf_I_O)         2.637    15.096 r  SPI_CSN_OBUF_inst/O
                         net (fo=0)                   0.000    15.096    SPI_CSN
    A17                                                               r  SPI_CSN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    22.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367    23.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         clock pessimism              0.378    23.418    
                         clock uncertainty           -0.154    23.264    
                         output delay                -2.000    21.264    
  -------------------------------------------------------------------
                         required time                         21.264    
                         arrival time                         -15.096    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.027ns (31.055%)  route 2.280ns (68.945%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns = ( 25.832 - 20.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y95         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.806     7.933    design_2_i/SPI/SPI_ip_0/inst/shift_count[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I2_O)        0.153     8.086 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=4, routed)           0.630     8.716    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I0_O)        0.356     9.072 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.844     9.916    design_2_i/SPI/SPI_ip_0/inst/shift_reg_0
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    22.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367    23.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622    23.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100    23.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479    25.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/C
                         clock pessimism              0.750    26.582    
                         clock uncertainty           -0.154    26.428    
    SLICE_X44Y90         FDCE (Setup_fdce_C_CE)      -0.436    25.992    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         25.992    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.027ns (31.055%)  route 2.280ns (68.945%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns = ( 25.832 - 20.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y95         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.806     7.933    design_2_i/SPI/SPI_ip_0/inst/shift_count[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I2_O)        0.153     8.086 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=4, routed)           0.630     8.716    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I0_O)        0.356     9.072 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.844     9.916    design_2_i/SPI/SPI_ip_0/inst/shift_reg_0
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    22.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367    23.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622    23.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100    23.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479    25.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/C
                         clock pessimism              0.750    26.582    
                         clock uncertainty           -0.154    26.428    
    SLICE_X44Y90         FDCE (Setup_fdce_C_CE)      -0.436    25.992    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         25.992    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.027ns (31.055%)  route 2.280ns (68.945%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns = ( 25.832 - 20.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y95         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.806     7.933    design_2_i/SPI/SPI_ip_0/inst/shift_count[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I2_O)        0.153     8.086 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=4, routed)           0.630     8.716    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I0_O)        0.356     9.072 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.844     9.916    design_2_i/SPI/SPI_ip_0/inst/shift_reg_0
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    22.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367    23.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622    23.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100    23.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479    25.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/C
                         clock pessimism              0.750    26.582    
                         clock uncertainty           -0.154    26.428    
    SLICE_X44Y90         FDCE (Setup_fdce_C_CE)      -0.436    25.992    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         25.992    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.027ns (31.055%)  route 2.280ns (68.945%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns = ( 25.832 - 20.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y95         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.806     7.933    design_2_i/SPI/SPI_ip_0/inst/shift_count[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I2_O)        0.153     8.086 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=4, routed)           0.630     8.716    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I0_O)        0.356     9.072 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.844     9.916    design_2_i/SPI/SPI_ip_0/inst/shift_reg_0
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    22.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367    23.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622    23.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100    23.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479    25.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/C
                         clock pessimism              0.750    26.582    
                         clock uncertainty           -0.154    26.428    
    SLICE_X44Y90         FDCE (Setup_fdce_C_CE)      -0.436    25.992    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         25.992    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.027ns (31.055%)  route 2.280ns (68.945%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns = ( 25.832 - 20.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y95         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.806     7.933    design_2_i/SPI/SPI_ip_0/inst/shift_count[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I2_O)        0.153     8.086 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=4, routed)           0.630     8.716    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I0_O)        0.356     9.072 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.844     9.916    design_2_i/SPI/SPI_ip_0/inst/shift_reg_0
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    22.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367    23.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622    23.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100    23.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479    25.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/C
                         clock pessimism              0.750    26.582    
                         clock uncertainty           -0.154    26.428    
    SLICE_X44Y90         FDCE (Setup_fdce_C_CE)      -0.436    25.992    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         25.992    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.027ns (31.055%)  route 2.280ns (68.945%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns = ( 25.832 - 20.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y95         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.806     7.933    design_2_i/SPI/SPI_ip_0/inst/shift_count[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I2_O)        0.153     8.086 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=4, routed)           0.630     8.716    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I0_O)        0.356     9.072 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.844     9.916    design_2_i/SPI/SPI_ip_0/inst/shift_reg_0
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    22.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367    23.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622    23.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100    23.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479    25.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[7]/C
                         clock pessimism              0.750    26.582    
                         clock uncertainty           -0.154    26.428    
    SLICE_X44Y90         FDCE (Setup_fdce_C_CE)      -0.436    25.992    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.992    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.027ns (31.055%)  route 2.280ns (68.945%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns = ( 25.832 - 20.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y95         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.806     7.933    design_2_i/SPI/SPI_ip_0/inst/shift_count[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I2_O)        0.153     8.086 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=4, routed)           0.630     8.716    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I0_O)        0.356     9.072 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.844     9.916    design_2_i/SPI/SPI_ip_0/inst/shift_reg_0
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    22.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367    23.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622    23.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100    23.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479    25.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/C
                         clock pessimism              0.750    26.582    
                         clock uncertainty           -0.154    26.428    
    SLICE_X44Y90         FDCE (Setup_fdce_C_CE)      -0.436    25.992    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.992    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.027ns (31.055%)  route 2.280ns (68.945%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns = ( 25.832 - 20.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y95         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.806     7.933    design_2_i/SPI/SPI_ip_0/inst/shift_count[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I2_O)        0.153     8.086 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=4, routed)           0.630     8.716    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I0_O)        0.356     9.072 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.844     9.916    design_2_i/SPI/SPI_ip_0/inst/shift_reg_0
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    22.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367    23.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622    23.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100    23.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479    25.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]/C
                         clock pessimism              0.750    26.582    
                         clock uncertainty           -0.154    26.428    
    SLICE_X44Y90         FDCE (Setup_fdce_C_CE)      -0.436    25.992    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.992    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 16.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.141     2.290 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/Q
                         net (fo=2, routed)           0.133     2.423    design_2_i/SPI/SPI_ip_0/inst/spi_rdata[13]
    SLICE_X44Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]/C
                         clock pessimism             -0.689     2.149    
    SLICE_X44Y91         FDCE (Hold_fdce_C_D)         0.075     2.224    design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.148     2.297 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.093     2.390    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][4]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.099     2.489 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.489    design_2_i/SPI/SPI_ip_0/inst/shift_reg[5]
    SLICE_X46Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]/C
                         clock pessimism             -0.689     2.149    
    SLICE_X46Y91         FDCE (Hold_fdce_C_D)         0.121     2.270    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     2.290 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/Q
                         net (fo=2, routed)           0.157     2.448    design_2_i/SPI/SPI_ip_0/inst/spi_rdata[5]
    SLICE_X47Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
                         clock pessimism             -0.689     2.149    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.075     2.224    design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDCE (Prop_fdce_C_Q)         0.128     2.277 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.107     2.384    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][12]
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.098     2.482 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.482    design_2_i/SPI/SPI_ip_0/inst/shift_reg[13]
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/C
                         clock pessimism             -0.689     2.149    
    SLICE_X44Y90         FDCE (Hold_fdce_C_D)         0.092     2.241    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.128     2.277 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.131     2.408    design_2_i/SPI/SPI_ip_0/inst/spi_rdata[6]
    SLICE_X47Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/C
                         clock pessimism             -0.689     2.149    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.017     2.166    design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.580%)  route 0.183ns (56.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.556     2.148    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141     2.289 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/Q
                         net (fo=2, routed)           0.183     2.472    design_2_i/SPI/SPI_ip_0/inst/spi_rdata[1]
    SLICE_X47Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/C
                         clock pessimism             -0.655     2.183    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.046     2.229    design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.903%)  route 0.187ns (50.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     2.290 r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/Q
                         net (fo=6, routed)           0.187     2.477    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count_reg[3][0]
    SLICE_X47Y94         LUT6 (Prop_lut6_I4_O)        0.045     2.522 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.522    design_2_i/SPI/SPI_ip_0/inst/p_0_in__0[2]
    SLICE_X47Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.826     2.839    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
                         clock pessimism             -0.655     2.184    
    SLICE_X47Y94         FDCE (Hold_fdce_C_D)         0.092     2.276    design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.038%)  route 0.186ns (49.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     2.290 r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/Q
                         net (fo=6, routed)           0.186     2.476    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count_reg[3][0]
    SLICE_X47Y94         LUT6 (Prop_lut6_I4_O)        0.045     2.521 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count[3]_i_2/O
                         net (fo=1, routed)           0.000     2.521    design_2_i/SPI/SPI_ip_0/inst/p_0_in__0[3]
    SLICE_X47Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.826     2.839    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/C
                         clock pessimism             -0.655     2.184    
    SLICE_X47Y94         FDCE (Hold_fdce_C_D)         0.091     2.275    design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.227ns (63.269%)  route 0.132ns (36.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.128     2.277 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.132     2.409    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][16]
    SLICE_X47Y92         LUT3 (Prop_lut3_I0_O)        0.099     2.508 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.508    design_2_i/SPI/SPI_ip_0/inst/shift_reg[17]
    SLICE_X47Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/C
                         clock pessimism             -0.673     2.165    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.092     2.257    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.345%)  route 0.184ns (56.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.141     2.290 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/Q
                         net (fo=2, routed)           0.184     2.475    design_2_i/SPI/SPI_ip_0/inst/spi_rdata[11]
    SLICE_X44Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/C
                         clock pessimism             -0.689     2.149    
    SLICE_X44Y91         FDCE (Hold_fdce_C_D)         0.070     2.219    design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk_div2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X46Y94   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y94   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X47Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X47Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y95   design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y95   design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y95   design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X46Y94   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X46Y94   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y94   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y94   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X47Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X47Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X46Y94   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X46Y94   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y94   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y94   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X47Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X47Y94   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_4
  To Clock:  spi_clk_4

Setup :            0  Failing Endpoints,  Worst Slack       38.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.485ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (spi_clk_4 rise@40.000ns - spi_clk_4 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.580ns (41.737%)  route 0.810ns (58.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 44.043 - 40.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.361     3.779    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     4.235 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=3, routed)           0.364     4.599    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X48Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.456     5.055 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=3, routed)           0.810     5.865    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.989 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__1/O
                         net (fo=1, routed)           0.000     5.989    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__1_n_0
    SLICE_X48Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    42.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367    43.041 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.316    43.357    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.367    43.724 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=3, routed)           0.319    44.043    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X48Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                         clock pessimism              0.557    44.599    
                         clock uncertainty           -0.154    44.445    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)        0.029    44.474    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg
  -------------------------------------------------------------------
                         required time                         44.474    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                 38.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_4 rise@0.000ns - spi_clk_4 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.618%)  route 0.296ns (61.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.158     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.141     1.338 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=3, routed)           0.161     1.499    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X48Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141     1.640 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=3, routed)           0.296     1.935    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.980 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.980    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__1_n_0
    SLICE_X48Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.181     1.552    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.175     1.727 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=3, routed)           0.184     1.911    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X48Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                         clock pessimism             -0.412     1.499    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.091     1.590    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.391    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_4
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div4 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X48Y46  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y46  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y46  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y46  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X48Y46  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_8
  To Clock:  spi_clk_8

Setup :            0  Failing Endpoints,  Worst Slack       78.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.791ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (spi_clk_8 rise@80.000ns - spi_clk_8 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.580ns (53.505%)  route 0.504ns (46.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 84.885 - 80.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.361     3.779    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     4.235 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=3, routed)           0.364     4.599    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.456     5.055 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=3, routed)           0.552     5.607    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X49Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.456     6.063 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q
                         net (fo=2, routed)           0.504     6.567    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div16
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.691 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2/O
                         net (fo=1, routed)           0.000     6.691    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2_n_0
    SLICE_X49Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    81.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    82.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367    83.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.316    83.357    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.367    83.724 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=3, routed)           0.319    84.043    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.367    84.410 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=3, routed)           0.476    84.885    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X49Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                         clock pessimism              0.722    85.607    
                         clock uncertainty           -0.154    85.452    
    SLICE_X49Y46         FDCE (Setup_fdce_C_D)        0.029    85.481    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg
  -------------------------------------------------------------------
                         required time                         85.481    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 78.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_8 rise@0.000ns - spi_clk_8 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.158     1.197    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.141     1.338 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=3, routed)           0.161     1.499    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=3, routed)           0.219     1.858    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X49Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141     1.999 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q
                         net (fo=2, routed)           0.167     2.166    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div16
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.211 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2/O
                         net (fo=1, routed)           0.000     2.211    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2_n_0
    SLICE_X49Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.181     1.552    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.175     1.727 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=3, routed)           0.184     1.911    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.175     2.086 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=3, routed)           0.252     2.338    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X49Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                         clock pessimism             -0.479     1.858    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.091     1.949    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_8
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X49Y46  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X49Y46  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X49Y46  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X49Y46  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X49Y46  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  txclk
  To Clock:  txclk

Setup :            0  Failing Endpoints,  Worst Slack        7.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED7
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 3.958ns (56.380%)  route 3.062ns (43.620%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    9.910ns
    Clock Pessimism Removal (CPR):    1.818ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140     4.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124     4.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633     5.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     5.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509     5.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     6.375 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558     7.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.034 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.876     9.910    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y38        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y38        FDRE (Prop_fdre_C_Q)         0.456    10.366 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.062    13.428    lopt_5
    U14                  OBUF (Prop_obuf_I_O)         3.502    16.930 r  LED7_OBUF_inst/O
                         net (fo=0)                   0.000    16.930    LED7
    U14                                                               r  LED7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.999    23.179    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.100    23.279 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.375    23.653    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.100    23.753 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.437    24.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.367    24.557 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.818    26.375    
                         clock uncertainty           -0.154    26.221    
                         output delay                -2.000    24.221    
  -------------------------------------------------------------------
                         required time                         24.221    
                         arrival time                         -16.930    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             8.422ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED3
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 3.986ns (67.714%)  route 1.900ns (32.286%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    9.913ns
    Clock Pessimism Removal (CPR):    1.818ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140     4.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124     4.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633     5.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     5.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509     5.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     6.375 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558     7.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.034 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.879     9.913    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456    10.369 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.900    12.270    lopt_1
    U21                  OBUF (Prop_obuf_I_O)         3.530    15.799 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    15.799    LED3
    U21                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.999    23.179    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.100    23.279 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.375    23.653    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.100    23.753 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.437    24.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.367    24.557 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.818    26.375    
                         clock uncertainty           -0.154    26.221    
                         output delay                -2.000    24.221    
  -------------------------------------------------------------------
                         required time                         24.221    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                  8.422    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED6
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 3.968ns (67.828%)  route 1.882ns (32.172%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    9.912ns
    Clock Pessimism Removal (CPR):    1.818ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140     4.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124     4.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633     5.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     5.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509     5.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     6.375 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558     7.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.034 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.878     9.912    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y42        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDRE (Prop_fdre_C_Q)         0.456    10.368 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.882    12.250    lopt_4
    U19                  OBUF (Prop_obuf_I_O)         3.512    15.763 r  LED6_OBUF_inst/O
                         net (fo=0)                   0.000    15.763    LED6
    U19                                                               r  LED6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.999    23.179    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.100    23.279 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.375    23.653    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.100    23.753 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.437    24.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.367    24.557 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.818    26.375    
                         clock uncertainty           -0.154    26.221    
                         output delay                -2.000    24.221    
  -------------------------------------------------------------------
                         required time                         24.221    
                         arrival time                         -15.763    
  -------------------------------------------------------------------
                         slack                                  8.458    

Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED4
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 4.128ns (71.239%)  route 1.667ns (28.761%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    9.913ns
    Clock Pessimism Removal (CPR):    1.818ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140     4.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124     4.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633     5.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     5.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509     5.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     6.375 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558     7.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.034 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.879     9.913    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.419    10.332 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.667    11.999    lopt_2
    V22                  OBUF (Prop_obuf_I_O)         3.709    15.708 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    15.708    LED4
    V22                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.999    23.179    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.100    23.279 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.375    23.653    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.100    23.753 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.437    24.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.367    24.557 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.818    26.375    
                         clock uncertainty           -0.154    26.221    
                         output delay                -2.000    24.221    
  -------------------------------------------------------------------
                         required time                         24.221    
                         arrival time                         -15.708    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             8.645ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED2
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 3.987ns (70.406%)  route 1.676ns (29.594%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    9.913ns
    Clock Pessimism Removal (CPR):    1.818ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140     4.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124     4.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633     5.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     5.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509     5.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     6.375 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558     7.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.034 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.879     9.913    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456    10.369 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.676    12.045    lopt
    U22                  OBUF (Prop_obuf_I_O)         3.531    15.576 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    15.576    LED2
    U22                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.999    23.179    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.100    23.279 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.375    23.653    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.100    23.753 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.437    24.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.367    24.557 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.818    26.375    
                         clock uncertainty           -0.154    26.221    
                         output delay                -2.000    24.221    
  -------------------------------------------------------------------
                         required time                         24.221    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                  8.645    

Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED5
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 4.125ns (72.958%)  route 1.529ns (27.042%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    9.913ns
    Clock Pessimism Removal (CPR):    1.818ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140     4.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124     4.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633     5.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     5.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509     5.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     6.375 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558     7.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.034 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.879     9.913    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.419    10.332 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.529    11.861    lopt_3
    W22                  OBUF (Prop_obuf_I_O)         3.706    15.567 r  LED5_OBUF_inst/O
                         net (fo=0)                   0.000    15.567    LED5
    W22                                                               r  LED5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.999    23.179    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.100    23.279 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.375    23.653    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.100    23.753 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.437    24.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.367    24.557 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.818    26.375    
                         clock uncertainty           -0.154    26.221    
                         output delay                -2.000    24.221    
  -------------------------------------------------------------------
                         required time                         24.221    
                         arrival time                         -15.567    
  -------------------------------------------------------------------
                         slack                                  8.654    

Slack (MET) :             14.717ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.890ns (17.180%)  route 4.290ns (82.820%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.675ns = ( 27.675 - 20.000 ) 
    Source Clock Delay      (SCD):    9.913ns
    Clock Pessimism Removal (CPR):    2.212ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140     4.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124     4.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633     5.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     5.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509     5.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     6.375 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558     7.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.034 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.879     9.913    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y46        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.518    10.431 r  design_2_i/led_driver_0/inst/micro_count_reg[28]/Q
                         net (fo=2, routed)           0.944    11.375    design_2_i/led_driver_0/inst/micro_count[28]
    SLICE_X108Y46        LUT4 (Prop_lut4_I1_O)        0.124    11.499 r  design_2_i/led_driver_0/inst/micro_count[31]_i_7/O
                         net (fo=1, routed)           0.805    12.303    design_2_i/led_driver_0/inst/micro_count[31]_i_7_n_0
    SLICE_X110Y46        LUT5 (Prop_lut5_I4_O)        0.124    12.427 r  design_2_i/led_driver_0/inst/micro_count[31]_i_3/O
                         net (fo=32, routed)          2.542    14.970    design_2_i/led_driver_0/inst/micro_count[31]_i_3_n_0
    SLICE_X112Y40        LUT5 (Prop_lut5_I1_O)        0.124    15.094 r  design_2_i/led_driver_0/inst/micro_count[3]_i_1/O
                         net (fo=1, routed)           0.000    15.094    design_2_i/led_driver_0/inst/micro_count_0[3]
    SLICE_X112Y40        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.999    23.179    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.100    23.279 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.375    23.653    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.100    23.753 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.437    24.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.367    24.557 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.329    25.886    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.977 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.697    27.675    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y40        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[3]/C
                         clock pessimism              2.212    29.886    
                         clock uncertainty           -0.154    29.732    
    SLICE_X112Y40        FDRE (Setup_fdre_C_D)        0.079    29.811    design_2_i/led_driver_0/inst/micro_count_reg[3]
  -------------------------------------------------------------------
                         required time                         29.811    
                         arrival time                         -15.094    
  -------------------------------------------------------------------
                         slack                                 14.717    

Slack (MET) :             14.787ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.890ns (17.574%)  route 4.174ns (82.426%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.676ns = ( 27.676 - 20.000 ) 
    Source Clock Delay      (SCD):    9.913ns
    Clock Pessimism Removal (CPR):    2.212ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140     4.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124     4.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633     5.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     5.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509     5.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     6.375 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558     7.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.034 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.879     9.913    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y46        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.518    10.431 r  design_2_i/led_driver_0/inst/micro_count_reg[28]/Q
                         net (fo=2, routed)           0.944    11.375    design_2_i/led_driver_0/inst/micro_count[28]
    SLICE_X108Y46        LUT4 (Prop_lut4_I1_O)        0.124    11.499 r  design_2_i/led_driver_0/inst/micro_count[31]_i_7/O
                         net (fo=1, routed)           0.805    12.303    design_2_i/led_driver_0/inst/micro_count[31]_i_7_n_0
    SLICE_X110Y46        LUT5 (Prop_lut5_I4_O)        0.124    12.427 r  design_2_i/led_driver_0/inst/micro_count[31]_i_3/O
                         net (fo=32, routed)          2.426    14.854    design_2_i/led_driver_0/inst/micro_count[31]_i_3_n_0
    SLICE_X110Y41        LUT5 (Prop_lut5_I1_O)        0.124    14.978 r  design_2_i/led_driver_0/inst/micro_count[8]_i_1/O
                         net (fo=1, routed)           0.000    14.978    design_2_i/led_driver_0/inst/micro_count_0[8]
    SLICE_X110Y41        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.999    23.179    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.100    23.279 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.375    23.653    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.100    23.753 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.437    24.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.367    24.557 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.329    25.886    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.977 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.698    27.676    design_2_i/led_driver_0/inst/clk
    SLICE_X110Y41        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[8]/C
                         clock pessimism              2.212    29.887    
                         clock uncertainty           -0.154    29.733    
    SLICE_X110Y41        FDRE (Setup_fdre_C_D)        0.032    29.765    design_2_i/led_driver_0/inst/micro_count_reg[8]
  -------------------------------------------------------------------
                         required time                         29.765    
                         arrival time                         -14.978    
  -------------------------------------------------------------------
                         slack                                 14.787    

Slack (MET) :             14.950ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 0.890ns (18.166%)  route 4.009ns (81.834%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.676ns = ( 27.676 - 20.000 ) 
    Source Clock Delay      (SCD):    9.913ns
    Clock Pessimism Removal (CPR):    2.212ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140     4.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124     4.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633     5.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     5.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509     5.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     6.375 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558     7.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.034 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.879     9.913    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y46        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.518    10.431 r  design_2_i/led_driver_0/inst/micro_count_reg[28]/Q
                         net (fo=2, routed)           0.944    11.375    design_2_i/led_driver_0/inst/micro_count[28]
    SLICE_X108Y46        LUT4 (Prop_lut4_I1_O)        0.124    11.499 r  design_2_i/led_driver_0/inst/micro_count[31]_i_7/O
                         net (fo=1, routed)           0.805    12.303    design_2_i/led_driver_0/inst/micro_count[31]_i_7_n_0
    SLICE_X110Y46        LUT5 (Prop_lut5_I4_O)        0.124    12.427 r  design_2_i/led_driver_0/inst/micro_count[31]_i_3/O
                         net (fo=32, routed)          2.261    14.688    design_2_i/led_driver_0/inst/micro_count[31]_i_3_n_0
    SLICE_X110Y41        LUT5 (Prop_lut5_I1_O)        0.124    14.812 r  design_2_i/led_driver_0/inst/micro_count[5]_i_1/O
                         net (fo=1, routed)           0.000    14.812    design_2_i/led_driver_0/inst/micro_count_0[5]
    SLICE_X110Y41        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.999    23.179    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.100    23.279 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.375    23.653    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.100    23.753 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.437    24.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.367    24.557 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.329    25.886    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.977 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.698    27.676    design_2_i/led_driver_0/inst/clk
    SLICE_X110Y41        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[5]/C
                         clock pessimism              2.212    29.887    
                         clock uncertainty           -0.154    29.733    
    SLICE_X110Y41        FDRE (Setup_fdre_C_D)        0.029    29.762    design_2_i/led_driver_0/inst/micro_count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.762    
                         arrival time                         -14.812    
  -------------------------------------------------------------------
                         slack                                 14.950    

Slack (MET) :             14.959ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.890ns (18.195%)  route 4.001ns (81.805%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.676ns = ( 27.676 - 20.000 ) 
    Source Clock Delay      (SCD):    9.913ns
    Clock Pessimism Removal (CPR):    2.212ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140     4.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124     4.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633     5.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     5.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509     5.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     6.375 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558     7.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.034 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.879     9.913    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y46        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.518    10.431 r  design_2_i/led_driver_0/inst/micro_count_reg[28]/Q
                         net (fo=2, routed)           0.944    11.375    design_2_i/led_driver_0/inst/micro_count[28]
    SLICE_X108Y46        LUT4 (Prop_lut4_I1_O)        0.124    11.499 r  design_2_i/led_driver_0/inst/micro_count[31]_i_7/O
                         net (fo=1, routed)           0.805    12.303    design_2_i/led_driver_0/inst/micro_count[31]_i_7_n_0
    SLICE_X110Y46        LUT5 (Prop_lut5_I4_O)        0.124    12.427 r  design_2_i/led_driver_0/inst/micro_count[31]_i_3/O
                         net (fo=32, routed)          2.253    14.681    design_2_i/led_driver_0/inst/micro_count[31]_i_3_n_0
    SLICE_X110Y41        LUT5 (Prop_lut5_I1_O)        0.124    14.805 r  design_2_i/led_driver_0/inst/micro_count[6]_i_1/O
                         net (fo=1, routed)           0.000    14.805    design_2_i/led_driver_0/inst/micro_count_0[6]
    SLICE_X110Y41        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.999    23.179    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.100    23.279 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.375    23.653    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.100    23.753 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.437    24.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.367    24.557 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.329    25.886    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.977 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.698    27.676    design_2_i/led_driver_0/inst/clk
    SLICE_X110Y41        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[6]/C
                         clock pessimism              2.212    29.887    
                         clock uncertainty           -0.154    29.733    
    SLICE_X110Y41        FDRE (Setup_fdre_C_D)        0.031    29.764    design_2_i/led_driver_0/inst/micro_count_reg[6]
  -------------------------------------------------------------------
                         required time                         29.764    
                         arrival time                         -14.805    
  -------------------------------------------------------------------
                         slack                                 14.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.625%)  route 0.255ns (64.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    1.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.638     2.955    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y52        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.141     3.096 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.255     3.351    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/p_3_in6_in
    SLICE_X106Y48        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.204     1.384 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=5, routed)           0.461     1.845    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.056     1.901 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7/O
                         net (fo=1, routed)           0.272     2.173    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.056     2.229 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.230     2.459    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.175     2.634 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.711     3.345    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.374 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.911     4.285    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y48        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -1.057     3.228    
    SLICE_X106Y48        FDRE (Hold_fdre_C_D)         0.075     3.303    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.303    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.023%)  route 0.279ns (59.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    1.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.638     2.955    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y52        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.141     3.096 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.279     3.374    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X106Y48        LUT5 (Prop_lut5_I3_O)        0.045     3.419 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     3.419    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X106Y48        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.204     1.384 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=5, routed)           0.461     1.845    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.056     1.901 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7/O
                         net (fo=1, routed)           0.272     2.173    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.056     2.229 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.230     2.459    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.175     2.634 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.711     3.345    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.374 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.911     4.285    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y48        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -1.057     3.228    
    SLICE_X106Y48        FDRE (Hold_fdre_C_D)         0.091     3.319    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    1.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.639     2.956    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X107Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y46        FDRE (Prop_fdre_C_Q)         0.141     3.097 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     3.153    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X107Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.204     1.384 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=5, routed)           0.461     1.845    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.056     1.901 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7/O
                         net (fo=1, routed)           0.272     2.173    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.056     2.229 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.230     2.459    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.175     2.634 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.711     3.345    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.374 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.910     4.284    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X107Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -1.328     2.956    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.075     3.031    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -3.031    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    1.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.638     2.955    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y52        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.141     3.096 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     3.161    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X106Y52        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.204     1.384 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=5, routed)           0.461     1.845    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.056     1.901 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7/O
                         net (fo=1, routed)           0.272     2.173    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.056     2.229 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.230     2.459    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.175     2.634 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.711     3.345    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.374 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.908     4.282    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y52        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -1.327     2.955    
    SLICE_X106Y52        FDRE (Hold_fdre_C_D)         0.075     3.030    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    1.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.638     2.955    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X106Y42        FDSE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDSE (Prop_fdse_C_Q)         0.141     3.096 f  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.086     3.181    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/Pr_out
    SLICE_X107Y42        LUT1 (Prop_lut1_I0_O)        0.045     3.226 r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     3.226    design_2_i/RESETS/txclk_reset_domain/U0/SEQ_n_4
    SLICE_X107Y42        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.204     1.384 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=5, routed)           0.461     1.845    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.056     1.901 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7/O
                         net (fo=1, routed)           0.272     2.173    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.056     2.229 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.230     2.459    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.175     2.634 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.711     3.345    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.374 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.909     4.283    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X107Y42        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -1.315     2.968    
    SLICE_X107Y42        FDRE (Hold_fdre_C_D)         0.091     3.059    design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.226    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    1.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.639     2.956    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X107Y43        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.141     3.097 f  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.097     3.193    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/p_0_in
    SLICE_X106Y43        LUT2 (Prop_lut2_I1_O)        0.045     3.238 r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     3.238    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/Core_i_1_n_0
    SLICE_X106Y43        FDSE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.204     1.384 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=5, routed)           0.461     1.845    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.056     1.901 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7/O
                         net (fo=1, routed)           0.272     2.173    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.056     2.229 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.230     2.459    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.175     2.634 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.711     3.345    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.374 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.910     4.284    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X106Y43        FDSE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/Core_reg/C
                         clock pessimism             -1.315     2.969    
    SLICE_X106Y43        FDSE (Hold_fdse_C_D)         0.091     3.060    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    1.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.640     2.957    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     3.098 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=2, routed)           0.116     3.214    design_2_i/led_driver_0/inst/D[2]
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.204     1.384 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=5, routed)           0.461     1.845    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.056     1.901 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7/O
                         net (fo=1, routed)           0.272     2.173    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.056     2.229 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.230     2.459    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.175     2.634 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.711     3.345    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.374 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.911     4.285    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]/C
                         clock pessimism             -1.328     2.957    
    SLICE_X113Y43        FDRE (Hold_fdre_C_D)         0.075     3.032    design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    1.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.639     2.956    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X107Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y46        FDRE (Prop_fdre_C_Q)         0.141     3.097 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.133     3.230    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/p_3_in1_in
    SLICE_X106Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.204     1.384 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=5, routed)           0.461     1.845    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.056     1.901 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7/O
                         net (fo=1, routed)           0.272     2.173    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.056     2.229 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.230     2.459    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.175     2.634 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.711     3.345    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.374 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.910     4.284    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -1.315     2.969    
    SLICE_X106Y46        FDRE (Hold_fdre_C_D)         0.075     3.044    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    1.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.638     2.955    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y38        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y38        FDRE (Prop_fdre_C_Q)         0.141     3.096 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]/Q
                         net (fo=1, routed)           0.116     3.212    design_2_i/led_driver_0/inst/D[0]
    SLICE_X113Y38        FDSE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.204     1.384 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=5, routed)           0.461     1.845    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.056     1.901 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7/O
                         net (fo=1, routed)           0.272     2.173    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.056     2.229 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.230     2.459    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.175     2.634 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.711     3.345    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.374 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.909     4.283    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y38        FDSE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -1.328     2.955    
    SLICE_X113Y38        FDSE (Hold_fdse_C_D)         0.070     3.025    design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.299%)  route 0.124ns (46.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    1.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.638     2.955    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y38        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y38        FDRE (Prop_fdre_C_Q)         0.141     3.096 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]/Q
                         net (fo=2, routed)           0.124     3.219    design_2_i/led_driver_0/inst/D[5]
    SLICE_X113Y38        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.204     1.384 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=5, routed)           0.461     1.845    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.056     1.901 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7/O
                         net (fo=1, routed)           0.272     2.173    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.056     2.229 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.230     2.459    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.175     2.634 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.711     3.345    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.374 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.909     4.283    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y38        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica/C
                         clock pessimism             -1.328     2.955    
    SLICE_X113Y38        FDRE (Hold_fdre_C_D)         0.072     3.027    design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X107Y42  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X106Y48  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X106Y48  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X106Y48  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X106Y48  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X107Y42  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X107Y42  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X107Y42  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X107Y42  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X106Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.668ns (19.631%)  route 2.735ns (80.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     7.127 f  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/Q
                         net (fo=45, routed)          2.016     9.144    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_start_ss
    SLICE_X33Y83         LUT5 (Prop_lut5_I3_O)        0.150     9.294 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.718    10.012    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.469    12.648    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X32Y81         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                         clock pessimism              0.115    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X32Y81         FDRE (Setup_fdre_C_CE)      -0.377    12.232    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[19]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.668ns (19.631%)  route 2.735ns (80.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     7.127 f  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/Q
                         net (fo=45, routed)          2.016     9.144    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_start_ss
    SLICE_X33Y83         LUT5 (Prop_lut5_I3_O)        0.150     9.294 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.718    10.012    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.469    12.648    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X32Y81         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C
                         clock pessimism              0.115    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X32Y81         FDRE (Setup_fdre_C_CE)      -0.377    12.232    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[20]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.668ns (19.631%)  route 2.735ns (80.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     7.127 f  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/Q
                         net (fo=45, routed)          2.016     9.144    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_start_ss
    SLICE_X33Y83         LUT5 (Prop_lut5_I3_O)        0.150     9.294 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.718    10.012    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.469    12.648    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X32Y81         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
                         clock pessimism              0.115    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X32Y81         FDRE (Setup_fdre_C_CE)      -0.377    12.232    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.668ns (19.631%)  route 2.735ns (80.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     7.127 f  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/Q
                         net (fo=45, routed)          2.016     9.144    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_start_ss
    SLICE_X33Y83         LUT5 (Prop_lut5_I3_O)        0.150     9.294 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.718    10.012    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.469    12.648    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X32Y81         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
                         clock pessimism              0.115    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X32Y81         FDRE (Setup_fdre_C_CE)      -0.377    12.232    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[22]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.668ns (19.631%)  route 2.735ns (80.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     7.127 f  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/Q
                         net (fo=45, routed)          2.016     9.144    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_start_ss
    SLICE_X33Y83         LUT5 (Prop_lut5_I3_O)        0.150     9.294 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.718    10.012    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.469    12.648    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X32Y81         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
                         clock pessimism              0.115    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X32Y81         FDRE (Setup_fdre_C_CE)      -0.377    12.232    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[23]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.670ns (20.583%)  route 2.585ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/Q
                         net (fo=45, routed)          1.938     9.066    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_start_ss
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.152     9.218 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.647     9.864    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X39Y82         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.471    12.650    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X39Y82         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.115    12.765    
                         clock uncertainty           -0.154    12.611    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.413    12.198    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.670ns (20.583%)  route 2.585ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/Q
                         net (fo=45, routed)          1.938     9.066    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_start_ss
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.152     9.218 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.647     9.864    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X39Y82         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.471    12.650    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X39Y82         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.115    12.765    
                         clock uncertainty           -0.154    12.611    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.413    12.198    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.670ns (20.583%)  route 2.585ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/Q
                         net (fo=45, routed)          1.938     9.066    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_start_ss
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.152     9.218 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.647     9.864    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X39Y82         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.471    12.650    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X39Y82         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.115    12.765    
                         clock uncertainty           -0.154    12.611    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.413    12.198    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.670ns (20.583%)  route 2.585ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/Q
                         net (fo=45, routed)          1.938     9.066    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_start_ss
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.152     9.218 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.647     9.864    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X39Y82         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.471    12.650    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X39Y82         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                         clock pessimism              0.115    12.765    
                         clock uncertainty           -0.154    12.611    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.413    12.198    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.670ns (20.583%)  route 2.585ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668     2.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746     4.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     4.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.955 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.654     6.609    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     7.127 r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/Q
                         net (fo=45, routed)          1.938     9.066    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_start_ss
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.152     9.218 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.647     9.864    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X39Y82         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.471    12.650    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X39Y82         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                         clock pessimism              0.115    12.765    
                         clock uncertainty           -0.154    12.611    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.413    12.198    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.518%)  route 0.127ns (40.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.556     2.148    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141     2.289 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/Q
                         net (fo=2, routed)           0.127     2.416    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.461 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.461    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.091     1.250    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.556     2.148    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141     2.289 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.130     2.420    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[0]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.465 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.465    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.092     1.251    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.432%)  route 0.198ns (51.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     2.290 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/Q
                         net (fo=2, routed)           0.198     2.488    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[4]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.533 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.533    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.092     1.251    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.659%)  route 0.250ns (57.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.141     2.290 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/Q
                         net (fo=2, routed)           0.250     2.540    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[11]
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.045     2.585 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     2.585    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X42Y89         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.822     1.188    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X42Y89         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.030     1.158    
    SLICE_X42Y89         FDRE (Hold_fdre_C_D)         0.120     1.278    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.376%)  route 0.178ns (54.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.558     2.150    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.148     2.298 r  design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_reg/Q
                         net (fo=1, routed)           0.178     2.477    design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove
    SLICE_X42Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.824     1.190    design_2_i/SPI/SPI_ip_0/inst/clk
    SLICE_X42Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_s_reg/C
                         clock pessimism             -0.030     1.160    
    SLICE_X42Y94         FDCE (Hold_fdce_C_D)         0.006     1.166    design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_s_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.226ns (51.137%)  route 0.216ns (48.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.128     2.277 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/Q
                         net (fo=2, routed)           0.216     2.493    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[9]
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.098     2.591 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     2.591    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X46Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.121     1.280    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.227ns (51.370%)  route 0.215ns (48.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.128     2.277 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.215     2.492    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[6]
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.099     2.591 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.591    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X46Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.120     1.279    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.353ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.226ns (46.702%)  route 0.258ns (53.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.128     2.277 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.258     2.535    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[15]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.098     2.633 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.633    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X42Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X42Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.121     1.280    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.912%)  route 0.305ns (62.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.141     2.290 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/Q
                         net (fo=2, routed)           0.305     2.595    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[12]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.640 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.640    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X42Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X42Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.120     1.279    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.376%)  route 0.286ns (60.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.557     2.149    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     2.290 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/Q
                         net (fo=2, routed)           0.286     2.577    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[5]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.622 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.622    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.823     1.189    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.092     1.251    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  1.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         3.966     8.421    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/SR[0]
    SLICE_X48Y48         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494    12.674    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.668ns (13.219%)  route 4.385ns (86.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.480     5.136    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.150     5.286 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         2.905     8.191    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X80Y91         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.544    12.723    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y91         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y91         FDCE (Recov_fdce_C_CLR)     -0.636    12.062    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.668ns (13.219%)  route 4.385ns (86.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.480     5.136    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.150     5.286 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         2.905     8.191    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X80Y91         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.544    12.723    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y91         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y91         FDCE (Recov_fdce_C_CLR)     -0.636    12.062    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.668ns (13.219%)  route 4.385ns (86.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.480     5.136    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.150     5.286 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         2.905     8.191    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X80Y91         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.544    12.723    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y91         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y91         FDCE (Recov_fdce_C_CLR)     -0.636    12.062    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.668ns (13.219%)  route 4.385ns (86.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.480     5.136    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.150     5.286 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         2.905     8.191    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X80Y91         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.544    12.723    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y91         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y91         FDCE (Recov_fdce_C_CLR)     -0.636    12.062    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.668ns (13.219%)  route 4.385ns (86.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.480     5.136    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.150     5.286 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         2.905     8.191    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X80Y91         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.544    12.723    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y91         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y91         FDCE (Recov_fdce_C_CLR)     -0.636    12.062    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.668ns (26.422%)  route 1.860ns (73.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.480     5.136    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.150     5.286 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         0.380     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y80         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.467    12.646    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y80         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X44Y80         FDCE (Recov_fdce_C_CLR)     -0.636    11.985    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.668ns (26.422%)  route 1.860ns (73.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.480     5.136    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.150     5.286 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         0.380     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y80         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.467    12.646    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y80         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X44Y80         FDCE (Recov_fdce_C_CLR)     -0.636    11.985    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.668ns (26.422%)  route 1.860ns (73.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.480     5.136    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.150     5.286 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         0.380     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y80         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.467    12.646    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y80         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X44Y80         FDCE (Recov_fdce_C_CLR)     -0.636    11.985    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.668ns (26.468%)  route 1.856ns (73.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.480     5.136    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.150     5.286 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         0.376     5.662    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.467    12.646    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X45Y80         FDCE (Recov_fdce_C_CLR)     -0.636    11.985    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  6.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.230ns (17.452%)  route 1.088ns (82.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.548     0.884    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X41Y80         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     1.012 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.353     1.364    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.102     1.466 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         0.735     2.202    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_3
    SLICE_X52Y81         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.091     1.457    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.056     1.513 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.171     1.683    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.056     1.739 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.230     1.969    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C
                         clock pessimism             -0.030     1.939    
    SLICE_X52Y81         FDCE (Remov_fdce_C_CLR)     -0.166     1.773    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_busy_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.880%)  route 0.490ns (70.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.639     0.975    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.274     1.413    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.458 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         0.217     1.674    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X42Y94         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.824     1.190    design_2_i/SPI/SPI_ip_0/inst/clk
    SLICE_X42Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_busy_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    design_2_i/SPI/SPI_ip_0/inst/spi_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_s_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.880%)  route 0.490ns (70.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.639     0.975    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.274     1.413    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.458 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         0.217     1.674    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X42Y94         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.824     1.190    design_2_i/SPI/SPI_ip_0/inst/clk
    SLICE_X42Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_s_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_s_reg
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_ss_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.880%)  route 0.490ns (70.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.639     0.975    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.274     1.413    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.458 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         0.217     1.674    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X42Y94         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.824     1.190    design_2_i/SPI/SPI_ip_0/inst/clk
    SLICE_X42Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_ss_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    design_2_i/SPI/SPI_ip_0/inst/spi_busy_remove_ss_reg
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.230ns (31.367%)  route 0.503ns (68.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.548     0.884    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X41Y80         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     1.012 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.353     1.364    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.102     1.466 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         0.151     1.617    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.166     0.750    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.230ns (31.367%)  route 0.503ns (68.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.548     0.884    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X41Y80         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     1.012 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.353     1.364    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.102     1.466 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         0.151     1.617    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.166     0.750    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.230ns (31.367%)  route 0.503ns (68.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.548     0.884    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X41Y80         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     1.012 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.353     1.364    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.102     1.466 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         0.151     1.617    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.166     0.750    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.230ns (31.367%)  route 0.503ns (68.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.548     0.884    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X41Y80         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     1.012 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.353     1.364    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.102     1.466 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         0.151     1.617    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X45Y80         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.166     0.750    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.230ns (31.182%)  route 0.508ns (68.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.548     0.884    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X41Y80         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     1.012 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.353     1.364    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.102     1.466 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         0.155     1.621    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y80         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y80         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X44Y80         FDCE (Remov_fdce_C_CLR)     -0.166     0.750    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.230ns (31.182%)  route 0.508ns (68.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.548     0.884    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X41Y80         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     1.012 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.353     1.364    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.102     1.466 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=174, routed)         0.155     1.621    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X44Y80         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X44Y80         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X44Y80         FDCE (Remov_fdce_C_CLR)     -0.166     0.750    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.872    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.988ns  (logic 0.124ns (6.239%)  route 1.864ns (93.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.864     1.864    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X45Y99         LUT1 (Prop_lut1_I0_O)        0.124     1.988 r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.988    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y99         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.479     2.658    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y99         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.045ns (5.579%)  route 0.762ns (94.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.762     0.762    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X45Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.807 r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.807    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y99         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.825     1.191    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y99         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.807ns  (logic 0.642ns (11.055%)  route 5.165ns (88.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          4.228     7.884    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X62Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.008 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.938     8.945    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X67Y38         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.554     2.734    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X67Y38         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.803ns  (logic 0.609ns (12.679%)  route 4.194ns (87.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X72Y38         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.524     7.005    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y30         LUT1 (Prop_lut1_I0_O)        0.153     7.158 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.670     7.828    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X24Y30         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.561     2.740    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X24Y30         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.803ns  (logic 0.609ns (12.679%)  route 4.194ns (87.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X72Y38         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.524     7.005    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y30         LUT1 (Prop_lut1_I0_O)        0.153     7.158 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.670     7.828    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X24Y30         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.561     2.740    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X24Y30         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.803ns  (logic 0.609ns (12.679%)  route 4.194ns (87.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X72Y38         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.524     7.005    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y30         LUT1 (Prop_lut1_I0_O)        0.153     7.158 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.670     7.828    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X24Y30         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.561     2.740    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X24Y30         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 0.580ns (12.392%)  route 4.100ns (87.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X72Y38         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.524     7.005    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.129 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     7.705    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y30         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.561     2.740    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y30         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 0.580ns (12.392%)  route 4.100ns (87.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X72Y38         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.524     7.005    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.129 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     7.705    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y30         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.561     2.740    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y30         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 0.580ns (12.392%)  route 4.100ns (87.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X72Y38         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.524     7.005    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.129 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     7.705    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y30         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.561     2.740    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y30         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 0.580ns (13.101%)  route 3.847ns (86.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X72Y38         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.234     6.715    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.839 f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     7.452    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y29         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.561     2.740    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y29         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 0.580ns (13.101%)  route 3.847ns (86.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X72Y38         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.234     6.715    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.839 f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     7.452    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y29         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.561     2.740    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y29         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 0.580ns (13.101%)  route 3.847ns (86.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X72Y38         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.234     6.715    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.839 f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     7.452    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y29         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.561     2.740    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y29         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.868%)  route 0.111ns (44.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.545     0.881    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X49Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/Q
                         net (fo=1, routed)           0.111     1.133    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/src_in
    SLICE_X49Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.811     1.177    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/dest_clk
    SLICE_X49Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.855%)  route 0.114ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.576     0.912    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X60Y87         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.114     1.154    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X60Y87         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.844     1.210    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X60Y87         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.101%)  route 0.179ns (55.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.573     0.909    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X56Y86         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/Q
                         net (fo=1, routed)           0.179     1.228    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/src_in
    SLICE_X56Y86         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.842     1.208    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/dest_clk
    SLICE_X56Y86         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.811%)  route 0.213ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.546     0.882    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X47Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.213     1.236    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X47Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.811     1.177    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X47Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.222%)  route 0.185ns (56.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.575     0.911    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X61Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.185     1.237    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X58Y86         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.842     1.208    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X58Y86         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.814%)  route 0.228ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.539     0.875    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X50Y75         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164     1.039 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.228     1.267    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X50Y75         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.804     1.170    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X50Y75         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.798%)  route 0.232ns (62.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.576     0.912    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X60Y87         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.232     1.285    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X58Y87         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.843     1.209    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X58Y87         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.317%)  route 0.282ns (66.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.545     0.881    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X48Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.282     1.304    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X48Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.811     1.177    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X48Y72         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.548%)  route 0.267ns (65.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.575     0.911    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X61Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.267     1.319    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X61Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.842     1.208    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X61Y84         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.204%)  route 0.302ns (64.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.539     0.875    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X50Y75         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164     1.039 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.302     1.340    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X50Y76         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.805     1.171    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X50Y76         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txclk
  To Clock:  clk_fpga_0

Max Delay           173 Endpoints
Min Delay           173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.101ns  (logic 0.225ns (3.688%)  route 5.876ns (96.312%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    6.375ns = ( 16.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639    12.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456    13.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140    14.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633    15.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509    15.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456    16.375 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558    17.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.034 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          2.416    20.450    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y84         LUT2 (Prop_lut2_I0_O)        0.124    20.574 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.902    22.476    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X61Y71         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.528     2.707    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X61Y71         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[14]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.101ns  (logic 0.225ns (3.688%)  route 5.876ns (96.312%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    6.375ns = ( 16.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639    12.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456    13.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140    14.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633    15.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509    15.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456    16.375 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558    17.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.034 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          2.416    20.450    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y84         LUT2 (Prop_lut2_I0_O)        0.124    20.574 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.902    22.476    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X61Y71         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.528     2.707    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X61Y71         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[31]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.101ns  (logic 0.225ns (3.688%)  route 5.876ns (96.312%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    6.375ns = ( 16.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639    12.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456    13.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140    14.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633    15.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509    15.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456    16.375 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558    17.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.034 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          2.416    20.450    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y84         LUT2 (Prop_lut2_I0_O)        0.124    20.574 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.902    22.476    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X61Y71         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.528     2.707    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X61Y71         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[32]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.101ns  (logic 0.225ns (3.688%)  route 5.876ns (96.312%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    6.375ns = ( 16.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639    12.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456    13.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140    14.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633    15.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509    15.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456    16.375 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558    17.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.034 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          2.416    20.450    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y84         LUT2 (Prop_lut2_I0_O)        0.124    20.574 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.902    22.476    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X61Y71         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.528     2.707    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X61Y71         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[44]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 0.225ns (3.692%)  route 5.870ns (96.308%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    6.375ns = ( 16.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639    12.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456    13.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140    14.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633    15.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509    15.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456    16.375 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558    17.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.034 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          2.416    20.450    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y84         LUT2 (Prop_lut2_I0_O)        0.124    20.574 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.896    22.470    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X60Y70         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X60Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[29]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 0.225ns (3.692%)  route 5.870ns (96.308%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    6.375ns = ( 16.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639    12.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456    13.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140    14.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633    15.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509    15.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456    16.375 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558    17.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.034 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          2.416    20.450    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y84         LUT2 (Prop_lut2_I0_O)        0.124    20.574 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.896    22.470    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X60Y70         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X60Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[30]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 0.225ns (3.692%)  route 5.870ns (96.308%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    6.375ns = ( 16.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639    12.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456    13.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140    14.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633    15.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509    15.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456    16.375 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558    17.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.034 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          2.416    20.450    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y84         LUT2 (Prop_lut2_I0_O)        0.124    20.574 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.896    22.470    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X60Y70         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X60Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[45]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 0.225ns (3.692%)  route 5.870ns (96.308%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    6.375ns = ( 16.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639    12.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456    13.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140    14.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633    15.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509    15.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456    16.375 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558    17.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.034 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          2.416    20.450    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y84         LUT2 (Prop_lut2_I0_O)        0.124    20.574 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.896    22.470    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X60Y70         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X60Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[46]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 0.225ns (3.692%)  route 5.870ns (96.308%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    6.375ns = ( 16.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639    12.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456    13.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140    14.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633    15.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509    15.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456    16.375 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558    17.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.034 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          2.416    20.450    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y84         LUT2 (Prop_lut2_I0_O)        0.124    20.574 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.896    22.470    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X61Y70         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X61Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[47]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.069ns  (logic 0.695ns (11.453%)  route 5.374ns (88.547%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    6.375ns = ( 16.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639    12.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456    13.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140    14.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633    15.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509    15.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456    16.375 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558    17.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.034 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.978    20.012    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.116    20.128 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=7, routed)           0.834    20.962    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/qempty_reg_1
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.328    21.290 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill[2]_i_3/O
                         net (fo=5, routed)           1.004    22.294    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill[2]_i_3_n_0
    SLICE_X62Y80         LUT3 (Prop_lut3_I2_O)        0.150    22.444 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr[1]_i_1/O
                         net (fo=1, routed)           0.000    22.444    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr[1]_i_1_n_0
    SLICE_X62Y80         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/clk
    SLICE_X62Y80         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.068ns (4.814%)  route 1.345ns (95.186%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.732     3.049    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.042     3.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/txclk_s_i_1/O
                         net (fo=1, routed)           0.000     3.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_13
    SLICE_X65Y81         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.839     1.205    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X65Y81         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk_s_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.459ns  (logic 0.071ns (4.867%)  route 1.388ns (95.133%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.665     2.982    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.045     3.027 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/count_48[5]_i_1/O
                         net (fo=5, routed)           0.110     3.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_1
    SLICE_X61Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.841     1.207    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X61Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.459ns  (logic 0.071ns (4.867%)  route 1.388ns (95.133%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.665     2.982    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.045     3.027 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/count_48[5]_i_1/O
                         net (fo=5, routed)           0.110     3.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_1
    SLICE_X61Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.841     1.207    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X61Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[5]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.071ns (4.674%)  route 1.448ns (95.326%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.665     2.982    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.045     3.027 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/count_48[5]_i_1/O
                         net (fo=5, routed)           0.170     3.198    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_1
    SLICE_X60Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.841     1.207    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X60Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.071ns (4.674%)  route 1.448ns (95.326%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.665     2.982    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.045     3.027 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/count_48[5]_i_1/O
                         net (fo=5, routed)           0.170     3.198    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_1
    SLICE_X60Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.841     1.207    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X60Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.071ns (4.674%)  route 1.448ns (95.326%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.665     2.982    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.045     3.027 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/count_48[5]_i_1/O
                         net (fo=5, routed)           0.170     3.198    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_1
    SLICE_X60Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.841     1.207    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X60Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/test_pattern_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.071ns (4.630%)  route 1.462ns (95.370%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.663     2.980    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y81         LUT4 (Prop_lut4_I3_O)        0.045     3.025 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/test_pattern[15]_i_1/O
                         net (fo=16, routed)          0.187     3.212    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_2
    SLICE_X62Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/test_pattern_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.837     1.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X62Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/test_pattern_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/test_pattern_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.071ns (4.630%)  route 1.462ns (95.370%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.663     2.980    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y81         LUT4 (Prop_lut4_I3_O)        0.045     3.025 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/test_pattern[15]_i_1/O
                         net (fo=16, routed)          0.187     3.212    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_2
    SLICE_X62Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/test_pattern_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.837     1.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X62Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/test_pattern_reg[15]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/test_pattern_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.071ns (4.630%)  route 1.462ns (95.370%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.663     2.980    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y81         LUT4 (Prop_lut4_I3_O)        0.045     3.025 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/test_pattern[15]_i_1/O
                         net (fo=16, routed)          0.187     3.212    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_2
    SLICE_X62Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/test_pattern_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.837     1.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X62Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/test_pattern_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/test_pattern_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.071ns (4.630%)  route 1.462ns (95.370%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.663     2.980    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X62Y81         LUT4 (Prop_lut4_I3_O)        0.045     3.025 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/test_pattern[15]_i_1/O
                         net (fo=16, routed)          0.187     3.212    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_2
    SLICE_X62Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/test_pattern_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.837     1.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X62Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/test_pattern_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 0.642ns (11.524%)  route 4.929ns (88.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         4.255     8.709    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/SR[0]
    SLICE_X48Y47         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.316     3.357    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 0.642ns (21.277%)  route 2.375ns (78.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         1.701     6.155    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X48Y91         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622     3.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479     5.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 0.642ns (21.277%)  route 2.375ns (78.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         1.701     6.155    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X48Y91         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622     3.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479     5.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 0.642ns (21.878%)  route 2.292ns (78.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         1.618     6.072    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X44Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622     3.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479     5.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 0.642ns (21.878%)  route 2.292ns (78.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         1.618     6.072    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X44Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622     3.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479     5.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 0.642ns (21.878%)  route 2.292ns (78.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         1.618     6.072    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X44Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622     3.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479     5.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 0.642ns (21.878%)  route 2.292ns (78.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         1.618     6.072    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X44Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622     3.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479     5.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 0.642ns (21.878%)  route 2.292ns (78.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         1.618     6.072    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X44Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622     3.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479     5.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[7]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 0.642ns (21.878%)  route 2.292ns (78.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         1.618     6.072    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X44Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622     3.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479     5.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 0.642ns (21.878%)  route 2.292ns (78.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         1.618     6.072    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X44Y90         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622     3.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479     5.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.555     0.891    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y92         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=2, routed)           0.094     1.149    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[3]
    SLICE_X47Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.194 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.194    design_2_i/SPI/SPI_ip_0/inst/shift_reg[19]
    SLICE_X47Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.375%)  route 0.133ns (41.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.555     0.891    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X45Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.133     1.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X46Y91         LUT2 (Prop_lut2_I0_O)        0.045     1.209 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.209    design_2_i/SPI/SPI_ip_0/inst/shift_reg[0]
    SLICE_X46Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.844%)  route 0.141ns (43.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.555     0.891    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X45Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=2, routed)           0.141     1.173    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[1]
    SLICE_X46Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.218 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.218    design_2_i/SPI/SPI_ip_0/inst/shift_reg[1]
    SLICE_X46Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.555     0.891    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y92         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.147     1.202    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X47Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.247 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.247    design_2_i/SPI/SPI_ip_0/inst/shift_reg[17]
    SLICE_X47Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_start_s_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.182%)  route 0.238ns (62.818%))
  Logic Levels:           0  
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.555     0.891    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.238     1.270    design_2_i/SPI/SPI_ip_0/inst/DATA_WORD_0[0]
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.826     2.839    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y94         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_s_reg/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.941%)  route 0.194ns (51.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.555     0.891    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X45Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=2, routed)           0.194     1.226    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[3]
    SLICE_X46Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.271 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.271    design_2_i/SPI/SPI_ip_0/inst/shift_reg[3]
    SLICE_X46Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.187ns (48.940%)  route 0.195ns (51.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.555     0.891    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X45Y91         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.195     1.227    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I2_O)        0.046     1.273 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_2_i/SPI/SPI_ip_0/inst/shift_reg[2]
    SLICE_X46Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.664%)  route 0.213ns (53.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.555     0.891    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X43Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=2, routed)           0.213     1.244    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[13]
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.289 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.289    design_2_i/SPI/SPI_ip_0/inst/shift_reg[13]
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.172%)  route 0.172ns (42.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.555     0.891    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X43Y90         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=2, routed)           0.172     1.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[8]
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.102     1.293 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.293    design_2_i/SPI/SPI_ip_0/inst/shift_reg[8]
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y90         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.207ns (47.906%)  route 0.225ns (52.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.555     0.891    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y92         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=2, routed)           0.225     1.280    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[2]
    SLICE_X47Y92         LUT3 (Prop_lut3_I2_O)        0.043     1.323 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.323    design_2_i/SPI/SPI_ip_0/inst/shift_reg[18]
    SLICE_X47Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y92         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk_4

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.630ns  (logic 0.642ns (11.404%)  route 4.988ns (88.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         4.313     8.768    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/SR[0]
    SLICE_X48Y46         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.316     3.357    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.367     3.724 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=3, routed)           0.319     4.043    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X48Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
                            (removal check against rising-edge clock spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.265ns  (logic 0.209ns (9.229%)  route 2.056ns (90.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.639     0.975    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.274     1.413    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.458 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         1.782     3.240    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/SR[0]
    SLICE_X48Y46         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.181     1.552    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.175     1.727 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=3, routed)           0.184     1.911    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X48Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk_8

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.625ns  (logic 0.642ns (11.413%)  route 4.983ns (88.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.675     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.455 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         4.309     8.763    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/SR[0]
    SLICE_X49Y46         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.316     3.357    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.367     3.724 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=3, routed)           0.319     4.043    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.367     4.410 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=3, routed)           0.476     4.885    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X49Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
                            (removal check against rising-edge clock spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.260ns  (logic 0.209ns (9.247%)  route 2.051ns (90.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.639     0.975    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          0.274     1.413    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.458 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=199, routed)         1.778     3.235    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/SR[0]
    SLICE_X49Y46         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.181     1.552    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.175     1.727 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=3, routed)           0.184     1.911    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.175     2.086 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=3, routed)           0.252     2.338    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X49Y46         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  txclk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.654ns  (logic 0.124ns (2.664%)  route 4.530ns (97.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           4.530     4.530    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X106Y52        LUT1 (Prop_lut1_I0_O)        0.124     4.654 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.654    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X106Y52        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.999     3.179    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.100     3.279 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.375     3.653    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.100     3.753 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.437     4.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.367     4.557 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.329     5.886    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.977 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          1.687     7.664    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y52        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.045ns (2.107%)  route 2.091ns (97.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.091     2.091    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X106Y52        LUT1 (Prop_lut1_I0_O)        0.045     2.136 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.136    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X106Y52        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.814     1.180    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.204     1.384 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=5, routed)           0.461     1.845    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.056     1.901 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7/O
                         net (fo=1, routed)           0.272     2.173    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_7_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.056     2.229 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.230     2.459    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.175     2.634 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.711     3.345    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.374 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.908     4.282    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y52        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  txclk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSYNC
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.657ns  (logic 3.622ns (33.986%)  route 7.035ns (66.014%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.646     2.940    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y85         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=10, routed)          1.895     5.353    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/Q[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.477 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_1/O
                         net (fo=2, routed)           0.811     6.289    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_1_n_0
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.152     6.441 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0/O
                         net (fo=1, routed)           4.329    10.769    DSYNC_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.828    13.597 r  DSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    13.597    DSYNC
    A18                                                               r  DSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED0
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 4.328ns (45.551%)  route 5.174ns (54.449%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.699     2.993    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X55Y80         FDRE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=12, routed)          0.845     4.294    design_2_i/TX_BUFFER/TxFIFO/inst/cur_state[1]
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.146     4.440 r  design_2_i/TX_BUFFER/TxFIFO/inst/txfifo_full_INST_0/O
                         net (fo=2, routed)           4.328     8.769    LED0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.726    12.495 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    12.495    LED0
    T22                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.950ns  (logic 4.280ns (47.819%)  route 4.670ns (52.181%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.738     3.032    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X86Y41         FDRE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]/Q
                         net (fo=6, routed)           1.136     4.686    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/out[9]
    SLICE_X87Y41         LUT4 (Prop_lut4_I1_O)        0.124     4.810 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rxfifo_full_INST_0_i_3/O
                         net (fo=2, routed)           0.606     5.416    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_reg_reg[0]
    SLICE_X85Y42         LUT5 (Prop_lut5_I1_O)        0.124     5.540 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rxfifo_full_INST_0_i_1/O
                         net (fo=3, routed)           2.928     8.468    LED1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514    11.982 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    11.982    LED1
    T21                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DTX
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 3.230ns (38.071%)  route 5.255ns (61.929%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X47Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=7, routed)           1.458     4.855    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[0]_0[0]
    SLICE_X64Y84         LUT3 (Prop_lut3_I2_O)        0.124     4.979 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_INST_0/O
                         net (fo=1, routed)           3.797     8.776    DTX_OBUF
    E20                  OBUF (Prop_obuf_I_O)         2.650    11.426 r  DTX_OBUF_inst/O
                         net (fo=0)                   0.000    11.426    DTX
    E20                                                               r  DTX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.469ns (53.981%)  route 1.252ns (46.019%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.589     0.925    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X86Y40         FDRE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y40         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[4]/Q
                         net (fo=6, routed)           0.167     1.255    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/out[4]
    SLICE_X87Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.300 f  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rxfifo_full_INST_0_i_4/O
                         net (fo=2, routed)           0.119     1.419    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_reg_reg[10]
    SLICE_X85Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.464 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rxfifo_full_INST_0_i_1/O
                         net (fo=3, routed)           0.967     2.431    LED1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.645 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     3.645    LED1
    T21                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DTX
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.080ns  (logic 1.353ns (43.922%)  route 1.727ns (56.078%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.573     0.909    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X61Y82         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=7, routed)           0.357     1.407    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]_0
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.452 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_INST_0/O
                         net (fo=1, routed)           1.370     2.822    DTX_OBUF
    E20                  OBUF (Prop_obuf_I_O)         1.167     3.989 r  DTX_OBUF_inst/O
                         net (fo=0)                   0.000     3.989    DTX
    E20                                                               r  DTX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED0
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.396ns  (logic 1.473ns (43.388%)  route 1.922ns (56.612%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.568     0.904    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X55Y80         FDRE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, routed)          0.294     1.338    design_2_i/TX_BUFFER/TxFIFO/inst/cur_state[0]
    SLICE_X54Y79         LUT2 (Prop_lut2_I1_O)        0.043     1.381 r  design_2_i/TX_BUFFER/TxFIFO/inst/txfifo_full_INST_0/O
                         net (fo=2, routed)           1.628     3.010    LED0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.289     4.299 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000     4.299    LED0
    T22                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSYNC
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.573ns  (logic 1.496ns (41.863%)  route 2.077ns (58.137%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.575     0.911    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X62Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.148     1.059 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[6]/Q
                         net (fo=4, routed)           0.122     1.181    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg_n_0_[6]
    SLICE_X62Y84         LUT6 (Prop_lut6_I3_O)        0.099     1.280 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_1/O
                         net (fo=2, routed)           0.285     1.565    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_1_n_0
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.044     1.609 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0/O
                         net (fo=1, routed)           1.670     3.279    DSYNC_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.205     4.484 r  DSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     4.484    DSYNC
    A18                                                               r  DSYNC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.729ns  (logic 3.439ns (35.352%)  route 6.289ns (64.648%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X47Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=7, routed)           1.757     5.154    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_count_reg[0]_0[0]
    SLICE_X65Y84         LUT2 (Prop_lut2_I1_O)        0.152     5.306 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_N_INST_0/O
                         net (fo=1, routed)           4.533     9.838    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.831    12.670 r  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000    12.670    MCK_N
    B15                                                               r  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.209ns  (logic 3.206ns (34.808%)  route 6.004ns (65.192%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X47Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=7, routed)           1.631     5.028    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.152 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_P_INST_0/O
                         net (fo=1, routed)           4.373     9.525    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         2.626    12.150 r  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000    12.150    MCK_P
    C15                                                               r  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.777ns  (logic 3.219ns (36.668%)  route 5.559ns (63.332%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.649     2.943    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=5, routed)           0.835     4.234    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/DATA_WORD_0[4]
    SLICE_X47Y92         LUT3 (Prop_lut3_I1_O)        0.124     4.358 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           4.723     9.082    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         2.639    11.720 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.720    SPI_SCK
    A16                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_CK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.696ns  (logic 3.098ns (46.259%)  route 3.599ns (53.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.720     3.014    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y91         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDCE (Prop_fdce_C_Q)         0.456     3.470 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/Q
                         net (fo=2, routed)           3.599     7.069    SYNC_CK_OBUF
    A21                  OBUF (Prop_obuf_I_O)         2.642     9.710 r  SYNC_CK_OBUF_inst/O
                         net (fo=0)                   0.000     9.710    SYNC_CK
    A21                                                               r  SYNC_CK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_CK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.299ns (50.755%)  route 1.261ns (49.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.582     0.918    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X80Y91         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/Q
                         net (fo=2, routed)           1.261     2.319    SYNC_CK_OBUF
    A21                  OBUF (Prop_obuf_I_O)         1.158     3.478 r  SYNC_CK_OBUF_inst/O
                         net (fo=0)                   0.000     3.478    SYNC_CK
    A21                                                               r  SYNC_CK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.476ns  (logic 1.341ns (38.585%)  route 2.135ns (61.415%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.554     0.890    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=5, routed)           0.308     1.339    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/DATA_WORD_0[4]
    SLICE_X47Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.384 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           1.826     3.210    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.155     4.366 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     4.366    SPI_SCK
    A16                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.704ns  (logic 1.328ns (35.863%)  route 2.376ns (64.137%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X47Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=7, routed)           0.689     1.718    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.763 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_P_INST_0/O
                         net (fo=1, routed)           1.687     3.450    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.142     4.593 r  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000     4.593    MCK_P
    C15                                                               r  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.820ns  (logic 1.393ns (36.473%)  route 2.426ns (63.527%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X47Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=7, routed)           0.712     1.741    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_count_reg[0]_0[0]
    SLICE_X65Y84         LUT2 (Prop_lut2_I1_O)        0.044     1.785 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_N_INST_0/O
                         net (fo=1, routed)           1.715     3.500    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.208     4.708 r  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000     4.708    MCK_N
    B15                                                               r  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spi_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                            (clock source 'spi_clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.934ns  (logic 2.988ns (27.323%)  route 7.946ns (72.677%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk fall edge)   10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.668    12.962    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456    13.418 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.746    14.164    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124    14.288 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566    14.854    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    14.955 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.911    16.866    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG
    SLICE_X47Y92         LUT3 (Prop_lut3_I2_O)        0.124    16.990 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           4.723    21.713    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         2.639    24.352 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    24.352    SPI_SCK
    A16                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                            (clock source 'spi_clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.222ns  (logic 1.271ns (30.108%)  route 2.951ns (69.892%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.562     0.898    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.277     1.316    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.206     1.567    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.593 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.641     2.234    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG
    SLICE_X47Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.279 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           1.826     4.106    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.155     5.261 f  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     5.261    SPI_SCK
    A16                                                               f  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txclk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.562ns  (logic 3.082ns (26.658%)  route 8.480ns (73.342%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639    12.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456    13.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140    14.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633    15.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509    15.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456    16.375 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558    17.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.034 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          2.389    20.423    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X65Y84         LUT2 (Prop_lut2_I0_O)        0.150    20.573 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_N_INST_0/O
                         net (fo=1, routed)           4.533    25.106    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.831    27.937 r  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000    27.937    MCK_N
    B15                                                               r  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.159ns  (logic 2.851ns (25.544%)  route 8.309ns (74.456%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.639    12.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456    13.389 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/Q
                         net (fo=3, routed)           1.140    14.529    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[5]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.653 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4/O
                         net (fo=1, routed)           0.633    15.286    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_4_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.410 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.509    15.919    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456    16.375 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.558    17.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.034 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          2.378    20.412    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/txclk
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124    20.536 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_P_INST_0/O
                         net (fo=1, routed)           4.373    24.909    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         2.626    27.534 f  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000    27.534    MCK_P
    C15                                                               f  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.316ns  (logic 1.213ns (28.114%)  route 3.103ns (71.886%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.803     3.120    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/txclk
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.045     3.165 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_P_INST_0/O
                         net (fo=1, routed)           1.687     4.853    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.142     5.995 r  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000     5.995    MCK_P
    C15                                                               r  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.398ns  (logic 1.276ns (29.017%)  route 3.122ns (70.983%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.773     1.109    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.154 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6/O
                         net (fo=1, routed)           0.143     1.297    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_6_n_0
    SLICE_X45Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.342 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=1, routed)           0.196     1.538    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.612     2.291    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=95, routed)          0.795     3.112    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X65Y84         LUT2 (Prop_lut2_I0_O)        0.042     3.154 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_N_INST_0/O
                         net (fo=1, routed)           1.715     4.869    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.208     6.077 f  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000     6.077    MCK_N
    B15                                                               f  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  spi_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_DN
                            (input port)
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 0.964ns (19.442%)  route 3.996ns (80.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A19                                               0.000     0.000 r  SPI_DN (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IO
    A19                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.996     4.960    design_2_i/SPI/SPI_ip_0/inst/spi_in
    SLICE_X48Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        1.494     2.673    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.622     3.663    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.763 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.263    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          1.479     5.832    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_DN
                            (input port)
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.050ns  (logic 0.193ns (9.424%)  route 1.857ns (90.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A19                                               0.000     0.000 r  SPI_DN (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IO
    A19                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.857     2.050    design_2_i/SPI/SPI_ip_0/inst/spi_in
    SLICE_X48Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9895, routed)        0.830     1.196    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.175     1.371 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=3, routed)           0.327     1.698    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.056     1.754 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.230     1.984    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.013 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.838    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y91         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C





