
Main_F407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011050  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000718  080111e0  080111e0  000211e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080118f8  080118f8  000301f8  2**0
                  CONTENTS
  4 .ARM          00000008  080118f8  080118f8  000218f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011900  08011900  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011900  08011900  00021900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011904  08011904  00021904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08011908  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301f8  2**0
                  CONTENTS
 10 .bss          00004fb4  200001f8  200001f8  000301f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200051ac  200051ac  000301f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001f013  00000000  00000000  0003026b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004d0f  00000000  00000000  0004f27e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000019f8  00000000  00000000  00053f90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000013eb  00000000  00000000  00055988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002827b  00000000  00000000  00056d73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00021a53  00000000  00000000  0007efee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e72e2  00000000  00000000  000a0a41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000081a4  00000000  00000000  00187d24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0018fec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080111c8 	.word	0x080111c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	080111c8 	.word	0x080111c8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	0000      	movs	r0, r0
	...

08000f48 <Accel_Cal>:
#include "Accel.h"
#include "stdlib.h"
#define deltaT 0.001

void Accel_Cal(AccelParam_t *accel, float target_vel, float target_time)
{
 8000f48:	b5b0      	push	{r4, r5, r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	ed87 0a02 	vstr	s0, [r7, #8]
 8000f54:	edc7 0a01 	vstr	s1, [r7, #4]
	if(target_vel != accel->target_vel_Pre)
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	edd3 7a03 	vldr	s15, [r3, #12]
 8000f5e:	ed97 7a02 	vldr	s14, [r7, #8]
 8000f62:	eeb4 7a67 	vcmp.f32	s14, s15
 8000f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f6a:	d021      	beq.n	8000fb0 <Accel_Cal+0x68>
	{
		if(target_vel < accel->target_vel_Pre)
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	edd3 7a03 	vldr	s15, [r3, #12]
 8000f72:	ed97 7a02 	vldr	s14, [r7, #8]
 8000f76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f7e:	d503      	bpl.n	8000f88 <Accel_Cal+0x40>
		{
			accel->Flag = 1;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	2201      	movs	r2, #1
 8000f84:	741a      	strb	r2, [r3, #16]
 8000f86:	e002      	b.n	8000f8e <Accel_Cal+0x46>
		}
		else
		{
			accel->Flag = 0;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	741a      	strb	r2, [r3, #16]
		}
		accel->accel = (target_vel - accel->vel_controller)/target_time;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f94:	ed97 7a02 	vldr	s14, [r7, #8]
 8000f98:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000f9c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000fa0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	edc3 7a00 	vstr	s15, [r3]
		accel->target_vel_Pre = target_vel;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	68ba      	ldr	r2, [r7, #8]
 8000fae:	60da      	str	r2, [r3, #12]
	}
		accel->vel_controller +=  accel->accel * deltaT;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff fac7 	bl	8000548 <__aeabi_f2d>
 8000fba:	4604      	mov	r4, r0
 8000fbc:	460d      	mov	r5, r1
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fac0 	bl	8000548 <__aeabi_f2d>
 8000fc8:	a31d      	add	r3, pc, #116	; (adr r3, 8001040 <Accel_Cal+0xf8>)
 8000fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fce:	f7ff fb13 	bl	80005f8 <__aeabi_dmul>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	4620      	mov	r0, r4
 8000fd8:	4629      	mov	r1, r5
 8000fda:	f7ff f957 	bl	800028c <__adddf3>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	4610      	mov	r0, r2
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f7ff fddf 	bl	8000ba8 <__aeabi_d2f>
 8000fea:	4602      	mov	r2, r0
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	605a      	str	r2, [r3, #4]

			if(accel->Flag)
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	7c1b      	ldrb	r3, [r3, #16]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d00e      	beq.n	8001016 <Accel_Cal+0xce>
			{
				if(accel->vel_controller < target_vel) accel->vel_controller = target_vel;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	edd3 7a01 	vldr	s15, [r3, #4]
 8000ffe:	ed97 7a02 	vldr	s14, [r7, #8]
 8001002:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800100a:	dc00      	bgt.n	800100e <Accel_Cal+0xc6>
			}
			else
			{
				if(accel->vel_controller > target_vel) accel->vel_controller = target_vel;
			}
}
 800100c:	e011      	b.n	8001032 <Accel_Cal+0xea>
				if(accel->vel_controller < target_vel) accel->vel_controller = target_vel;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	68ba      	ldr	r2, [r7, #8]
 8001012:	605a      	str	r2, [r3, #4]
}
 8001014:	e00d      	b.n	8001032 <Accel_Cal+0xea>
				if(accel->vel_controller > target_vel) accel->vel_controller = target_vel;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	edd3 7a01 	vldr	s15, [r3, #4]
 800101c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001020:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001028:	d400      	bmi.n	800102c <Accel_Cal+0xe4>
}
 800102a:	e002      	b.n	8001032 <Accel_Cal+0xea>
				if(accel->vel_controller > target_vel) accel->vel_controller = target_vel;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	68ba      	ldr	r2, [r7, #8]
 8001030:	605a      	str	r2, [r3, #4]
}
 8001032:	bf00      	nop
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bdb0      	pop	{r4, r5, r7, pc}
 800103a:	bf00      	nop
 800103c:	f3af 8000 	nop.w
 8001040:	d2f1a9fc 	.word	0xd2f1a9fc
 8001044:	3f50624d 	.word	0x3f50624d

08001048 <encoder_Init>:
#include "stdbool.h"
#include "stdlib.h"


void encoder_Init(Encoder_t *enc,TIM_HandleTypeDef *htim, uint16_t pulPerRev, float deltaT)
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	4613      	mov	r3, r2
 8001054:	ed87 0a00 	vstr	s0, [r7]
 8001058:	80fb      	strh	r3, [r7, #6]
	enc->htim = htim;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	68ba      	ldr	r2, [r7, #8]
 800105e:	601a      	str	r2, [r3, #0]
	enc->count_PerRevol = pulPerRev;
 8001060:	88fa      	ldrh	r2, [r7, #6]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	611a      	str	r2, [r3, #16]
	enc->deltaT = deltaT;
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	683a      	ldr	r2, [r7, #0]
 800106a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800106c:	bf00      	nop
 800106e:	3714      	adds	r7, #20
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <encoder_ResetCount>:
		return enc->Degree;
	}
	return 0;
}
void encoder_ResetCount(Encoder_t *enc)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(enc->htim,0);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	2200      	movs	r2, #0
 8001088:	625a      	str	r2, [r3, #36]	; 0x24
	enc->count_X4 = 0;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	605a      	str	r2, [r3, #4]
	enc->vel_Pre = 0;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f04f 0200 	mov.w	r2, #0
 8001096:	61da      	str	r2, [r3, #28]
	enc->vel_Real = 0;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
	enc->Distance = 0;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2200      	movs	r2, #0
 80010a4:	615a      	str	r2, [r3, #20]
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr

080010b2 <encoder_GetFloatingDis>:
{
	enc->Radius = R;
}

float encoder_GetFloatingDis(Encoder_t *enc)
{
 80010b2:	b480      	push	{r7}
 80010b4:	b083      	sub	sp, #12
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
	enc->Distance += abs((int16_t)__HAL_TIM_GET_COUNTER(enc->htim));
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010c2:	b21b      	sxth	r3, r3
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	bfb8      	it	lt
 80010c8:	425b      	neglt	r3, r3
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	461a      	mov	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	695b      	ldr	r3, [r3, #20]
 80010d2:	441a      	add	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	615a      	str	r2, [r3, #20]
	__HAL_TIM_SET_COUNTER(enc->htim,0);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2200      	movs	r2, #0
 80010e0:	625a      	str	r2, [r3, #36]	; 0x24
	return enc->Distance;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	695b      	ldr	r3, [r3, #20]
 80010e6:	ee07 3a90 	vmov	s15, r3
 80010ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80010ee:	eeb0 0a67 	vmov.f32	s0, s15
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <MotorDC_Init>:
 * @param pwmMode The PWM mode to be used for the motor.
 * @param channel1 The channel number for the first PWM output.
 * @param channel2 The channel number for the second PWM output.
 */
void MotorDC_Init(MotorDC *dcMotor, TIM_HandleTypeDef *htim, PWM_Mode pwmMode, uint32_t channel1, uint32_t channel2)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	603b      	str	r3, [r7, #0]
 8001108:	4613      	mov	r3, r2
 800110a:	80fb      	strh	r3, [r7, #6]
	dcMotor->Channel1 = channel1;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	609a      	str	r2, [r3, #8]
	dcMotor->Channel2 = channel2;
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	60da      	str	r2, [r3, #12]
	dcMotor->invPWM = pwmMode;
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	88fa      	ldrh	r2, [r7, #6]
 800111c:	809a      	strh	r2, [r3, #4]
	dcMotor->timDC = htim;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	68ba      	ldr	r2, [r7, #8]
 8001122:	601a      	str	r2, [r3, #0]
}
 8001124:	bf00      	nop
 8001126:	3714      	adds	r7, #20
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <MotorDC_Drive>:

void MotorDC_Drive(MotorDC *dcMotor, int32_t speedInput)
{
 8001130:	b480      	push	{r7}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
	uint16_t invPWM = dcMotor->invPWM;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	889b      	ldrh	r3, [r3, #4]
 800113e:	81fb      	strh	r3, [r7, #14]
	uint32_t pwm = abs(speedInput);
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	2b00      	cmp	r3, #0
 8001144:	bfb8      	it	lt
 8001146:	425b      	neglt	r3, r3
 8001148:	60bb      	str	r3, [r7, #8]
	switch (dcMotor->invPWM) {
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	889b      	ldrh	r3, [r3, #4]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <MotorDC_Drive+0x2c>
 8001152:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001156:	f000 8097 	beq.w	8001288 <MotorDC_Drive+0x158>
			if (speedInput < 0)
				__HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel1, invPWM - pwm);
			else if (speedInput > 0) __HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel2, invPWM - pwm);
		break;
	}
}
 800115a:	e13d      	b.n	80013d8 <MotorDC_Drive+0x2a8>
			__HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel2, 0);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d105      	bne.n	8001170 <MotorDC_Drive+0x40>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2200      	movs	r2, #0
 800116c:	635a      	str	r2, [r3, #52]	; 0x34
 800116e:	e018      	b.n	80011a2 <MotorDC_Drive+0x72>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	2b04      	cmp	r3, #4
 8001176:	d105      	bne.n	8001184 <MotorDC_Drive+0x54>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	2300      	movs	r3, #0
 8001180:	6393      	str	r3, [r2, #56]	; 0x38
 8001182:	e00e      	b.n	80011a2 <MotorDC_Drive+0x72>
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	2b08      	cmp	r3, #8
 800118a:	d105      	bne.n	8001198 <MotorDC_Drive+0x68>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	2300      	movs	r3, #0
 8001194:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001196:	e004      	b.n	80011a2 <MotorDC_Drive+0x72>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	2300      	movs	r3, #0
 80011a0:	6413      	str	r3, [r2, #64]	; 0x40
			__HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel1, 0);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d105      	bne.n	80011b6 <MotorDC_Drive+0x86>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2200      	movs	r2, #0
 80011b2:	635a      	str	r2, [r3, #52]	; 0x34
 80011b4:	e018      	b.n	80011e8 <MotorDC_Drive+0xb8>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	d105      	bne.n	80011ca <MotorDC_Drive+0x9a>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	2300      	movs	r3, #0
 80011c6:	6393      	str	r3, [r2, #56]	; 0x38
 80011c8:	e00e      	b.n	80011e8 <MotorDC_Drive+0xb8>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	2b08      	cmp	r3, #8
 80011d0:	d105      	bne.n	80011de <MotorDC_Drive+0xae>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	2300      	movs	r3, #0
 80011da:	63d3      	str	r3, [r2, #60]	; 0x3c
 80011dc:	e004      	b.n	80011e8 <MotorDC_Drive+0xb8>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	2300      	movs	r3, #0
 80011e6:	6413      	str	r3, [r2, #64]	; 0x40
			if (speedInput < 0)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	da23      	bge.n	8001236 <MotorDC_Drive+0x106>
				__HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel1, pwm);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d105      	bne.n	8001202 <MotorDC_Drive+0xd2>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	68ba      	ldr	r2, [r7, #8]
 80011fe:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001200:	e0e7      	b.n	80013d2 <MotorDC_Drive+0x2a2>
				__HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel1, pwm);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	2b04      	cmp	r3, #4
 8001208:	d105      	bne.n	8001216 <MotorDC_Drive+0xe6>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	6393      	str	r3, [r2, #56]	; 0x38
 8001214:	e037      	b.n	8001286 <MotorDC_Drive+0x156>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	2b08      	cmp	r3, #8
 800121c:	d105      	bne.n	800122a <MotorDC_Drive+0xfa>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001228:	e02d      	b.n	8001286 <MotorDC_Drive+0x156>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8001234:	e0cd      	b.n	80013d2 <MotorDC_Drive+0x2a2>
			else if (speedInput > 0) __HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel2, pwm);
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	f340 80ca 	ble.w	80013d2 <MotorDC_Drive+0x2a2>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d105      	bne.n	8001252 <MotorDC_Drive+0x122>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	68ba      	ldr	r2, [r7, #8]
 800124e:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001250:	e0bf      	b.n	80013d2 <MotorDC_Drive+0x2a2>
			else if (speedInput > 0) __HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel2, pwm);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	68db      	ldr	r3, [r3, #12]
 8001256:	2b04      	cmp	r3, #4
 8001258:	d105      	bne.n	8001266 <MotorDC_Drive+0x136>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8001264:	e0b5      	b.n	80013d2 <MotorDC_Drive+0x2a2>
			else if (speedInput > 0) __HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel2, pwm);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	68db      	ldr	r3, [r3, #12]
 800126a:	2b08      	cmp	r3, #8
 800126c:	d105      	bne.n	800127a <MotorDC_Drive+0x14a>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8001278:	e0ab      	b.n	80013d2 <MotorDC_Drive+0x2a2>
			else if (speedInput > 0) __HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel2, pwm);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8001284:	e0a5      	b.n	80013d2 <MotorDC_Drive+0x2a2>
 8001286:	e0a4      	b.n	80013d2 <MotorDC_Drive+0x2a2>
			__HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel2, invPWM);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d105      	bne.n	800129c <MotorDC_Drive+0x16c>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	89fa      	ldrh	r2, [r7, #14]
 8001298:	635a      	str	r2, [r3, #52]	; 0x34
 800129a:	e018      	b.n	80012ce <MotorDC_Drive+0x19e>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	2b04      	cmp	r3, #4
 80012a2:	d105      	bne.n	80012b0 <MotorDC_Drive+0x180>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	89fb      	ldrh	r3, [r7, #14]
 80012ac:	6393      	str	r3, [r2, #56]	; 0x38
 80012ae:	e00e      	b.n	80012ce <MotorDC_Drive+0x19e>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	2b08      	cmp	r3, #8
 80012b6:	d105      	bne.n	80012c4 <MotorDC_Drive+0x194>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	89fb      	ldrh	r3, [r7, #14]
 80012c0:	63d3      	str	r3, [r2, #60]	; 0x3c
 80012c2:	e004      	b.n	80012ce <MotorDC_Drive+0x19e>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	89fb      	ldrh	r3, [r7, #14]
 80012cc:	6413      	str	r3, [r2, #64]	; 0x40
			__HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel1, invPWM);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d105      	bne.n	80012e2 <MotorDC_Drive+0x1b2>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	89fa      	ldrh	r2, [r7, #14]
 80012de:	635a      	str	r2, [r3, #52]	; 0x34
 80012e0:	e018      	b.n	8001314 <MotorDC_Drive+0x1e4>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	2b04      	cmp	r3, #4
 80012e8:	d105      	bne.n	80012f6 <MotorDC_Drive+0x1c6>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	89fb      	ldrh	r3, [r7, #14]
 80012f2:	6393      	str	r3, [r2, #56]	; 0x38
 80012f4:	e00e      	b.n	8001314 <MotorDC_Drive+0x1e4>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	2b08      	cmp	r3, #8
 80012fc:	d105      	bne.n	800130a <MotorDC_Drive+0x1da>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	89fb      	ldrh	r3, [r7, #14]
 8001306:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001308:	e004      	b.n	8001314 <MotorDC_Drive+0x1e4>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	89fb      	ldrh	r3, [r7, #14]
 8001312:	6413      	str	r3, [r2, #64]	; 0x40
			if (speedInput < 0)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	da2b      	bge.n	8001372 <MotorDC_Drive+0x242>
				__HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel1, invPWM - pwm);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d107      	bne.n	8001332 <MotorDC_Drive+0x202>
 8001322:	89f9      	ldrh	r1, [r7, #14]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68ba      	ldr	r2, [r7, #8]
 800132c:	1a8a      	subs	r2, r1, r2
 800132e:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001330:	e051      	b.n	80013d6 <MotorDC_Drive+0x2a6>
				__HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel1, invPWM - pwm);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	2b04      	cmp	r3, #4
 8001338:	d107      	bne.n	800134a <MotorDC_Drive+0x21a>
 800133a:	89f9      	ldrh	r1, [r7, #14]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	1acb      	subs	r3, r1, r3
 8001346:	6393      	str	r3, [r2, #56]	; 0x38
 8001348:	e042      	b.n	80013d0 <MotorDC_Drive+0x2a0>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	2b08      	cmp	r3, #8
 8001350:	d107      	bne.n	8001362 <MotorDC_Drive+0x232>
 8001352:	89f9      	ldrh	r1, [r7, #14]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	1acb      	subs	r3, r1, r3
 800135e:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001360:	e036      	b.n	80013d0 <MotorDC_Drive+0x2a0>
 8001362:	89f9      	ldrh	r1, [r7, #14]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	1acb      	subs	r3, r1, r3
 800136e:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8001370:	e031      	b.n	80013d6 <MotorDC_Drive+0x2a6>
			else if (speedInput > 0) __HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel2, invPWM - pwm);
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	dd2e      	ble.n	80013d6 <MotorDC_Drive+0x2a6>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d107      	bne.n	8001390 <MotorDC_Drive+0x260>
 8001380:	89f9      	ldrh	r1, [r7, #14]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	68ba      	ldr	r2, [r7, #8]
 800138a:	1a8a      	subs	r2, r1, r2
 800138c:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 800138e:	e022      	b.n	80013d6 <MotorDC_Drive+0x2a6>
			else if (speedInput > 0) __HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel2, invPWM - pwm);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	2b04      	cmp	r3, #4
 8001396:	d107      	bne.n	80013a8 <MotorDC_Drive+0x278>
 8001398:	89f9      	ldrh	r1, [r7, #14]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	1acb      	subs	r3, r1, r3
 80013a4:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 80013a6:	e016      	b.n	80013d6 <MotorDC_Drive+0x2a6>
			else if (speedInput > 0) __HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel2, invPWM - pwm);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	2b08      	cmp	r3, #8
 80013ae:	d107      	bne.n	80013c0 <MotorDC_Drive+0x290>
 80013b0:	89f9      	ldrh	r1, [r7, #14]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	1acb      	subs	r3, r1, r3
 80013bc:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 80013be:	e00a      	b.n	80013d6 <MotorDC_Drive+0x2a6>
			else if (speedInput > 0) __HAL_TIM_SET_COMPARE(dcMotor->timDC, dcMotor->Channel2, invPWM - pwm);
 80013c0:	89f9      	ldrh	r1, [r7, #14]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	1acb      	subs	r3, r1, r3
 80013cc:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 80013ce:	e002      	b.n	80013d6 <MotorDC_Drive+0x2a6>
 80013d0:	e001      	b.n	80013d6 <MotorDC_Drive+0x2a6>
		break;
 80013d2:	bf00      	nop
 80013d4:	e000      	b.n	80013d8 <MotorDC_Drive+0x2a8>
		break;
 80013d6:	bf00      	nop
}
 80013d8:	bf00      	nop
 80013da:	3714      	adds	r7, #20
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <startPutBall>:
extern TIM_HandleTypeDef htim5;
PutParam_t putBall;
GetParam_t getBall;

void startPutBall(uint8_t state)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af02      	add	r7, sp, #8
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]

	MotorDC_Init(&putBall.mdc, &htim3, MOTOR_PWM_INVERSE, TIM_CHANNEL_1, TIM_CHANNEL_2);
 80013ee:	2304      	movs	r3, #4
 80013f0:	9300      	str	r3, [sp, #0]
 80013f2:	2300      	movs	r3, #0
 80013f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013f8:	499c      	ldr	r1, [pc, #624]	; (800166c <startPutBall+0x288>)
 80013fa:	489d      	ldr	r0, [pc, #628]	; (8001670 <startPutBall+0x28c>)
 80013fc:	f7ff fe7e 	bl	80010fc <MotorDC_Init>
	MotorDC_Init(&getBall.mdc, &htim5, MOTOR_PWM_NORMAL, TIM_CHANNEL_1, TIM_CHANNEL_2);
 8001400:	2304      	movs	r3, #4
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	2300      	movs	r3, #0
 8001406:	2200      	movs	r2, #0
 8001408:	499a      	ldr	r1, [pc, #616]	; (8001674 <startPutBall+0x290>)
 800140a:	489b      	ldr	r0, [pc, #620]	; (8001678 <startPutBall+0x294>)
 800140c:	f7ff fe76 	bl	80010fc <MotorDC_Init>
	encoder_Init(&putBall.enc, &htim2, 19200, 0.001);
 8001410:	ed9f 0a9a 	vldr	s0, [pc, #616]	; 800167c <startPutBall+0x298>
 8001414:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001418:	4999      	ldr	r1, [pc, #612]	; (8001680 <startPutBall+0x29c>)
 800141a:	489a      	ldr	r0, [pc, #616]	; (8001684 <startPutBall+0x2a0>)
 800141c:	f7ff fe14 	bl	8001048 <encoder_Init>
	if(state == 0)
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d133      	bne.n	800148e <startPutBall+0xaa>
	{
		putBall.count = 0;
 8001426:	4b97      	ldr	r3, [pc, #604]	; (8001684 <startPutBall+0x2a0>)
 8001428:	2200      	movs	r2, #0
 800142a:	659a      	str	r2, [r3, #88]	; 0x58
		putBall.StopPutFlag = 0;
 800142c:	4b95      	ldr	r3, [pc, #596]	; (8001684 <startPutBall+0x2a0>)
 800142e:	2200      	movs	r2, #0
 8001430:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		if(putBall.accel.vel_controller > -600)
 8001434:	4b93      	ldr	r3, [pc, #588]	; (8001684 <startPutBall+0x2a0>)
 8001436:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800143a:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8001688 <startPutBall+0x2a4>
 800143e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001446:	dd15      	ble.n	8001474 <startPutBall+0x90>
		{
			Accel_Cal(&putBall.accel, -600, 2.25);
 8001448:	eef0 0a02 	vmov.f32	s1, #2	; 0x40100000  2.250
 800144c:	ed9f 0a8e 	vldr	s0, [pc, #568]	; 8001688 <startPutBall+0x2a4>
 8001450:	488e      	ldr	r0, [pc, #568]	; (800168c <startPutBall+0x2a8>)
 8001452:	f7ff fd79 	bl	8000f48 <Accel_Cal>
			MotorDC_Drive(&putBall.mdc, putBall.accel.vel_controller);
 8001456:	4b8b      	ldr	r3, [pc, #556]	; (8001684 <startPutBall+0x2a0>)
 8001458:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800145c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001460:	ee17 1a90 	vmov	r1, s15
 8001464:	4882      	ldr	r0, [pc, #520]	; (8001670 <startPutBall+0x28c>)
 8001466:	f7ff fe63 	bl	8001130 <MotorDC_Drive>
			putBall.flag = 0;
 800146a:	4b86      	ldr	r3, [pc, #536]	; (8001684 <startPutBall+0x2a0>)
 800146c:	2200      	movs	r2, #0
 800146e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8001472:	e007      	b.n	8001484 <startPutBall+0xa0>
		}
		else
		{
			MotorDC_Drive(&putBall.mdc, 0);
 8001474:	2100      	movs	r1, #0
 8001476:	487e      	ldr	r0, [pc, #504]	; (8001670 <startPutBall+0x28c>)
 8001478:	f7ff fe5a 	bl	8001130 <MotorDC_Drive>
			putBall.flag = 1;
 800147c:	4b81      	ldr	r3, [pc, #516]	; (8001684 <startPutBall+0x2a0>)
 800147e:	2201      	movs	r2, #1
 8001480:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		}
		MotorDC_Drive(&getBall.mdc, -1000);
 8001484:	4982      	ldr	r1, [pc, #520]	; (8001690 <startPutBall+0x2ac>)
 8001486:	487c      	ldr	r0, [pc, #496]	; (8001678 <startPutBall+0x294>)
 8001488:	f7ff fe52 	bl	8001130 <MotorDC_Drive>
		}else{
			MotorDC_Drive(&putBall.mdc, -200);
			MotorDC_Drive(&getBall.mdc, -1000);
		}
	}
}
 800148c:	e0ea      	b.n	8001664 <startPutBall+0x280>
	else if(state == 1)
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d140      	bne.n	8001516 <startPutBall+0x132>
		putBall.count = 0;
 8001494:	4b7b      	ldr	r3, [pc, #492]	; (8001684 <startPutBall+0x2a0>)
 8001496:	2200      	movs	r2, #0
 8001498:	659a      	str	r2, [r3, #88]	; 0x58
		putBall.flag = 0;
 800149a:	4b7a      	ldr	r3, [pc, #488]	; (8001684 <startPutBall+0x2a0>)
 800149c:	2200      	movs	r2, #0
 800149e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		putBall.accel.vel_controller = 0;
 80014a2:	4b78      	ldr	r3, [pc, #480]	; (8001684 <startPutBall+0x2a0>)
 80014a4:	f04f 0200 	mov.w	r2, #0
 80014a8:	645a      	str	r2, [r3, #68]	; 0x44
		getBall.accel.vel_controller = 0;
 80014aa:	4b7a      	ldr	r3, [pc, #488]	; (8001694 <startPutBall+0x2b0>)
 80014ac:	f04f 0200 	mov.w	r2, #0
 80014b0:	645a      	str	r2, [r3, #68]	; 0x44
		if(HAL_GPIO_ReadPin(sensor_5_GPIO_Port, sensor_5_Pin))
 80014b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014b6:	4878      	ldr	r0, [pc, #480]	; (8001698 <startPutBall+0x2b4>)
 80014b8:	f005 ff2c 	bl	8007314 <HAL_GPIO_ReadPin>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d00e      	beq.n	80014e0 <startPutBall+0xfc>
			osDelay(5);
 80014c2:	2005      	movs	r0, #5
 80014c4:	f009 f969 	bl	800a79a <osDelay>
			if(HAL_GPIO_ReadPin(sensor_5_GPIO_Port, sensor_5_Pin)){
 80014c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014cc:	4872      	ldr	r0, [pc, #456]	; (8001698 <startPutBall+0x2b4>)
 80014ce:	f005 ff21 	bl	8007314 <HAL_GPIO_ReadPin>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d003      	beq.n	80014e0 <startPutBall+0xfc>
				putBall.StopPutFlag = 1;
 80014d8:	4b6a      	ldr	r3, [pc, #424]	; (8001684 <startPutBall+0x2a0>)
 80014da:	2201      	movs	r2, #1
 80014dc:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		if (putBall.StopPutFlag)
 80014e0:	4b68      	ldr	r3, [pc, #416]	; (8001684 <startPutBall+0x2a0>)
 80014e2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d00b      	beq.n	8001502 <startPutBall+0x11e>
			MotorDC_Drive(&putBall.mdc, 0);
 80014ea:	2100      	movs	r1, #0
 80014ec:	4860      	ldr	r0, [pc, #384]	; (8001670 <startPutBall+0x28c>)
 80014ee:	f7ff fe1f 	bl	8001130 <MotorDC_Drive>
			MotorDC_Drive(&getBall.mdc, 0);
 80014f2:	2100      	movs	r1, #0
 80014f4:	4860      	ldr	r0, [pc, #384]	; (8001678 <startPutBall+0x294>)
 80014f6:	f7ff fe1b 	bl	8001130 <MotorDC_Drive>
			encoder_ResetCount(&putBall.enc);
 80014fa:	4862      	ldr	r0, [pc, #392]	; (8001684 <startPutBall+0x2a0>)
 80014fc:	f7ff fdbc 	bl	8001078 <encoder_ResetCount>
}
 8001500:	e0b0      	b.n	8001664 <startPutBall+0x280>
			MotorDC_Drive(&putBall.mdc, 400);
 8001502:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8001506:	485a      	ldr	r0, [pc, #360]	; (8001670 <startPutBall+0x28c>)
 8001508:	f7ff fe12 	bl	8001130 <MotorDC_Drive>
			MotorDC_Drive(&getBall.mdc, -1000);
 800150c:	4960      	ldr	r1, [pc, #384]	; (8001690 <startPutBall+0x2ac>)
 800150e:	485a      	ldr	r0, [pc, #360]	; (8001678 <startPutBall+0x294>)
 8001510:	f7ff fe0e 	bl	8001130 <MotorDC_Drive>
}
 8001514:	e0a6      	b.n	8001664 <startPutBall+0x280>
	else if(state == 2)
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	2b02      	cmp	r3, #2
 800151a:	d160      	bne.n	80015de <startPutBall+0x1fa>
		putBall.StopPutFlag = 0;
 800151c:	4b59      	ldr	r3, [pc, #356]	; (8001684 <startPutBall+0x2a0>)
 800151e:	2200      	movs	r2, #0
 8001520:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		putBall.count += 1;
 8001524:	4b57      	ldr	r3, [pc, #348]	; (8001684 <startPutBall+0x2a0>)
 8001526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001528:	3301      	adds	r3, #1
 800152a:	4a56      	ldr	r2, [pc, #344]	; (8001684 <startPutBall+0x2a0>)
 800152c:	6593      	str	r3, [r2, #88]	; 0x58
		if(putBall.count >= 1000)
 800152e:	4b55      	ldr	r3, [pc, #340]	; (8001684 <startPutBall+0x2a0>)
 8001530:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001532:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001536:	db03      	blt.n	8001540 <startPutBall+0x15c>
			putBall.StopPutFlag = 2;
 8001538:	4b52      	ldr	r3, [pc, #328]	; (8001684 <startPutBall+0x2a0>)
 800153a:	2202      	movs	r2, #2
 800153c:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		if (putBall.StopPutFlag == 2)
 8001540:	4b50      	ldr	r3, [pc, #320]	; (8001684 <startPutBall+0x2a0>)
 8001542:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001546:	2b02      	cmp	r3, #2
 8001548:	d126      	bne.n	8001598 <startPutBall+0x1b4>
			putBall.StopPutFlag = 0;
 800154a:	4b4e      	ldr	r3, [pc, #312]	; (8001684 <startPutBall+0x2a0>)
 800154c:	2200      	movs	r2, #0
 800154e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
			Accel_Cal(&putBall.accel, 0, 0.75);
 8001552:	eef6 0a08 	vmov.f32	s1, #104	; 0x3f400000  0.750
 8001556:	ed9f 0a51 	vldr	s0, [pc, #324]	; 800169c <startPutBall+0x2b8>
 800155a:	484c      	ldr	r0, [pc, #304]	; (800168c <startPutBall+0x2a8>)
 800155c:	f7ff fcf4 	bl	8000f48 <Accel_Cal>
			Accel_Cal(&getBall.accel, 0, 2);
 8001560:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001564:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800169c <startPutBall+0x2b8>
 8001568:	484d      	ldr	r0, [pc, #308]	; (80016a0 <startPutBall+0x2bc>)
 800156a:	f7ff fced 	bl	8000f48 <Accel_Cal>
			MotorDC_Drive(&putBall.mdc, putBall.accel.vel_controller);
 800156e:	4b45      	ldr	r3, [pc, #276]	; (8001684 <startPutBall+0x2a0>)
 8001570:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001574:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001578:	ee17 1a90 	vmov	r1, s15
 800157c:	483c      	ldr	r0, [pc, #240]	; (8001670 <startPutBall+0x28c>)
 800157e:	f7ff fdd7 	bl	8001130 <MotorDC_Drive>
			MotorDC_Drive(&getBall.mdc, getBall.accel.vel_controller);
 8001582:	4b44      	ldr	r3, [pc, #272]	; (8001694 <startPutBall+0x2b0>)
 8001584:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001588:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800158c:	ee17 1a90 	vmov	r1, s15
 8001590:	4839      	ldr	r0, [pc, #228]	; (8001678 <startPutBall+0x294>)
 8001592:	f7ff fdcd 	bl	8001130 <MotorDC_Drive>
}
 8001596:	e065      	b.n	8001664 <startPutBall+0x280>
			Accel_Cal(&putBall.accel, 450, 1);
 8001598:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800159c:	ed9f 0a41 	vldr	s0, [pc, #260]	; 80016a4 <startPutBall+0x2c0>
 80015a0:	483a      	ldr	r0, [pc, #232]	; (800168c <startPutBall+0x2a8>)
 80015a2:	f7ff fcd1 	bl	8000f48 <Accel_Cal>
			Accel_Cal(&getBall.accel, -1000, 0.5);
 80015a6:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 80015aa:	ed9f 0a3f 	vldr	s0, [pc, #252]	; 80016a8 <startPutBall+0x2c4>
 80015ae:	483c      	ldr	r0, [pc, #240]	; (80016a0 <startPutBall+0x2bc>)
 80015b0:	f7ff fcca 	bl	8000f48 <Accel_Cal>
			MotorDC_Drive(&putBall.mdc, putBall.accel.vel_controller);
 80015b4:	4b33      	ldr	r3, [pc, #204]	; (8001684 <startPutBall+0x2a0>)
 80015b6:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80015ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015be:	ee17 1a90 	vmov	r1, s15
 80015c2:	482b      	ldr	r0, [pc, #172]	; (8001670 <startPutBall+0x28c>)
 80015c4:	f7ff fdb4 	bl	8001130 <MotorDC_Drive>
			MotorDC_Drive(&getBall.mdc, getBall.accel.vel_controller);
 80015c8:	4b32      	ldr	r3, [pc, #200]	; (8001694 <startPutBall+0x2b0>)
 80015ca:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80015ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015d2:	ee17 1a90 	vmov	r1, s15
 80015d6:	4828      	ldr	r0, [pc, #160]	; (8001678 <startPutBall+0x294>)
 80015d8:	f7ff fdaa 	bl	8001130 <MotorDC_Drive>
}
 80015dc:	e042      	b.n	8001664 <startPutBall+0x280>
	else if(state == 3)
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	2b03      	cmp	r3, #3
 80015e2:	d13f      	bne.n	8001664 <startPutBall+0x280>
		putBall.count = 0;
 80015e4:	4b27      	ldr	r3, [pc, #156]	; (8001684 <startPutBall+0x2a0>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	659a      	str	r2, [r3, #88]	; 0x58
		putBall.flag = 0;
 80015ea:	4b26      	ldr	r3, [pc, #152]	; (8001684 <startPutBall+0x2a0>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		putBall.accel.vel_controller = 0;
 80015f2:	4b24      	ldr	r3, [pc, #144]	; (8001684 <startPutBall+0x2a0>)
 80015f4:	f04f 0200 	mov.w	r2, #0
 80015f8:	645a      	str	r2, [r3, #68]	; 0x44
		getBall.accel.vel_controller = 0;
 80015fa:	4b26      	ldr	r3, [pc, #152]	; (8001694 <startPutBall+0x2b0>)
 80015fc:	f04f 0200 	mov.w	r2, #0
 8001600:	645a      	str	r2, [r3, #68]	; 0x44
		if(HAL_GPIO_ReadPin(sensor_5_GPIO_Port, sensor_5_Pin))
 8001602:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001606:	4824      	ldr	r0, [pc, #144]	; (8001698 <startPutBall+0x2b4>)
 8001608:	f005 fe84 	bl	8007314 <HAL_GPIO_ReadPin>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d00e      	beq.n	8001630 <startPutBall+0x24c>
			osDelay(5);
 8001612:	2005      	movs	r0, #5
 8001614:	f009 f8c1 	bl	800a79a <osDelay>
			if(HAL_GPIO_ReadPin(sensor_5_GPIO_Port, sensor_5_Pin)){
 8001618:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800161c:	481e      	ldr	r0, [pc, #120]	; (8001698 <startPutBall+0x2b4>)
 800161e:	f005 fe79 	bl	8007314 <HAL_GPIO_ReadPin>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d003      	beq.n	8001630 <startPutBall+0x24c>
				putBall.StopPutFlag = 1;
 8001628:	4b16      	ldr	r3, [pc, #88]	; (8001684 <startPutBall+0x2a0>)
 800162a:	2201      	movs	r2, #1
 800162c:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		if (putBall.StopPutFlag)
 8001630:	4b14      	ldr	r3, [pc, #80]	; (8001684 <startPutBall+0x2a0>)
 8001632:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001636:	2b00      	cmp	r3, #0
 8001638:	d00b      	beq.n	8001652 <startPutBall+0x26e>
			MotorDC_Drive(&putBall.mdc, 0);
 800163a:	2100      	movs	r1, #0
 800163c:	480c      	ldr	r0, [pc, #48]	; (8001670 <startPutBall+0x28c>)
 800163e:	f7ff fd77 	bl	8001130 <MotorDC_Drive>
			MotorDC_Drive(&getBall.mdc, 0);
 8001642:	2100      	movs	r1, #0
 8001644:	480c      	ldr	r0, [pc, #48]	; (8001678 <startPutBall+0x294>)
 8001646:	f7ff fd73 	bl	8001130 <MotorDC_Drive>
			encoder_ResetCount(&putBall.enc);
 800164a:	480e      	ldr	r0, [pc, #56]	; (8001684 <startPutBall+0x2a0>)
 800164c:	f7ff fd14 	bl	8001078 <encoder_ResetCount>
}
 8001650:	e008      	b.n	8001664 <startPutBall+0x280>
			MotorDC_Drive(&putBall.mdc, -200);
 8001652:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
 8001656:	4806      	ldr	r0, [pc, #24]	; (8001670 <startPutBall+0x28c>)
 8001658:	f7ff fd6a 	bl	8001130 <MotorDC_Drive>
			MotorDC_Drive(&getBall.mdc, -1000);
 800165c:	490c      	ldr	r1, [pc, #48]	; (8001690 <startPutBall+0x2ac>)
 800165e:	4806      	ldr	r0, [pc, #24]	; (8001678 <startPutBall+0x294>)
 8001660:	f7ff fd66 	bl	8001130 <MotorDC_Drive>
}
 8001664:	bf00      	nop
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000748 	.word	0x20000748
 8001670:	20000244 	.word	0x20000244
 8001674:	200007d8 	.word	0x200007d8
 8001678:	200002a0 	.word	0x200002a0
 800167c:	3a83126f 	.word	0x3a83126f
 8001680:	20000700 	.word	0x20000700
 8001684:	20000214 	.word	0x20000214
 8001688:	c4160000 	.word	0xc4160000
 800168c:	20000254 	.word	0x20000254
 8001690:	fffffc18 	.word	0xfffffc18
 8001694:	20000270 	.word	0x20000270
 8001698:	40021000 	.word	0x40021000
 800169c:	00000000 	.word	0x00000000
 80016a0:	200002b0 	.word	0x200002b0
 80016a4:	43e10000 	.word	0x43e10000
 80016a8:	c47a0000 	.word	0xc47a0000

080016ac <modulo360>:
 *  Created on: Oct 12, 2023
 *      Author: Admin
 */

#include "AngleOptimizer.h"
float modulo360(float Angle){
 80016ac:	b5b0      	push	{r4, r5, r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	ed87 0a01 	vstr	s0, [r7, #4]
	int Result = (int)Angle/360.0;
 80016b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80016ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016be:	ee17 0a90 	vmov	r0, s15
 80016c2:	f7fe ff2f 	bl	8000524 <__aeabi_i2d>
 80016c6:	f04f 0200 	mov.w	r2, #0
 80016ca:	4b16      	ldr	r3, [pc, #88]	; (8001724 <modulo360+0x78>)
 80016cc:	f7ff f8be 	bl	800084c <__aeabi_ddiv>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	f7ff fa3e 	bl	8000b58 <__aeabi_d2iz>
 80016dc:	4603      	mov	r3, r0
 80016de:	60fb      	str	r3, [r7, #12]
	return Angle-Result*360.0;
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7fe ff31 	bl	8000548 <__aeabi_f2d>
 80016e6:	4604      	mov	r4, r0
 80016e8:	460d      	mov	r5, r1
 80016ea:	68f8      	ldr	r0, [r7, #12]
 80016ec:	f7fe ff1a 	bl	8000524 <__aeabi_i2d>
 80016f0:	f04f 0200 	mov.w	r2, #0
 80016f4:	4b0b      	ldr	r3, [pc, #44]	; (8001724 <modulo360+0x78>)
 80016f6:	f7fe ff7f 	bl	80005f8 <__aeabi_dmul>
 80016fa:	4602      	mov	r2, r0
 80016fc:	460b      	mov	r3, r1
 80016fe:	4620      	mov	r0, r4
 8001700:	4629      	mov	r1, r5
 8001702:	f7fe fdc1 	bl	8000288 <__aeabi_dsub>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	4610      	mov	r0, r2
 800170c:	4619      	mov	r1, r3
 800170e:	f7ff fa4b 	bl	8000ba8 <__aeabi_d2f>
 8001712:	4603      	mov	r3, r0
 8001714:	ee07 3a90 	vmov	s15, r3
}
 8001718:	eeb0 0a67 	vmov.f32	s0, s15
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bdb0      	pop	{r4, r5, r7, pc}
 8001722:	bf00      	nop
 8001724:	40768000 	.word	0x40768000

08001728 <absf>:

float absf(float num)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	ed87 0a01 	vstr	s0, [r7, #4]
	if (num>=0)return num;
 8001732:	edd7 7a01 	vldr	s15, [r7, #4]
 8001736:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800173a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800173e:	db02      	blt.n	8001746 <absf+0x1e>
 8001740:	edd7 7a01 	vldr	s15, [r7, #4]
 8001744:	e003      	b.n	800174e <absf+0x26>
	else return num*-1;
 8001746:	edd7 7a01 	vldr	s15, [r7, #4]
 800174a:	eef1 7a67 	vneg.f32	s15, s15
}
 800174e:	eeb0 0a67 	vmov.f32	s0, s15
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	0000      	movs	r0, r0
	...

08001760 <angopt_QuadrantCheckInput>:
	int Result = (int)Angle/180.0;
	return Angle-Result*180.0;
}

int angopt_QuadrantCheckInput(float x, float y)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	ed87 0a01 	vstr	s0, [r7, #4]
 800176a:	edc7 0a00 	vstr	s1, [r7]
	float xT = x,yT = y;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	60bb      	str	r3, [r7, #8]
	if(absf(xT)<0.0001) xT = 0;
 8001776:	ed97 0a03 	vldr	s0, [r7, #12]
 800177a:	f7ff ffd5 	bl	8001728 <absf>
 800177e:	ee10 3a10 	vmov	r3, s0
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe fee0 	bl	8000548 <__aeabi_f2d>
 8001788:	a353      	add	r3, pc, #332	; (adr r3, 80018d8 <angopt_QuadrantCheckInput+0x178>)
 800178a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800178e:	f7ff f9a5 	bl	8000adc <__aeabi_dcmplt>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d002      	beq.n	800179e <angopt_QuadrantCheckInput+0x3e>
 8001798:	f04f 0300 	mov.w	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
	if(absf(yT)<0.0001) yT = 0;
 800179e:	ed97 0a02 	vldr	s0, [r7, #8]
 80017a2:	f7ff ffc1 	bl	8001728 <absf>
 80017a6:	ee10 3a10 	vmov	r3, s0
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7fe fecc 	bl	8000548 <__aeabi_f2d>
 80017b0:	a349      	add	r3, pc, #292	; (adr r3, 80018d8 <angopt_QuadrantCheckInput+0x178>)
 80017b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b6:	f7ff f991 	bl	8000adc <__aeabi_dcmplt>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d002      	beq.n	80017c6 <angopt_QuadrantCheckInput+0x66>
 80017c0:	f04f 0300 	mov.w	r3, #0
 80017c4:	60bb      	str	r3, [r7, #8]

	if((xT>0)&&(yT>0))return 1;
 80017c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80017ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d2:	dd08      	ble.n	80017e6 <angopt_QuadrantCheckInput+0x86>
 80017d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80017d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e0:	dd01      	ble.n	80017e6 <angopt_QuadrantCheckInput+0x86>
 80017e2:	2301      	movs	r3, #1
 80017e4:	e074      	b.n	80018d0 <angopt_QuadrantCheckInput+0x170>
	else if((xT>0)&&(yT<0))return 2;
 80017e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80017ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f2:	dd08      	ble.n	8001806 <angopt_QuadrantCheckInput+0xa6>
 80017f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80017f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001800:	d501      	bpl.n	8001806 <angopt_QuadrantCheckInput+0xa6>
 8001802:	2302      	movs	r3, #2
 8001804:	e064      	b.n	80018d0 <angopt_QuadrantCheckInput+0x170>
	else if((xT<0)&&(yT<0))return 3;
 8001806:	edd7 7a03 	vldr	s15, [r7, #12]
 800180a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800180e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001812:	d508      	bpl.n	8001826 <angopt_QuadrantCheckInput+0xc6>
 8001814:	edd7 7a02 	vldr	s15, [r7, #8]
 8001818:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800181c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001820:	d501      	bpl.n	8001826 <angopt_QuadrantCheckInput+0xc6>
 8001822:	2303      	movs	r3, #3
 8001824:	e054      	b.n	80018d0 <angopt_QuadrantCheckInput+0x170>
	else if((xT<0)&&(yT>0))return 4;
 8001826:	edd7 7a03 	vldr	s15, [r7, #12]
 800182a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800182e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001832:	d508      	bpl.n	8001846 <angopt_QuadrantCheckInput+0xe6>
 8001834:	edd7 7a02 	vldr	s15, [r7, #8]
 8001838:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800183c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001840:	dd01      	ble.n	8001846 <angopt_QuadrantCheckInput+0xe6>
 8001842:	2304      	movs	r3, #4
 8001844:	e044      	b.n	80018d0 <angopt_QuadrantCheckInput+0x170>
	else if((xT==0)&&(yT>0))return -1;
 8001846:	edd7 7a03 	vldr	s15, [r7, #12]
 800184a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800184e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001852:	d109      	bne.n	8001868 <angopt_QuadrantCheckInput+0x108>
 8001854:	edd7 7a02 	vldr	s15, [r7, #8]
 8001858:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800185c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001860:	dd02      	ble.n	8001868 <angopt_QuadrantCheckInput+0x108>
 8001862:	f04f 33ff 	mov.w	r3, #4294967295
 8001866:	e033      	b.n	80018d0 <angopt_QuadrantCheckInput+0x170>
	else if((xT==0)&&(yT<0))return -2;
 8001868:	edd7 7a03 	vldr	s15, [r7, #12]
 800186c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001874:	d109      	bne.n	800188a <angopt_QuadrantCheckInput+0x12a>
 8001876:	edd7 7a02 	vldr	s15, [r7, #8]
 800187a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800187e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001882:	d502      	bpl.n	800188a <angopt_QuadrantCheckInput+0x12a>
 8001884:	f06f 0301 	mvn.w	r3, #1
 8001888:	e022      	b.n	80018d0 <angopt_QuadrantCheckInput+0x170>
	else if((xT>0)&&(yT==0))return -3;
 800188a:	edd7 7a03 	vldr	s15, [r7, #12]
 800188e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001896:	dd09      	ble.n	80018ac <angopt_QuadrantCheckInput+0x14c>
 8001898:	edd7 7a02 	vldr	s15, [r7, #8]
 800189c:	eef5 7a40 	vcmp.f32	s15, #0.0
 80018a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a4:	d102      	bne.n	80018ac <angopt_QuadrantCheckInput+0x14c>
 80018a6:	f06f 0302 	mvn.w	r3, #2
 80018aa:	e011      	b.n	80018d0 <angopt_QuadrantCheckInput+0x170>
	else if((xT<0)&&(yT==0))return -4;
 80018ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80018b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b8:	d509      	bpl.n	80018ce <angopt_QuadrantCheckInput+0x16e>
 80018ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80018be:	eef5 7a40 	vcmp.f32	s15, #0.0
 80018c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c6:	d102      	bne.n	80018ce <angopt_QuadrantCheckInput+0x16e>
 80018c8:	f06f 0303 	mvn.w	r3, #3
 80018cc:	e000      	b.n	80018d0 <angopt_QuadrantCheckInput+0x170>

	return 0;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3710      	adds	r7, #16
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	eb1c432d 	.word	0xeb1c432d
 80018dc:	3f1a36e2 	.word	0x3f1a36e2

080018e0 <angopt_QuadRantCheckOutput>:
//{
//
//}

void angopt_QuadRantCheckOutput(ModuleID ID,float Input)
{
 80018e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018e2:	b09b      	sub	sp, #108	; 0x6c
 80018e4:	af0a      	add	r7, sp, #40	; 0x28
 80018e6:	4603      	mov	r3, r0
 80018e8:	ed87 0a00 	vstr	s0, [r7]
 80018ec:	71fb      	strb	r3, [r7, #7]
	Angle_Opt_Param opt = swer_GetOptAngle(ID);
 80018ee:	f107 0308 	add.w	r3, r7, #8
 80018f2:	79fa      	ldrb	r2, [r7, #7]
 80018f4:	4611      	mov	r1, r2
 80018f6:	4618      	mov	r0, r3
 80018f8:	f000 fe1c 	bl	8002534 <swer_GetOptAngle>
#define Case1		opt.Case1
#define Case2		opt.Case2
#define Direc 		opt.direct

	float XCurr = cos(Input);
 80018fc:	6838      	ldr	r0, [r7, #0]
 80018fe:	f7fe fe23 	bl	8000548 <__aeabi_f2d>
 8001902:	4602      	mov	r2, r0
 8001904:	460b      	mov	r3, r1
 8001906:	ec43 2b10 	vmov	d0, r2, r3
 800190a:	f00d fb19 	bl	800ef40 <cos>
 800190e:	ec53 2b10 	vmov	r2, r3, d0
 8001912:	4610      	mov	r0, r2
 8001914:	4619      	mov	r1, r3
 8001916:	f7ff f947 	bl	8000ba8 <__aeabi_d2f>
 800191a:	4603      	mov	r3, r0
 800191c:	63fb      	str	r3, [r7, #60]	; 0x3c
	float YCurr = sin(Input);
 800191e:	6838      	ldr	r0, [r7, #0]
 8001920:	f7fe fe12 	bl	8000548 <__aeabi_f2d>
 8001924:	4602      	mov	r2, r0
 8001926:	460b      	mov	r3, r1
 8001928:	ec43 2b10 	vmov	d0, r2, r3
 800192c:	f00d fb5c 	bl	800efe8 <sin>
 8001930:	ec53 2b10 	vmov	r2, r3, d0
 8001934:	4610      	mov	r0, r2
 8001936:	4619      	mov	r1, r3
 8001938:	f7ff f936 	bl	8000ba8 <__aeabi_d2f>
 800193c:	4603      	mov	r3, r0
 800193e:	63bb      	str	r3, [r7, #56]	; 0x38
//	float AngleCheck=modulo360(Input);

	Case2 = angopt_QuadrantCheckInput(XCurr, YCurr);
 8001940:	edd7 0a0e 	vldr	s1, [r7, #56]	; 0x38
 8001944:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 8001948:	f7ff ff0a 	bl	8001760 <angopt_QuadrantCheckInput>
 800194c:	4603      	mov	r3, r0
 800194e:	633b      	str	r3, [r7, #48]	; 0x30
//	if (absf(AngleCheck)<0.001) Case2 = -2;
//	else if (absf(AngleCheck-90.0)<0.001) Case2 = -1;
//	else if (absf(AngleCheck-180.0)<0.001) Case2 = -4;
//	else if (absf(AngleCheck-270.0)<0.001) Case2 = -3;

	if (Case1 == 0)Direc = 0;
 8001950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001952:	2b00      	cmp	r3, #0
 8001954:	d102      	bne.n	800195c <angopt_QuadRantCheckOutput+0x7c>
 8001956:	2300      	movs	r3, #0
 8001958:	60bb      	str	r3, [r7, #8]
 800195a:	e009      	b.n	8001970 <angopt_QuadRantCheckOutput+0x90>
//		}else if(Case1 == 4){
//			if ((Case2 == 2)||(Case2 == -2)||(Case2 == -3))Direc = -1;
//			else Direc = 1;
//		}
		else {
			if(Case2 == Case1)Direc = 1;
 800195c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800195e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001960:	429a      	cmp	r2, r3
 8001962:	d102      	bne.n	800196a <angopt_QuadRantCheckOutput+0x8a>
 8001964:	2301      	movs	r3, #1
 8001966:	60bb      	str	r3, [r7, #8]
 8001968:	e002      	b.n	8001970 <angopt_QuadRantCheckOutput+0x90>
			else Direc = -1;
 800196a:	f04f 33ff 	mov.w	r3, #4294967295
 800196e:	60bb      	str	r3, [r7, #8]
		}
//	}
	swer_SetOptAngle(ID, opt);
 8001970:	79fe      	ldrb	r6, [r7, #7]
 8001972:	466d      	mov	r5, sp
 8001974:	f107 0414 	add.w	r4, r7, #20
 8001978:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800197a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800197c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800197e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001980:	6823      	ldr	r3, [r4, #0]
 8001982:	602b      	str	r3, [r5, #0]
 8001984:	f107 0308 	add.w	r3, r7, #8
 8001988:	cb0e      	ldmia	r3, {r1, r2, r3}
 800198a:	4630      	mov	r0, r6
 800198c:	f000 fdac 	bl	80024e8 <swer_SetOptAngle>
}
 8001990:	bf00      	nop
 8001992:	3744      	adds	r7, #68	; 0x44
 8001994:	46bd      	mov	sp, r7
 8001996:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001998 <angopt_Cal>:


void angopt_Cal(ModuleID ID,float input)
{
 8001998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800199a:	ed2d 8b02 	vpush	{d8}
 800199e:	b099      	sub	sp, #100	; 0x64
 80019a0:	af0a      	add	r7, sp, #40	; 0x28
 80019a2:	4603      	mov	r3, r0
 80019a4:	ed87 0a00 	vstr	s0, [r7]
 80019a8:	71fb      	strb	r3, [r7, #7]
	Angle_Opt_Param opt = swer_GetOptAngle(ID);
 80019aa:	f107 0308 	add.w	r3, r7, #8
 80019ae:	79fa      	ldrb	r2, [r7, #7]
 80019b0:	4611      	mov	r1, r2
 80019b2:	4618      	mov	r0, r3
 80019b4:	f000 fdbe 	bl	8002534 <swer_GetOptAngle>
#define outputAngle 	opt.outputAngle
#define preAngle 		opt.preAngle
#define calInput		opt.calInput
#define preCal			opt.preCal
#define deltaCal		opt.deltaCal
	if(input != preAngle){
 80019b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80019bc:	ed97 7a00 	vldr	s14, [r7]
 80019c0:	eeb4 7a67 	vcmp.f32	s14, s15
 80019c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c8:	f000 80d7 	beq.w	8001b7a <angopt_Cal+0x1e2>
		calInput = input;
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	61fb      	str	r3, [r7, #28]

		if((currentAngle>=0)&&(calInput<0))
 80019d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80019d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019dc:	db0f      	blt.n	80019fe <angopt_Cal+0x66>
 80019de:	edd7 7a07 	vldr	s15, [r7, #28]
 80019e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ea:	d508      	bpl.n	80019fe <angopt_Cal+0x66>
		{
			calInput+=360;
 80019ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80019f0:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8001b88 <angopt_Cal+0x1f0>
 80019f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019f8:	edc7 7a07 	vstr	s15, [r7, #28]
 80019fc:	e015      	b.n	8001a2a <angopt_Cal+0x92>
		}
		else if ((currentAngle<0)&&(calInput>0))
 80019fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0a:	d50e      	bpl.n	8001a2a <angopt_Cal+0x92>
 8001a0c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a18:	dd07      	ble.n	8001a2a <angopt_Cal+0x92>
		{
			calInput-=360;
 8001a1a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a1e:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8001b88 <angopt_Cal+0x1f0>
 8001a22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a26:	edc7 7a07 	vstr	s15, [r7, #28]
		}

		deltaAngle = calInput - modulo360(currentAngle);
 8001a2a:	ed97 8a07 	vldr	s16, [r7, #28]
 8001a2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a32:	eeb0 0a67 	vmov.f32	s0, s15
 8001a36:	f7ff fe39 	bl	80016ac <modulo360>
 8001a3a:	eef0 7a40 	vmov.f32	s15, s0
 8001a3e:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001a42:	edc7 7a04 	vstr	s15, [r7, #16]

		if(deltaAngle>180)
 8001a46:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a4a:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8001b8c <angopt_Cal+0x1f4>
 8001a4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a56:	dd08      	ble.n	8001a6a <angopt_Cal+0xd2>
		{
			deltaAngle+=-360;
 8001a58:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a5c:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8001b88 <angopt_Cal+0x1f0>
 8001a60:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a64:	edc7 7a04 	vstr	s15, [r7, #16]
 8001a68:	e010      	b.n	8001a8c <angopt_Cal+0xf4>
		}
		else if(deltaAngle<-180)
 8001a6a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a6e:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8001b90 <angopt_Cal+0x1f8>
 8001a72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a7a:	d507      	bpl.n	8001a8c <angopt_Cal+0xf4>
		{
			deltaAngle+=360;
 8001a7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a80:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001b88 <angopt_Cal+0x1f0>
 8001a84:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a88:	edc7 7a04 	vstr	s15, [r7, #16]
		}

		if((deltaAngle<=90)&&(deltaAngle>=-90))deltaAngle = deltaAngle;
 8001a8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a90:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8001b94 <angopt_Cal+0x1fc>
 8001a94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a9c:	d80b      	bhi.n	8001ab6 <angopt_Cal+0x11e>
 8001a9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001aa2:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001b98 <angopt_Cal+0x200>
 8001aa6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aae:	db02      	blt.n	8001ab6 <angopt_Cal+0x11e>
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	613b      	str	r3, [r7, #16]
 8001ab4:	e034      	b.n	8001b20 <angopt_Cal+0x188>
		else if ((deltaAngle>90)&&(deltaAngle<=180))deltaAngle += -180.0;
 8001ab6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001aba:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001b94 <angopt_Cal+0x1fc>
 8001abe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac6:	dd11      	ble.n	8001aec <angopt_Cal+0x154>
 8001ac8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001acc:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001b8c <angopt_Cal+0x1f4>
 8001ad0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad8:	d808      	bhi.n	8001aec <angopt_Cal+0x154>
 8001ada:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ade:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001b8c <angopt_Cal+0x1f4>
 8001ae2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ae6:	edc7 7a04 	vstr	s15, [r7, #16]
 8001aea:	e019      	b.n	8001b20 <angopt_Cal+0x188>
		else if ((deltaAngle<-90)&&(deltaAngle>=-180))deltaAngle += 180.0;
 8001aec:	edd7 7a04 	vldr	s15, [r7, #16]
 8001af0:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001b98 <angopt_Cal+0x200>
 8001af4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afc:	d510      	bpl.n	8001b20 <angopt_Cal+0x188>
 8001afe:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b02:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001b90 <angopt_Cal+0x1f8>
 8001b06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b0e:	db07      	blt.n	8001b20 <angopt_Cal+0x188>
 8001b10:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b14:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001b8c <angopt_Cal+0x1f4>
 8001b18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b1c:	edc7 7a04 	vstr	s15, [r7, #16]

		preAngle = input;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	61bb      	str	r3, [r7, #24]
		preCal = calInput;
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	623b      	str	r3, [r7, #32]
		currentAngle += deltaAngle;
 8001b28:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b34:	edc7 7a03 	vstr	s15, [r7, #12]
		if(currentAngle>=1080) currentAngle-=360;
 8001b38:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b3c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001b9c <angopt_Cal+0x204>
 8001b40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b48:	db07      	blt.n	8001b5a <angopt_Cal+0x1c2>
 8001b4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b4e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001b88 <angopt_Cal+0x1f0>
 8001b52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b56:	edc7 7a03 	vstr	s15, [r7, #12]
		swer_SetOptAngle(ID, opt);
 8001b5a:	79fe      	ldrb	r6, [r7, #7]
 8001b5c:	466d      	mov	r5, sp
 8001b5e:	f107 0414 	add.w	r4, r7, #20
 8001b62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b6a:	6823      	ldr	r3, [r4, #0]
 8001b6c:	602b      	str	r3, [r5, #0]
 8001b6e:	f107 0308 	add.w	r3, r7, #8
 8001b72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b74:	4630      	mov	r0, r6
 8001b76:	f000 fcb7 	bl	80024e8 <swer_SetOptAngle>
	}
}
 8001b7a:	bf00      	nop
 8001b7c:	373c      	adds	r7, #60	; 0x3c
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	ecbd 8b02 	vpop	{d8}
 8001b84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b86:	bf00      	nop
 8001b88:	43b40000 	.word	0x43b40000
 8001b8c:	43340000 	.word	0x43340000
 8001b90:	c3340000 	.word	0xc3340000
 8001b94:	42b40000 	.word	0x42b40000
 8001b98:	c2b40000 	.word	0xc2b40000
 8001b9c:	44870000 	.word	0x44870000

08001ba0 <invkine_CalWheelVector>:
#include "main.h"
int Count;
extern TIM_HandleTypeDef htim10;
InverseKinematicProcedure InvCalcStep = 0;

void invkine_CalWheelVector(ModuleID ID, float u, float v, float r){
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	ed87 0a02 	vstr	s0, [r7, #8]
 8001bac:	edc7 0a01 	vstr	s1, [r7, #4]
 8001bb0:	ed87 1a00 	vstr	s2, [r7]
 8001bb4:	73fb      	strb	r3, [r7, #15]
	pVectorCalXY pVectXY = swer_GetFuncHandle(ID);
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f000 fcdb 	bl	8002574 <swer_GetFuncHandle>
 8001bbe:	6178      	str	r0, [r7, #20]
	pVectXY(u,v,r);
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	ed97 1a00 	vldr	s2, [r7]
 8001bc6:	edd7 0a01 	vldr	s1, [r7, #4]
 8001bca:	ed97 0a02 	vldr	s0, [r7, #8]
 8001bce:	4798      	blx	r3
}
 8001bd0:	bf00      	nop
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <invkine_CalOptAngle>:

void invkine_CalOptAngle(ModuleID ID){
 8001bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bda:	b09d      	sub	sp, #116	; 0x74
 8001bdc:	af0a      	add	r7, sp, #40	; 0x28
 8001bde:	4603      	mov	r3, r0
 8001be0:	71fb      	strb	r3, [r7, #7]
	WheelVector vect = swer_GetWheelVector(ID);
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f000 fc59 	bl	800249c <swer_GetWheelVector>
 8001bea:	eeb0 7a40 	vmov.f32	s14, s0
 8001bee:	eef0 7a60 	vmov.f32	s15, s1
 8001bf2:	ed87 7a0f 	vstr	s14, [r7, #60]	; 0x3c
 8001bf6:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	Angle_Opt_Param angopt = swer_GetOptAngle(ID);
 8001bfa:	f107 030c 	add.w	r3, r7, #12
 8001bfe:	79fa      	ldrb	r2, [r7, #7]
 8001c00:	4611      	mov	r1, r2
 8001c02:	4618      	mov	r0, r3
 8001c04:	f000 fc96 	bl	8002534 <swer_GetOptAngle>
	angopt.Case1 = angopt_QuadrantCheckInput(vect.wheelVelX,vect.wheelVelY);
 8001c08:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001c0c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001c10:	eef0 0a47 	vmov.f32	s1, s14
 8001c14:	eeb0 0a67 	vmov.f32	s0, s15
 8001c18:	f7ff fda2 	bl	8001760 <angopt_QuadrantCheckInput>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	633b      	str	r3, [r7, #48]	; 0x30
	swer_SetOptAngle(ID, angopt);
 8001c20:	79fe      	ldrb	r6, [r7, #7]
 8001c22:	466d      	mov	r5, sp
 8001c24:	f107 0418 	add.w	r4, r7, #24
 8001c28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c30:	6823      	ldr	r3, [r4, #0]
 8001c32:	602b      	str	r3, [r5, #0]
 8001c34:	f107 030c 	add.w	r3, r7, #12
 8001c38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c3a:	4630      	mov	r0, r6
 8001c3c:	f000 fc54 	bl	80024e8 <swer_SetOptAngle>

	//------------------------------------------------------------------
	float rawAngle = atan2(vect.wheelVelY,vect.wheelVelX)*180.0/M_PI;
 8001c40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe fc80 	bl	8000548 <__aeabi_f2d>
 8001c48:	4604      	mov	r4, r0
 8001c4a:	460d      	mov	r5, r1
 8001c4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7fe fc7a 	bl	8000548 <__aeabi_f2d>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	ec43 2b11 	vmov	d1, r2, r3
 8001c5c:	ec45 4b10 	vmov	d0, r4, r5
 8001c60:	f00d f8d0 	bl	800ee04 <atan2>
 8001c64:	ec51 0b10 	vmov	r0, r1, d0
 8001c68:	f04f 0200 	mov.w	r2, #0
 8001c6c:	4b10      	ldr	r3, [pc, #64]	; (8001cb0 <invkine_CalOptAngle+0xd8>)
 8001c6e:	f7fe fcc3 	bl	80005f8 <__aeabi_dmul>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4610      	mov	r0, r2
 8001c78:	4619      	mov	r1, r3
 8001c7a:	a30b      	add	r3, pc, #44	; (adr r3, 8001ca8 <invkine_CalOptAngle+0xd0>)
 8001c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c80:	f7fe fde4 	bl	800084c <__aeabi_ddiv>
 8001c84:	4602      	mov	r2, r0
 8001c86:	460b      	mov	r3, r1
 8001c88:	4610      	mov	r0, r2
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	f7fe ff8c 	bl	8000ba8 <__aeabi_d2f>
 8001c90:	4603      	mov	r3, r0
 8001c92:	647b      	str	r3, [r7, #68]	; 0x44
	angopt_Cal(ID, rawAngle);
 8001c94:	79fb      	ldrb	r3, [r7, #7]
 8001c96:	ed97 0a11 	vldr	s0, [r7, #68]	; 0x44
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff fe7c 	bl	8001998 <angopt_Cal>
	//------------------------------------------------------------------

}
 8001ca0:	bf00      	nop
 8001ca2:	374c      	adds	r7, #76	; 0x4c
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ca8:	54442d18 	.word	0x54442d18
 8001cac:	400921fb 	.word	0x400921fb
 8001cb0:	40668000 	.word	0x40668000
 8001cb4:	00000000 	.word	0x00000000

08001cb8 <invkine_CalSpeedVectorControl>:

float invkine_CalSpeedVectorControl(ModuleID ID)
{
 8001cb8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001cbc:	b092      	sub	sp, #72	; 0x48
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	71fb      	strb	r3, [r7, #7]
	float temp;
	WheelVector vect = swer_GetWheelVector(ID);
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f000 fbe8 	bl	800249c <swer_GetWheelVector>
 8001ccc:	eeb0 7a40 	vmov.f32	s14, s0
 8001cd0:	eef0 7a60 	vmov.f32	s15, s1
 8001cd4:	ed87 7a0f 	vstr	s14, [r7, #60]	; 0x3c
 8001cd8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	Angle_Opt_Param angopt = swer_GetOptAngle(ID);
 8001cdc:	f107 030c 	add.w	r3, r7, #12
 8001ce0:	79fa      	ldrb	r2, [r7, #7]
 8001ce2:	4611      	mov	r1, r2
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f000 fc25 	bl	8002534 <swer_GetOptAngle>
	angopt_QuadRantCheckOutput(ID,angopt.currentAngle*M_PI/180);
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7fe fc2b 	bl	8000548 <__aeabi_f2d>
 8001cf2:	a336      	add	r3, pc, #216	; (adr r3, 8001dcc <invkine_CalSpeedVectorControl+0x114>)
 8001cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf8:	f7fe fc7e 	bl	80005f8 <__aeabi_dmul>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	4610      	mov	r0, r2
 8001d02:	4619      	mov	r1, r3
 8001d04:	f04f 0200 	mov.w	r2, #0
 8001d08:	4b2f      	ldr	r3, [pc, #188]	; (8001dc8 <invkine_CalSpeedVectorControl+0x110>)
 8001d0a:	f7fe fd9f 	bl	800084c <__aeabi_ddiv>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	460b      	mov	r3, r1
 8001d12:	4610      	mov	r0, r2
 8001d14:	4619      	mov	r1, r3
 8001d16:	f7fe ff47 	bl	8000ba8 <__aeabi_d2f>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	79fb      	ldrb	r3, [r7, #7]
 8001d1e:	ee00 2a10 	vmov	s0, r2
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff fddc 	bl	80018e0 <angopt_QuadRantCheckOutput>
	temp = (float)angopt.direct  * (sqrt(pow(vect.wheelVelX,2) + pow(vect.wheelVelY,2))) ;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	ee07 3a90 	vmov	s15, r3
 8001d2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d32:	ee17 0a90 	vmov	r0, s15
 8001d36:	f7fe fc07 	bl	8000548 <__aeabi_f2d>
 8001d3a:	4604      	mov	r4, r0
 8001d3c:	460d      	mov	r5, r1
 8001d3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7fe fc01 	bl	8000548 <__aeabi_f2d>
 8001d46:	4602      	mov	r2, r0
 8001d48:	460b      	mov	r3, r1
 8001d4a:	ed9f 1b1d 	vldr	d1, [pc, #116]	; 8001dc0 <invkine_CalSpeedVectorControl+0x108>
 8001d4e:	ec43 2b10 	vmov	d0, r2, r3
 8001d52:	f00d f859 	bl	800ee08 <pow>
 8001d56:	ec59 8b10 	vmov	r8, r9, d0
 8001d5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7fe fbf3 	bl	8000548 <__aeabi_f2d>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	ed9f 1b16 	vldr	d1, [pc, #88]	; 8001dc0 <invkine_CalSpeedVectorControl+0x108>
 8001d6a:	ec43 2b10 	vmov	d0, r2, r3
 8001d6e:	f00d f84b 	bl	800ee08 <pow>
 8001d72:	ec53 2b10 	vmov	r2, r3, d0
 8001d76:	4640      	mov	r0, r8
 8001d78:	4649      	mov	r1, r9
 8001d7a:	f7fe fa87 	bl	800028c <__adddf3>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	ec43 2b17 	vmov	d7, r2, r3
 8001d86:	eeb0 0a47 	vmov.f32	s0, s14
 8001d8a:	eef0 0a67 	vmov.f32	s1, s15
 8001d8e:	f00d f8ab 	bl	800eee8 <sqrt>
 8001d92:	ec53 2b10 	vmov	r2, r3, d0
 8001d96:	4620      	mov	r0, r4
 8001d98:	4629      	mov	r1, r5
 8001d9a:	f7fe fc2d 	bl	80005f8 <__aeabi_dmul>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	460b      	mov	r3, r1
 8001da2:	4610      	mov	r0, r2
 8001da4:	4619      	mov	r1, r3
 8001da6:	f7fe feff 	bl	8000ba8 <__aeabi_d2f>
 8001daa:	4603      	mov	r3, r0
 8001dac:	647b      	str	r3, [r7, #68]	; 0x44
	return temp;
 8001dae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001db0:	ee07 3a90 	vmov	s15, r3
}
 8001db4:	eeb0 0a67 	vmov.f32	s0, s15
 8001db8:	3748      	adds	r7, #72	; 0x48
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001dc0:	00000000 	.word	0x00000000
 8001dc4:	40000000 	.word	0x40000000
 8001dc8:	40668000 	.word	0x40668000
 8001dcc:	54442d18 	.word	0x54442d18
 8001dd0:	400921fb 	.word	0x400921fb

08001dd4 <invkine_Implementation>:

HAL_StatusTypeDef  invkine_Implementation(ModuleID ID, float u, float v, float r,void (*ptnCpltCallback)(ModuleID,float, float))
{
 8001dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dd6:	b09d      	sub	sp, #116	; 0x74
 8001dd8:	af0a      	add	r7, sp, #40	; 0x28
 8001dda:	4603      	mov	r3, r0
 8001ddc:	ed87 0a04 	vstr	s0, [r7, #16]
 8001de0:	edc7 0a03 	vstr	s1, [r7, #12]
 8001de4:	ed87 1a02 	vstr	s2, [r7, #8]
 8001de8:	6079      	str	r1, [r7, #4]
 8001dea:	75fb      	strb	r3, [r7, #23]
//	HAL_TIM_Base_Start(&htim10);
//	__HAL_TIM_SET_COUNTER(&htim10,0);
	static float velocity = 0;

	invkine_CalWheelVector(ID, u, v, r);
 8001dec:	7dfb      	ldrb	r3, [r7, #23]
 8001dee:	ed97 1a02 	vldr	s2, [r7, #8]
 8001df2:	edd7 0a03 	vldr	s1, [r7, #12]
 8001df6:	ed97 0a04 	vldr	s0, [r7, #16]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff fed0 	bl	8001ba0 <invkine_CalWheelVector>
	if(u == 0&&v==0&&r==0)__NOP();
 8001e00:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e04:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e0c:	d10f      	bne.n	8001e2e <invkine_Implementation+0x5a>
 8001e0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e12:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1a:	d108      	bne.n	8001e2e <invkine_Implementation+0x5a>
 8001e1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e20:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e28:	d101      	bne.n	8001e2e <invkine_Implementation+0x5a>
 8001e2a:	bf00      	nop
 8001e2c:	e003      	b.n	8001e36 <invkine_Implementation+0x62>
	else invkine_CalOptAngle(ID);
 8001e2e:	7dfb      	ldrb	r3, [r7, #23]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff fed1 	bl	8001bd8 <invkine_CalOptAngle>

	velocity = invkine_CalSpeedVectorControl(ID);
 8001e36:	7dfb      	ldrb	r3, [r7, #23]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff ff3d 	bl	8001cb8 <invkine_CalSpeedVectorControl>
 8001e3e:	eef0 7a40 	vmov.f32	s15, s0
 8001e42:	4b22      	ldr	r3, [pc, #136]	; (8001ecc <invkine_Implementation+0xf8>)
 8001e44:	edc3 7a00 	vstr	s15, [r3]
	Angle_Opt_Param angopt = swer_GetOptAngle(ID);
 8001e48:	f107 0318 	add.w	r3, r7, #24
 8001e4c:	7dfa      	ldrb	r2, [r7, #23]
 8001e4e:	4611      	mov	r1, r2
 8001e50:	4618      	mov	r0, r3
 8001e52:	f000 fb6f 	bl	8002534 <swer_GetOptAngle>
	if(u == 0&&v==0&&r==0)angopt.currentAngle= angopt.PreCurrAngle;
 8001e56:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e5a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e62:	d10f      	bne.n	8001e84 <invkine_Implementation+0xb0>
 8001e64:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e68:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e70:	d108      	bne.n	8001e84 <invkine_Implementation+0xb0>
 8001e72:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e76:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7e:	d101      	bne.n	8001e84 <invkine_Implementation+0xb0>
 8001e80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e82:	61fb      	str	r3, [r7, #28]
//	Count = __HAL_TIM_GET_COUNTER(&htim10);
//	HAL_TIM_Base_Stop(&htim10);
	ptnCpltCallback(ID,velocity,angopt.currentAngle);
 8001e84:	4b11      	ldr	r3, [pc, #68]	; (8001ecc <invkine_Implementation+0xf8>)
 8001e86:	edd3 7a00 	vldr	s15, [r3]
 8001e8a:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e8e:	7dfa      	ldrb	r2, [r7, #23]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	eef0 0a47 	vmov.f32	s1, s14
 8001e96:	eeb0 0a67 	vmov.f32	s0, s15
 8001e9a:	4610      	mov	r0, r2
 8001e9c:	4798      	blx	r3
	angopt.PreCurrAngle = angopt.currentAngle;
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	647b      	str	r3, [r7, #68]	; 0x44
	swer_SetOptAngle(ID, angopt);
 8001ea2:	7dfe      	ldrb	r6, [r7, #23]
 8001ea4:	466d      	mov	r5, sp
 8001ea6:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001eaa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001eac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001eae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001eb0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001eb2:	6823      	ldr	r3, [r4, #0]
 8001eb4:	602b      	str	r3, [r5, #0]
 8001eb6:	f107 0318 	add.w	r3, r7, #24
 8001eba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ebc:	4630      	mov	r0, r6
 8001ebe:	f000 fb13 	bl	80024e8 <swer_SetOptAngle>

	return HAL_OK;
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	374c      	adds	r7, #76	; 0x4c
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ecc:	200002c8 	.word	0x200002c8

08001ed0 <swer0_CalVector>:
#define DY3	-0.09428
#define DY1	-0.09428
#define DY2	0.18856

SwerveModuleParam swerParam[MAX_MODULE];
void swer0_CalVector(float u, float v, float r){
 8001ed0:	b480      	push	{r7}
 8001ed2:	b085      	sub	sp, #20
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	ed87 0a03 	vstr	s0, [r7, #12]
 8001eda:	edc7 0a02 	vstr	s1, [r7, #8]
 8001ede:	ed87 1a01 	vstr	s2, [r7, #4]
	__NOP();
 8001ee2:	bf00      	nop
}
 8001ee4:	bf00      	nop
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <swer1_CalVector>:
//	float alpha = (225)*M_PI/180;
//	vct.wheelVelX = cos(alpha)*(u + ROBOT_WIDTH_METER*r) - sin(alpha)*(v + ROBOT_LENGHT_METER*r);
//	vct.wheelVelY = sin(alpha)*(u + ROBOT_WIDTH_METER*r) + cos(alpha)*(v + ROBOT_LENGHT_METER*r);
//	swer_SetWheelVector(MODULE_ID_4, vct);
//}
void swer1_CalVector(float u, float v, float r){
 8001ef0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ef4:	b088      	sub	sp, #32
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	ed87 0a03 	vstr	s0, [r7, #12]
 8001efc:	edc7 0a02 	vstr	s1, [r7, #8]
 8001f00:	ed87 1a01 	vstr	s2, [r7, #4]
	WheelVector vct;
	float alpha = 180*M_PI/180;
 8001f04:	4b66      	ldr	r3, [pc, #408]	; (80020a0 <swer1_CalVector+0x1b0>)
 8001f06:	61fb      	str	r3, [r7, #28]
	vct.wheelVelX = cos(alpha)*(u - DY1*r) - sin(alpha)*(v + DX1*r);
 8001f08:	69f8      	ldr	r0, [r7, #28]
 8001f0a:	f7fe fb1d 	bl	8000548 <__aeabi_f2d>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	460b      	mov	r3, r1
 8001f12:	ec43 2b10 	vmov	d0, r2, r3
 8001f16:	f00d f813 	bl	800ef40 <cos>
 8001f1a:	ec59 8b10 	vmov	r8, r9, d0
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f7fe fb12 	bl	8000548 <__aeabi_f2d>
 8001f24:	4604      	mov	r4, r0
 8001f26:	460d      	mov	r5, r1
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f7fe fb0d 	bl	8000548 <__aeabi_f2d>
 8001f2e:	a358      	add	r3, pc, #352	; (adr r3, 8002090 <swer1_CalVector+0x1a0>)
 8001f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f34:	f7fe fb60 	bl	80005f8 <__aeabi_dmul>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4620      	mov	r0, r4
 8001f3e:	4629      	mov	r1, r5
 8001f40:	f7fe f9a4 	bl	800028c <__adddf3>
 8001f44:	4602      	mov	r2, r0
 8001f46:	460b      	mov	r3, r1
 8001f48:	4640      	mov	r0, r8
 8001f4a:	4649      	mov	r1, r9
 8001f4c:	f7fe fb54 	bl	80005f8 <__aeabi_dmul>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	4690      	mov	r8, r2
 8001f56:	4699      	mov	r9, r3
 8001f58:	69f8      	ldr	r0, [r7, #28]
 8001f5a:	f7fe faf5 	bl	8000548 <__aeabi_f2d>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	460b      	mov	r3, r1
 8001f62:	ec43 2b10 	vmov	d0, r2, r3
 8001f66:	f00d f83f 	bl	800efe8 <sin>
 8001f6a:	ec5b ab10 	vmov	sl, fp, d0
 8001f6e:	68b8      	ldr	r0, [r7, #8]
 8001f70:	f7fe faea 	bl	8000548 <__aeabi_f2d>
 8001f74:	4604      	mov	r4, r0
 8001f76:	460d      	mov	r5, r1
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f7fe fae5 	bl	8000548 <__aeabi_f2d>
 8001f7e:	a346      	add	r3, pc, #280	; (adr r3, 8002098 <swer1_CalVector+0x1a8>)
 8001f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f84:	f7fe fb38 	bl	80005f8 <__aeabi_dmul>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	4620      	mov	r0, r4
 8001f8e:	4629      	mov	r1, r5
 8001f90:	f7fe f97c 	bl	800028c <__adddf3>
 8001f94:	4602      	mov	r2, r0
 8001f96:	460b      	mov	r3, r1
 8001f98:	4650      	mov	r0, sl
 8001f9a:	4659      	mov	r1, fp
 8001f9c:	f7fe fb2c 	bl	80005f8 <__aeabi_dmul>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	4640      	mov	r0, r8
 8001fa6:	4649      	mov	r1, r9
 8001fa8:	f7fe f96e 	bl	8000288 <__aeabi_dsub>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	4610      	mov	r0, r2
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	f7fe fdf8 	bl	8000ba8 <__aeabi_d2f>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	617b      	str	r3, [r7, #20]
	vct.wheelVelY = sin(alpha)*(u - DY1*r) + cos(alpha)*(v + DX1*r);
 8001fbc:	69f8      	ldr	r0, [r7, #28]
 8001fbe:	f7fe fac3 	bl	8000548 <__aeabi_f2d>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	ec43 2b10 	vmov	d0, r2, r3
 8001fca:	f00d f80d 	bl	800efe8 <sin>
 8001fce:	ec59 8b10 	vmov	r8, r9, d0
 8001fd2:	68f8      	ldr	r0, [r7, #12]
 8001fd4:	f7fe fab8 	bl	8000548 <__aeabi_f2d>
 8001fd8:	4604      	mov	r4, r0
 8001fda:	460d      	mov	r5, r1
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7fe fab3 	bl	8000548 <__aeabi_f2d>
 8001fe2:	a32b      	add	r3, pc, #172	; (adr r3, 8002090 <swer1_CalVector+0x1a0>)
 8001fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe8:	f7fe fb06 	bl	80005f8 <__aeabi_dmul>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4620      	mov	r0, r4
 8001ff2:	4629      	mov	r1, r5
 8001ff4:	f7fe f94a 	bl	800028c <__adddf3>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4640      	mov	r0, r8
 8001ffe:	4649      	mov	r1, r9
 8002000:	f7fe fafa 	bl	80005f8 <__aeabi_dmul>
 8002004:	4602      	mov	r2, r0
 8002006:	460b      	mov	r3, r1
 8002008:	4690      	mov	r8, r2
 800200a:	4699      	mov	r9, r3
 800200c:	69f8      	ldr	r0, [r7, #28]
 800200e:	f7fe fa9b 	bl	8000548 <__aeabi_f2d>
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	ec43 2b10 	vmov	d0, r2, r3
 800201a:	f00c ff91 	bl	800ef40 <cos>
 800201e:	ec5b ab10 	vmov	sl, fp, d0
 8002022:	68b8      	ldr	r0, [r7, #8]
 8002024:	f7fe fa90 	bl	8000548 <__aeabi_f2d>
 8002028:	4604      	mov	r4, r0
 800202a:	460d      	mov	r5, r1
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f7fe fa8b 	bl	8000548 <__aeabi_f2d>
 8002032:	a319      	add	r3, pc, #100	; (adr r3, 8002098 <swer1_CalVector+0x1a8>)
 8002034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002038:	f7fe fade 	bl	80005f8 <__aeabi_dmul>
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	4620      	mov	r0, r4
 8002042:	4629      	mov	r1, r5
 8002044:	f7fe f922 	bl	800028c <__adddf3>
 8002048:	4602      	mov	r2, r0
 800204a:	460b      	mov	r3, r1
 800204c:	4650      	mov	r0, sl
 800204e:	4659      	mov	r1, fp
 8002050:	f7fe fad2 	bl	80005f8 <__aeabi_dmul>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	4640      	mov	r0, r8
 800205a:	4649      	mov	r1, r9
 800205c:	f7fe f916 	bl	800028c <__adddf3>
 8002060:	4602      	mov	r2, r0
 8002062:	460b      	mov	r3, r1
 8002064:	4610      	mov	r0, r2
 8002066:	4619      	mov	r1, r3
 8002068:	f7fe fd9e 	bl	8000ba8 <__aeabi_d2f>
 800206c:	4603      	mov	r3, r0
 800206e:	61bb      	str	r3, [r7, #24]
	swer_SetWheelVector(MODULE_ID_1, vct);
 8002070:	ed97 7a05 	vldr	s14, [r7, #20]
 8002074:	edd7 7a06 	vldr	s15, [r7, #24]
 8002078:	eeb0 0a47 	vmov.f32	s0, s14
 800207c:	eef0 0a67 	vmov.f32	s1, s15
 8002080:	2001      	movs	r0, #1
 8002082:	f000 f9e7 	bl	8002454 <swer_SetWheelVector>
}
 8002086:	bf00      	nop
 8002088:	3720      	adds	r7, #32
 800208a:	46bd      	mov	sp, r7
 800208c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002090:	ecaab8a6 	.word	0xecaab8a6
 8002094:	3fb822bb 	.word	0x3fb822bb
 8002098:	f1800a7c 	.word	0xf1800a7c
 800209c:	bfd21a0c 	.word	0xbfd21a0c
 80020a0:	40490fdb 	.word	0x40490fdb
 80020a4:	00000000 	.word	0x00000000

080020a8 <swer2_CalVector>:

void swer2_CalVector(float u, float v, float r){
 80020a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80020ac:	b088      	sub	sp, #32
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	ed87 0a03 	vstr	s0, [r7, #12]
 80020b4:	edc7 0a02 	vstr	s1, [r7, #8]
 80020b8:	ed87 1a01 	vstr	s2, [r7, #4]
	WheelVector vct;
	float alpha = -90*M_PI/180;
 80020bc:	4b60      	ldr	r3, [pc, #384]	; (8002240 <swer2_CalVector+0x198>)
 80020be:	61fb      	str	r3, [r7, #28]
	vct.wheelVelX = cos(alpha)*(u - DY2*r) - sin(alpha)*(v + DX2*r);
 80020c0:	69f8      	ldr	r0, [r7, #28]
 80020c2:	f7fe fa41 	bl	8000548 <__aeabi_f2d>
 80020c6:	4602      	mov	r2, r0
 80020c8:	460b      	mov	r3, r1
 80020ca:	ec43 2b10 	vmov	d0, r2, r3
 80020ce:	f00c ff37 	bl	800ef40 <cos>
 80020d2:	ec59 8b10 	vmov	r8, r9, d0
 80020d6:	68f8      	ldr	r0, [r7, #12]
 80020d8:	f7fe fa36 	bl	8000548 <__aeabi_f2d>
 80020dc:	4604      	mov	r4, r0
 80020de:	460d      	mov	r5, r1
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f7fe fa31 	bl	8000548 <__aeabi_f2d>
 80020e6:	a354      	add	r3, pc, #336	; (adr r3, 8002238 <swer2_CalVector+0x190>)
 80020e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ec:	f7fe fa84 	bl	80005f8 <__aeabi_dmul>
 80020f0:	4602      	mov	r2, r0
 80020f2:	460b      	mov	r3, r1
 80020f4:	4620      	mov	r0, r4
 80020f6:	4629      	mov	r1, r5
 80020f8:	f7fe f8c6 	bl	8000288 <__aeabi_dsub>
 80020fc:	4602      	mov	r2, r0
 80020fe:	460b      	mov	r3, r1
 8002100:	4640      	mov	r0, r8
 8002102:	4649      	mov	r1, r9
 8002104:	f7fe fa78 	bl	80005f8 <__aeabi_dmul>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	4614      	mov	r4, r2
 800210e:	461d      	mov	r5, r3
 8002110:	69f8      	ldr	r0, [r7, #28]
 8002112:	f7fe fa19 	bl	8000548 <__aeabi_f2d>
 8002116:	4602      	mov	r2, r0
 8002118:	460b      	mov	r3, r1
 800211a:	ec43 2b10 	vmov	d0, r2, r3
 800211e:	f00c ff63 	bl	800efe8 <sin>
 8002122:	ec59 8b10 	vmov	r8, r9, d0
 8002126:	edd7 7a01 	vldr	s15, [r7, #4]
 800212a:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8002244 <swer2_CalVector+0x19c>
 800212e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002132:	edd7 7a02 	vldr	s15, [r7, #8]
 8002136:	ee77 7a27 	vadd.f32	s15, s14, s15
 800213a:	ee17 0a90 	vmov	r0, s15
 800213e:	f7fe fa03 	bl	8000548 <__aeabi_f2d>
 8002142:	4602      	mov	r2, r0
 8002144:	460b      	mov	r3, r1
 8002146:	4640      	mov	r0, r8
 8002148:	4649      	mov	r1, r9
 800214a:	f7fe fa55 	bl	80005f8 <__aeabi_dmul>
 800214e:	4602      	mov	r2, r0
 8002150:	460b      	mov	r3, r1
 8002152:	4620      	mov	r0, r4
 8002154:	4629      	mov	r1, r5
 8002156:	f7fe f897 	bl	8000288 <__aeabi_dsub>
 800215a:	4602      	mov	r2, r0
 800215c:	460b      	mov	r3, r1
 800215e:	4610      	mov	r0, r2
 8002160:	4619      	mov	r1, r3
 8002162:	f7fe fd21 	bl	8000ba8 <__aeabi_d2f>
 8002166:	4603      	mov	r3, r0
 8002168:	617b      	str	r3, [r7, #20]
	vct.wheelVelY = sin(alpha)*(u - DY2*r) + cos(alpha)*(v + DX2*r);
 800216a:	69f8      	ldr	r0, [r7, #28]
 800216c:	f7fe f9ec 	bl	8000548 <__aeabi_f2d>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	ec43 2b10 	vmov	d0, r2, r3
 8002178:	f00c ff36 	bl	800efe8 <sin>
 800217c:	ec59 8b10 	vmov	r8, r9, d0
 8002180:	68f8      	ldr	r0, [r7, #12]
 8002182:	f7fe f9e1 	bl	8000548 <__aeabi_f2d>
 8002186:	4604      	mov	r4, r0
 8002188:	460d      	mov	r5, r1
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f7fe f9dc 	bl	8000548 <__aeabi_f2d>
 8002190:	a329      	add	r3, pc, #164	; (adr r3, 8002238 <swer2_CalVector+0x190>)
 8002192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002196:	f7fe fa2f 	bl	80005f8 <__aeabi_dmul>
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	4620      	mov	r0, r4
 80021a0:	4629      	mov	r1, r5
 80021a2:	f7fe f871 	bl	8000288 <__aeabi_dsub>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4640      	mov	r0, r8
 80021ac:	4649      	mov	r1, r9
 80021ae:	f7fe fa23 	bl	80005f8 <__aeabi_dmul>
 80021b2:	4602      	mov	r2, r0
 80021b4:	460b      	mov	r3, r1
 80021b6:	4614      	mov	r4, r2
 80021b8:	461d      	mov	r5, r3
 80021ba:	69f8      	ldr	r0, [r7, #28]
 80021bc:	f7fe f9c4 	bl	8000548 <__aeabi_f2d>
 80021c0:	4602      	mov	r2, r0
 80021c2:	460b      	mov	r3, r1
 80021c4:	ec43 2b10 	vmov	d0, r2, r3
 80021c8:	f00c feba 	bl	800ef40 <cos>
 80021cc:	ec59 8b10 	vmov	r8, r9, d0
 80021d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80021d4:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002244 <swer2_CalVector+0x19c>
 80021d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80021dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80021e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021e4:	ee17 0a90 	vmov	r0, s15
 80021e8:	f7fe f9ae 	bl	8000548 <__aeabi_f2d>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	4640      	mov	r0, r8
 80021f2:	4649      	mov	r1, r9
 80021f4:	f7fe fa00 	bl	80005f8 <__aeabi_dmul>
 80021f8:	4602      	mov	r2, r0
 80021fa:	460b      	mov	r3, r1
 80021fc:	4620      	mov	r0, r4
 80021fe:	4629      	mov	r1, r5
 8002200:	f7fe f844 	bl	800028c <__adddf3>
 8002204:	4602      	mov	r2, r0
 8002206:	460b      	mov	r3, r1
 8002208:	4610      	mov	r0, r2
 800220a:	4619      	mov	r1, r3
 800220c:	f7fe fccc 	bl	8000ba8 <__aeabi_d2f>
 8002210:	4603      	mov	r3, r0
 8002212:	61bb      	str	r3, [r7, #24]
	swer_SetWheelVector(MODULE_ID_2, vct);
 8002214:	ed97 7a05 	vldr	s14, [r7, #20]
 8002218:	edd7 7a06 	vldr	s15, [r7, #24]
 800221c:	eeb0 0a47 	vmov.f32	s0, s14
 8002220:	eef0 0a67 	vmov.f32	s1, s15
 8002224:	2002      	movs	r0, #2
 8002226:	f000 f915 	bl	8002454 <swer_SetWheelVector>
}
 800222a:	bf00      	nop
 800222c:	3720      	adds	r7, #32
 800222e:	46bd      	mov	sp, r7
 8002230:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002234:	f3af 8000 	nop.w
 8002238:	ecaab8a6 	.word	0xecaab8a6
 800223c:	3fc822bb 	.word	0x3fc822bb
 8002240:	bfc90fdb 	.word	0xbfc90fdb
 8002244:	00000000 	.word	0x00000000

08002248 <swer3_CalVector>:

void swer3_CalVector(float u, float v, float r){
 8002248:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800224c:	b088      	sub	sp, #32
 800224e:	af00      	add	r7, sp, #0
 8002250:	ed87 0a03 	vstr	s0, [r7, #12]
 8002254:	edc7 0a02 	vstr	s1, [r7, #8]
 8002258:	ed87 1a01 	vstr	s2, [r7, #4]
	WheelVector vct;
	float alpha = 180*M_PI/180;
 800225c:	4b66      	ldr	r3, [pc, #408]	; (80023f8 <swer3_CalVector+0x1b0>)
 800225e:	61fb      	str	r3, [r7, #28]
	vct.wheelVelX = cos(alpha)*(u - DY3*r) - sin(alpha)*(v + DX3*r);
 8002260:	69f8      	ldr	r0, [r7, #28]
 8002262:	f7fe f971 	bl	8000548 <__aeabi_f2d>
 8002266:	4602      	mov	r2, r0
 8002268:	460b      	mov	r3, r1
 800226a:	ec43 2b10 	vmov	d0, r2, r3
 800226e:	f00c fe67 	bl	800ef40 <cos>
 8002272:	ec59 8b10 	vmov	r8, r9, d0
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	f7fe f966 	bl	8000548 <__aeabi_f2d>
 800227c:	4604      	mov	r4, r0
 800227e:	460d      	mov	r5, r1
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f7fe f961 	bl	8000548 <__aeabi_f2d>
 8002286:	a358      	add	r3, pc, #352	; (adr r3, 80023e8 <swer3_CalVector+0x1a0>)
 8002288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800228c:	f7fe f9b4 	bl	80005f8 <__aeabi_dmul>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	4620      	mov	r0, r4
 8002296:	4629      	mov	r1, r5
 8002298:	f7fd fff8 	bl	800028c <__adddf3>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4640      	mov	r0, r8
 80022a2:	4649      	mov	r1, r9
 80022a4:	f7fe f9a8 	bl	80005f8 <__aeabi_dmul>
 80022a8:	4602      	mov	r2, r0
 80022aa:	460b      	mov	r3, r1
 80022ac:	4690      	mov	r8, r2
 80022ae:	4699      	mov	r9, r3
 80022b0:	69f8      	ldr	r0, [r7, #28]
 80022b2:	f7fe f949 	bl	8000548 <__aeabi_f2d>
 80022b6:	4602      	mov	r2, r0
 80022b8:	460b      	mov	r3, r1
 80022ba:	ec43 2b10 	vmov	d0, r2, r3
 80022be:	f00c fe93 	bl	800efe8 <sin>
 80022c2:	ec5b ab10 	vmov	sl, fp, d0
 80022c6:	68b8      	ldr	r0, [r7, #8]
 80022c8:	f7fe f93e 	bl	8000548 <__aeabi_f2d>
 80022cc:	4604      	mov	r4, r0
 80022ce:	460d      	mov	r5, r1
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f7fe f939 	bl	8000548 <__aeabi_f2d>
 80022d6:	a346      	add	r3, pc, #280	; (adr r3, 80023f0 <swer3_CalVector+0x1a8>)
 80022d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022dc:	f7fe f98c 	bl	80005f8 <__aeabi_dmul>
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	4620      	mov	r0, r4
 80022e6:	4629      	mov	r1, r5
 80022e8:	f7fd ffd0 	bl	800028c <__adddf3>
 80022ec:	4602      	mov	r2, r0
 80022ee:	460b      	mov	r3, r1
 80022f0:	4650      	mov	r0, sl
 80022f2:	4659      	mov	r1, fp
 80022f4:	f7fe f980 	bl	80005f8 <__aeabi_dmul>
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	4640      	mov	r0, r8
 80022fe:	4649      	mov	r1, r9
 8002300:	f7fd ffc2 	bl	8000288 <__aeabi_dsub>
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	4610      	mov	r0, r2
 800230a:	4619      	mov	r1, r3
 800230c:	f7fe fc4c 	bl	8000ba8 <__aeabi_d2f>
 8002310:	4603      	mov	r3, r0
 8002312:	617b      	str	r3, [r7, #20]
	vct.wheelVelY = sin(alpha)*(u - DY3*r) + cos(alpha)*(v + DX3*r);
 8002314:	69f8      	ldr	r0, [r7, #28]
 8002316:	f7fe f917 	bl	8000548 <__aeabi_f2d>
 800231a:	4602      	mov	r2, r0
 800231c:	460b      	mov	r3, r1
 800231e:	ec43 2b10 	vmov	d0, r2, r3
 8002322:	f00c fe61 	bl	800efe8 <sin>
 8002326:	ec59 8b10 	vmov	r8, r9, d0
 800232a:	68f8      	ldr	r0, [r7, #12]
 800232c:	f7fe f90c 	bl	8000548 <__aeabi_f2d>
 8002330:	4604      	mov	r4, r0
 8002332:	460d      	mov	r5, r1
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f7fe f907 	bl	8000548 <__aeabi_f2d>
 800233a:	a32b      	add	r3, pc, #172	; (adr r3, 80023e8 <swer3_CalVector+0x1a0>)
 800233c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002340:	f7fe f95a 	bl	80005f8 <__aeabi_dmul>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
 8002348:	4620      	mov	r0, r4
 800234a:	4629      	mov	r1, r5
 800234c:	f7fd ff9e 	bl	800028c <__adddf3>
 8002350:	4602      	mov	r2, r0
 8002352:	460b      	mov	r3, r1
 8002354:	4640      	mov	r0, r8
 8002356:	4649      	mov	r1, r9
 8002358:	f7fe f94e 	bl	80005f8 <__aeabi_dmul>
 800235c:	4602      	mov	r2, r0
 800235e:	460b      	mov	r3, r1
 8002360:	4690      	mov	r8, r2
 8002362:	4699      	mov	r9, r3
 8002364:	69f8      	ldr	r0, [r7, #28]
 8002366:	f7fe f8ef 	bl	8000548 <__aeabi_f2d>
 800236a:	4602      	mov	r2, r0
 800236c:	460b      	mov	r3, r1
 800236e:	ec43 2b10 	vmov	d0, r2, r3
 8002372:	f00c fde5 	bl	800ef40 <cos>
 8002376:	ec5b ab10 	vmov	sl, fp, d0
 800237a:	68b8      	ldr	r0, [r7, #8]
 800237c:	f7fe f8e4 	bl	8000548 <__aeabi_f2d>
 8002380:	4604      	mov	r4, r0
 8002382:	460d      	mov	r5, r1
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f7fe f8df 	bl	8000548 <__aeabi_f2d>
 800238a:	a319      	add	r3, pc, #100	; (adr r3, 80023f0 <swer3_CalVector+0x1a8>)
 800238c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002390:	f7fe f932 	bl	80005f8 <__aeabi_dmul>
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	4620      	mov	r0, r4
 800239a:	4629      	mov	r1, r5
 800239c:	f7fd ff76 	bl	800028c <__adddf3>
 80023a0:	4602      	mov	r2, r0
 80023a2:	460b      	mov	r3, r1
 80023a4:	4650      	mov	r0, sl
 80023a6:	4659      	mov	r1, fp
 80023a8:	f7fe f926 	bl	80005f8 <__aeabi_dmul>
 80023ac:	4602      	mov	r2, r0
 80023ae:	460b      	mov	r3, r1
 80023b0:	4640      	mov	r0, r8
 80023b2:	4649      	mov	r1, r9
 80023b4:	f7fd ff6a 	bl	800028c <__adddf3>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	4610      	mov	r0, r2
 80023be:	4619      	mov	r1, r3
 80023c0:	f7fe fbf2 	bl	8000ba8 <__aeabi_d2f>
 80023c4:	4603      	mov	r3, r0
 80023c6:	61bb      	str	r3, [r7, #24]
	swer_SetWheelVector(MODULE_ID_3, vct);
 80023c8:	ed97 7a05 	vldr	s14, [r7, #20]
 80023cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80023d0:	eeb0 0a47 	vmov.f32	s0, s14
 80023d4:	eef0 0a67 	vmov.f32	s1, s15
 80023d8:	2003      	movs	r0, #3
 80023da:	f000 f83b 	bl	8002454 <swer_SetWheelVector>
}
 80023de:	bf00      	nop
 80023e0:	3720      	adds	r7, #32
 80023e2:	46bd      	mov	sp, r7
 80023e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023e8:	ecaab8a6 	.word	0xecaab8a6
 80023ec:	3fb822bb 	.word	0x3fb822bb
 80023f0:	f1800a7c 	.word	0xf1800a7c
 80023f4:	3fd21a0c 	.word	0x3fd21a0c
 80023f8:	40490fdb 	.word	0x40490fdb

080023fc <swer_Init>:

void swer_Init(){
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
	swerParam[0].pVctXY = &swer0_CalVector;
 8002400:	4b0f      	ldr	r3, [pc, #60]	; (8002440 <swer_Init+0x44>)
 8002402:	4a10      	ldr	r2, [pc, #64]	; (8002444 <swer_Init+0x48>)
 8002404:	639a      	str	r2, [r3, #56]	; 0x38
	swerParam[MODULE_ID_1].pVctXY = &swer1_CalVector;
 8002406:	4b0e      	ldr	r3, [pc, #56]	; (8002440 <swer_Init+0x44>)
 8002408:	4a0f      	ldr	r2, [pc, #60]	; (8002448 <swer_Init+0x4c>)
 800240a:	675a      	str	r2, [r3, #116]	; 0x74
	swerParam[MODULE_ID_2].pVctXY = &swer2_CalVector;
 800240c:	4b0c      	ldr	r3, [pc, #48]	; (8002440 <swer_Init+0x44>)
 800240e:	4a0f      	ldr	r2, [pc, #60]	; (800244c <swer_Init+0x50>)
 8002410:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	swerParam[MODULE_ID_3].pVctXY = &swer3_CalVector;
 8002414:	4b0a      	ldr	r3, [pc, #40]	; (8002440 <swer_Init+0x44>)
 8002416:	4a0e      	ldr	r2, [pc, #56]	; (8002450 <swer_Init+0x54>)
 8002418:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

	swerParam[MODULE_ID_1].angleOpt.direct =
	swerParam[MODULE_ID_2].angleOpt.direct =
	swerParam[MODULE_ID_3].angleOpt.direct = 1;
 800241c:	4b08      	ldr	r3, [pc, #32]	; (8002440 <swer_Init+0x44>)
 800241e:	2201      	movs	r2, #1
 8002420:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 8002424:	4b06      	ldr	r3, [pc, #24]	; (8002440 <swer_Init+0x44>)
 8002426:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
	swerParam[MODULE_ID_2].angleOpt.direct =
 800242a:	4a05      	ldr	r2, [pc, #20]	; (8002440 <swer_Init+0x44>)
 800242c:	6793      	str	r3, [r2, #120]	; 0x78
 800242e:	4b04      	ldr	r3, [pc, #16]	; (8002440 <swer_Init+0x44>)
 8002430:	6f9b      	ldr	r3, [r3, #120]	; 0x78
	swerParam[MODULE_ID_1].angleOpt.direct =
 8002432:	4a03      	ldr	r2, [pc, #12]	; (8002440 <swer_Init+0x44>)
 8002434:	63d3      	str	r3, [r2, #60]	; 0x3c

}
 8002436:	bf00      	nop
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	200002cc 	.word	0x200002cc
 8002444:	08001ed1 	.word	0x08001ed1
 8002448:	08001ef1 	.word	0x08001ef1
 800244c:	080020a9 	.word	0x080020a9
 8002450:	08002249 	.word	0x08002249

08002454 <swer_SetWheelVector>:


void swer_SetWheelVector(ModuleID ID,WheelVector vct){swerParam[ID].vct = vct;}
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	eeb0 7a40 	vmov.f32	s14, s0
 8002460:	eef0 7a60 	vmov.f32	s15, s1
 8002464:	73fb      	strb	r3, [r7, #15]
 8002466:	ed87 7a01 	vstr	s14, [r7, #4]
 800246a:	edc7 7a02 	vstr	s15, [r7, #8]
 800246e:	7bfa      	ldrb	r2, [r7, #15]
 8002470:	4909      	ldr	r1, [pc, #36]	; (8002498 <swer_SetWheelVector+0x44>)
 8002472:	4613      	mov	r3, r2
 8002474:	011b      	lsls	r3, r3, #4
 8002476:	1a9b      	subs	r3, r3, r2
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	440b      	add	r3, r1
 800247c:	3330      	adds	r3, #48	; 0x30
 800247e:	461a      	mov	r2, r3
 8002480:	1d3b      	adds	r3, r7, #4
 8002482:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002486:	e882 0003 	stmia.w	r2, {r0, r1}
 800248a:	bf00      	nop
 800248c:	3714      	adds	r7, #20
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	200002cc 	.word	0x200002cc

0800249c <swer_GetWheelVector>:
WheelVector swer_GetWheelVector(ModuleID ID){return swerParam[ID].vct;}
 800249c:	b480      	push	{r7}
 800249e:	b087      	sub	sp, #28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	4603      	mov	r3, r0
 80024a4:	73fb      	strb	r3, [r7, #15]
 80024a6:	7bfa      	ldrb	r2, [r7, #15]
 80024a8:	490e      	ldr	r1, [pc, #56]	; (80024e4 <swer_GetWheelVector+0x48>)
 80024aa:	4613      	mov	r3, r2
 80024ac:	011b      	lsls	r3, r3, #4
 80024ae:	1a9b      	subs	r3, r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	440b      	add	r3, r1
 80024b4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80024b8:	f107 0310 	add.w	r3, r7, #16
 80024bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024c0:	e883 0003 	stmia.w	r3, {r0, r1}
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	ee07 2a10 	vmov	s14, r2
 80024cc:	ee07 3a90 	vmov	s15, r3
 80024d0:	eeb0 0a47 	vmov.f32	s0, s14
 80024d4:	eef0 0a67 	vmov.f32	s1, s15
 80024d8:	371c      	adds	r7, #28
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	200002cc 	.word	0x200002cc

080024e8 <swer_SetOptAngle>:
void swer_SetOptAngle(ModuleID ID,Angle_Opt_Param angleOpt){swerParam[ID].angleOpt = angleOpt;}
 80024e8:	b084      	sub	sp, #16
 80024ea:	b4b0      	push	{r4, r5, r7}
 80024ec:	b083      	sub	sp, #12
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	4604      	mov	r4, r0
 80024f2:	f107 001c 	add.w	r0, r7, #28
 80024f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80024fa:	4623      	mov	r3, r4
 80024fc:	71fb      	strb	r3, [r7, #7]
 80024fe:	79fa      	ldrb	r2, [r7, #7]
 8002500:	490b      	ldr	r1, [pc, #44]	; (8002530 <swer_SetOptAngle+0x48>)
 8002502:	4613      	mov	r3, r2
 8002504:	011b      	lsls	r3, r3, #4
 8002506:	1a9b      	subs	r3, r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	440b      	add	r3, r1
 800250c:	461d      	mov	r5, r3
 800250e:	f107 041c 	add.w	r4, r7, #28
 8002512:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002514:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002516:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002518:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800251a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800251e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002522:	bf00      	nop
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	bcb0      	pop	{r4, r5, r7}
 800252a:	b004      	add	sp, #16
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	200002cc 	.word	0x200002cc

08002534 <swer_GetOptAngle>:
Angle_Opt_Param swer_GetOptAngle(ModuleID ID){return swerParam[ID].angleOpt;}
 8002534:	b4b0      	push	{r4, r5, r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	460b      	mov	r3, r1
 800253e:	70fb      	strb	r3, [r7, #3]
 8002540:	78fa      	ldrb	r2, [r7, #3]
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	490a      	ldr	r1, [pc, #40]	; (8002570 <swer_GetOptAngle+0x3c>)
 8002546:	4613      	mov	r3, r2
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	1a9b      	subs	r3, r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	440b      	add	r3, r1
 8002550:	4604      	mov	r4, r0
 8002552:	461d      	mov	r5, r3
 8002554:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002556:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002558:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800255a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800255c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002560:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	bcb0      	pop	{r4, r5, r7}
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	200002cc 	.word	0x200002cc

08002574 <swer_GetFuncHandle>:
pVectorCalXY swer_GetFuncHandle(ModuleID ID){return *swerParam[ID].pVctXY;}
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	71fb      	strb	r3, [r7, #7]
 800257e:	79fa      	ldrb	r2, [r7, #7]
 8002580:	4906      	ldr	r1, [pc, #24]	; (800259c <swer_GetFuncHandle+0x28>)
 8002582:	4613      	mov	r3, r2
 8002584:	011b      	lsls	r3, r3, #4
 8002586:	1a9b      	subs	r3, r3, r2
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	440b      	add	r3, r1
 800258c:	3338      	adds	r3, #56	; 0x38
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4618      	mov	r0, r3
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	200002cc 	.word	0x200002cc

080025a0 <canctrl_RxHeaderGetModeID>:
#define TARGET_FLAG_GROUP canEvent
void canctrl_SetFlag(CAN_MODE_ID e){SETFLAG(TARGET_FLAG_GROUP,e);}
bool canctrl_CheckFlag(CAN_MODE_ID e){return CHECKFLAG(TARGET_FLAG_GROUP,e);}
void canctrl_ClearFlag(CAN_MODE_ID e){CLEARFLAG(TARGET_FLAG_GROUP,e);}
uint32_t canctrl_GetEvent(){return canEvent;}
CAN_MODE_ID canctrl_RxHeaderGetModeID(){return rxHeader.StdId & 0x0f;}
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	4b05      	ldr	r3, [pc, #20]	; (80025bc <canctrl_RxHeaderGetModeID+0x1c>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	f003 030f 	and.w	r3, r3, #15
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	4618      	mov	r0, r3
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	200003e0 	.word	0x200003e0

080025c0 <canctrl_SetTargetDevice>:
void canctrl_SetTargetDevice(CAN_DEVICE_ID dev){ canctrl_SetID(dev << CAN_DEVICE_POS);}
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	71fb      	strb	r3, [r7, #7]
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	021b      	lsls	r3, r3, #8
 80025ce:	4618      	mov	r0, r3
 80025d0:	f000 f86c 	bl	80026ac <canctrl_SetID>
 80025d4:	bf00      	nop
 80025d6:	3708      	adds	r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <canctrl_GetRxHeader>:
CAN_RxHeaderTypeDef canctrl_GetRxHeader(){return rxHeader;}
 80025dc:	b4b0      	push	{r4, r5, r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a07      	ldr	r2, [pc, #28]	; (8002604 <canctrl_GetRxHeader+0x28>)
 80025e8:	461c      	mov	r4, r3
 80025ea:	4615      	mov	r5, r2
 80025ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80025f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bcb0      	pop	{r4, r5, r7}
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	200003e0 	.word	0x200003e0

08002608 <canctrl_RTR_SetToData>:
void canctrl_RTR_SetToData(){txHeader.RTR = CAN_RTR_DATA;}
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
 800260c:	4b03      	ldr	r3, [pc, #12]	; (800261c <canctrl_RTR_SetToData+0x14>)
 800260e:	2200      	movs	r2, #0
 8002610:	60da      	str	r2, [r3, #12]
 8002612:	bf00      	nop
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	200003c8 	.word	0x200003c8

08002620 <canctrl_RTR_TxRequest>:
void canctrl_RTR_SetToRemote(){txHeader.RTR = CAN_RTR_REMOTE;}

HAL_StatusTypeDef canctrl_RTR_TxRequest(CAN_HandleTypeDef *can, CAN_DEVICE_ID targetID, CAN_MODE_ID modeID)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	460b      	mov	r3, r1
 800262a:	70fb      	strb	r3, [r7, #3]
 800262c:	4613      	mov	r3, r2
 800262e:	70bb      	strb	r3, [r7, #2]
	if(!can) return HAL_ERROR;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d101      	bne.n	800263a <canctrl_RTR_TxRequest+0x1a>
 8002636:	2301      	movs	r3, #1
 8002638:	e02d      	b.n	8002696 <canctrl_RTR_TxRequest+0x76>
	if(!HAL_CAN_GetTxMailboxesFreeLevel(can)) return HAL_BUSY;
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f003 fc3b 	bl	8005eb6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <canctrl_RTR_TxRequest+0x2a>
 8002646:	2302      	movs	r3, #2
 8002648:	e025      	b.n	8002696 <canctrl_RTR_TxRequest+0x76>
	HAL_StatusTypeDef err = HAL_OK;
 800264a:	2300      	movs	r3, #0
 800264c:	73fb      	strb	r3, [r7, #15]
	txHeader.DLC = 0;
 800264e:	4b14      	ldr	r3, [pc, #80]	; (80026a0 <canctrl_RTR_TxRequest+0x80>)
 8002650:	2200      	movs	r2, #0
 8002652:	611a      	str	r2, [r3, #16]
	txHeader.RTR = CAN_RTR_REMOTE;
 8002654:	4b12      	ldr	r3, [pc, #72]	; (80026a0 <canctrl_RTR_TxRequest+0x80>)
 8002656:	2202      	movs	r2, #2
 8002658:	60da      	str	r2, [r3, #12]
	txHeader.StdId = modeID;
 800265a:	78bb      	ldrb	r3, [r7, #2]
 800265c:	4a10      	ldr	r2, [pc, #64]	; (80026a0 <canctrl_RTR_TxRequest+0x80>)
 800265e:	6013      	str	r3, [r2, #0]
	txHeader.IDE = CAN_ID_STD;
 8002660:	4b0f      	ldr	r3, [pc, #60]	; (80026a0 <canctrl_RTR_TxRequest+0x80>)
 8002662:	2200      	movs	r2, #0
 8002664:	609a      	str	r2, [r3, #8]
	if(targetID) canctrl_SetTargetDevice(targetID);
 8002666:	78fb      	ldrb	r3, [r7, #3]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d003      	beq.n	8002674 <canctrl_RTR_TxRequest+0x54>
 800266c:	78fb      	ldrb	r3, [r7, #3]
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff ffa6 	bl	80025c0 <canctrl_SetTargetDevice>
	err = HAL_CAN_AddTxMessage(can, &txHeader, txData, txMailBox);
 8002674:	4b0b      	ldr	r3, [pc, #44]	; (80026a4 <canctrl_RTR_TxRequest+0x84>)
 8002676:	4a0c      	ldr	r2, [pc, #48]	; (80026a8 <canctrl_RTR_TxRequest+0x88>)
 8002678:	4909      	ldr	r1, [pc, #36]	; (80026a0 <canctrl_RTR_TxRequest+0x80>)
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f003 fb40 	bl	8005d00 <HAL_CAN_AddTxMessage>
 8002680:	4603      	mov	r3, r0
 8002682:	73fb      	strb	r3, [r7, #15]
	memset(txData,0,sizeof(txData));
 8002684:	2208      	movs	r2, #8
 8002686:	2100      	movs	r1, #0
 8002688:	4807      	ldr	r0, [pc, #28]	; (80026a8 <canctrl_RTR_TxRequest+0x88>)
 800268a:	f00a fa62 	bl	800cb52 <memset>
	txHeader.StdId = 0;
 800268e:	4b04      	ldr	r3, [pc, #16]	; (80026a0 <canctrl_RTR_TxRequest+0x80>)
 8002690:	2200      	movs	r2, #0
 8002692:	601a      	str	r2, [r3, #0]
	return err;
 8002694:	7bfb      	ldrb	r3, [r7, #15]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	200003c8 	.word	0x200003c8
 80026a4:	200003bc 	.word	0x200003bc
 80026a8:	200003fc 	.word	0x200003fc

080026ac <canctrl_SetID>:

HAL_StatusTypeDef canctrl_SetID(uint32_t ID){
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
	if(ID > 0x7ff) return HAL_ERROR;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026ba:	d301      	bcc.n	80026c0 <canctrl_SetID+0x14>
 80026bc:	2301      	movs	r3, #1
 80026be:	e006      	b.n	80026ce <canctrl_SetID+0x22>
	txHeader.StdId |= ID;
 80026c0:	4b06      	ldr	r3, [pc, #24]	; (80026dc <canctrl_SetID+0x30>)
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	4a04      	ldr	r2, [pc, #16]	; (80026dc <canctrl_SetID+0x30>)
 80026ca:	6013      	str	r3, [r2, #0]
	return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	200003c8 	.word	0x200003c8

080026e0 <canctrl_PutMessage>:


HAL_StatusTypeDef canctrl_PutMessage(void* data,size_t dataSize)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
	memset(txData,0,sizeof(txData));
 80026ea:	2208      	movs	r2, #8
 80026ec:	2100      	movs	r1, #0
 80026ee:	4809      	ldr	r0, [pc, #36]	; (8002714 <canctrl_PutMessage+0x34>)
 80026f0:	f00a fa2f 	bl	800cb52 <memset>
	if(dataSize <= 8) txHeader.DLC = dataSize;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	2b08      	cmp	r3, #8
 80026f8:	d802      	bhi.n	8002700 <canctrl_PutMessage+0x20>
 80026fa:	4a07      	ldr	r2, [pc, #28]	; (8002718 <canctrl_PutMessage+0x38>)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	6113      	str	r3, [r2, #16]
	memcpy(txData,data,sizeof(txData));
 8002700:	4b04      	ldr	r3, [pc, #16]	; (8002714 <canctrl_PutMessage+0x34>)
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6810      	ldr	r0, [r2, #0]
 8002706:	6851      	ldr	r1, [r2, #4]
 8002708:	c303      	stmia	r3!, {r0, r1}
	return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	200003fc 	.word	0x200003fc
 8002718:	200003c8 	.word	0x200003c8

0800271c <canctrl_GetMessage>:

HAL_StatusTypeDef canctrl_GetMessage(void *data, size_t sizeOfDataType){
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
	if(rxHeader.DLC != sizeOfDataType) return HAL_ERROR;
 8002726:	4b08      	ldr	r3, [pc, #32]	; (8002748 <canctrl_GetMessage+0x2c>)
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	683a      	ldr	r2, [r7, #0]
 800272c:	429a      	cmp	r2, r3
 800272e:	d001      	beq.n	8002734 <canctrl_GetMessage+0x18>
 8002730:	2301      	movs	r3, #1
 8002732:	e005      	b.n	8002740 <canctrl_GetMessage+0x24>
	memcpy(data,rxData,sizeOfDataType);
 8002734:	683a      	ldr	r2, [r7, #0]
 8002736:	4905      	ldr	r1, [pc, #20]	; (800274c <canctrl_GetMessage+0x30>)
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f00a fae8 	bl	800cd0e <memcpy>
	return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	3708      	adds	r7, #8
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	200003e0 	.word	0x200003e0
 800274c:	20000404 	.word	0x20000404

08002750 <canctrl_Send>:
	} else return HAL_BUSY;
}


HAL_StatusTypeDef canctrl_Send(CAN_HandleTypeDef *can, CAN_DEVICE_ID targetID)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	460b      	mov	r3, r1
 800275a:	70fb      	strb	r3, [r7, #3]

	if(!txHeader.DLC && !can) return HAL_ERROR;
 800275c:	4b19      	ldr	r3, [pc, #100]	; (80027c4 <canctrl_Send+0x74>)
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d104      	bne.n	800276e <canctrl_Send+0x1e>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <canctrl_Send+0x1e>
 800276a:	2301      	movs	r3, #1
 800276c:	e026      	b.n	80027bc <canctrl_Send+0x6c>
	if(!HAL_CAN_GetTxMailboxesFreeLevel(can)) return HAL_BUSY;
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f003 fba1 	bl	8005eb6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <canctrl_Send+0x2e>
 800277a:	2302      	movs	r3, #2
 800277c:	e01e      	b.n	80027bc <canctrl_Send+0x6c>
	HAL_StatusTypeDef err = HAL_OK;
 800277e:	2300      	movs	r3, #0
 8002780:	73fb      	strb	r3, [r7, #15]
	txHeader.IDE = CAN_ID_STD;
 8002782:	4b10      	ldr	r3, [pc, #64]	; (80027c4 <canctrl_Send+0x74>)
 8002784:	2200      	movs	r2, #0
 8002786:	609a      	str	r2, [r3, #8]
	canctrl_RTR_SetToData();
 8002788:	f7ff ff3e 	bl	8002608 <canctrl_RTR_SetToData>
	if(targetID) canctrl_SetTargetDevice(targetID);
 800278c:	78fb      	ldrb	r3, [r7, #3]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d003      	beq.n	800279a <canctrl_Send+0x4a>
 8002792:	78fb      	ldrb	r3, [r7, #3]
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff ff13 	bl	80025c0 <canctrl_SetTargetDevice>
	err = HAL_CAN_AddTxMessage(can, &txHeader, txData, txMailBox);
 800279a:	4b0b      	ldr	r3, [pc, #44]	; (80027c8 <canctrl_Send+0x78>)
 800279c:	4a0b      	ldr	r2, [pc, #44]	; (80027cc <canctrl_Send+0x7c>)
 800279e:	4909      	ldr	r1, [pc, #36]	; (80027c4 <canctrl_Send+0x74>)
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f003 faad 	bl	8005d00 <HAL_CAN_AddTxMessage>
 80027a6:	4603      	mov	r3, r0
 80027a8:	73fb      	strb	r3, [r7, #15]
	txHeader.StdId = 0;
 80027aa:	4b06      	ldr	r3, [pc, #24]	; (80027c4 <canctrl_Send+0x74>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	601a      	str	r2, [r3, #0]
	memset(txData,0,sizeof(txData));
 80027b0:	2208      	movs	r2, #8
 80027b2:	2100      	movs	r1, #0
 80027b4:	4805      	ldr	r0, [pc, #20]	; (80027cc <canctrl_Send+0x7c>)
 80027b6:	f00a f9cc 	bl	800cb52 <memset>
	return err;
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3710      	adds	r7, #16
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	200003c8 	.word	0x200003c8
 80027c8:	200003bc 	.word	0x200003bc
 80027cc:	200003fc 	.word	0x200003fc

080027d0 <canctrl_Receive_2>:
	checkEventFromRxHeader();
	return HAL_OK;
}

CAN_MODE_ID canctrl_Receive_2(CAN_HandleTypeDef *can, uint32_t FIFO)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
	HAL_CAN_GetRxMessage(can, FIFO, &rxHeader, rxData);
 80027da:	4b06      	ldr	r3, [pc, #24]	; (80027f4 <canctrl_Receive_2+0x24>)
 80027dc:	4a06      	ldr	r2, [pc, #24]	; (80027f8 <canctrl_Receive_2+0x28>)
 80027de:	6839      	ldr	r1, [r7, #0]
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f003 fb9d 	bl	8005f20 <HAL_CAN_GetRxMessage>
	return canctrl_RxHeaderGetModeID();
 80027e6:	f7ff fedb 	bl	80025a0 <canctrl_RxHeaderGetModeID>
 80027ea:	4603      	mov	r3, r0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	20000404 	.word	0x20000404
 80027f8:	200003e0 	.word	0x200003e0

080027fc <canctrl_Filter_Mask16>:
										uint16_t lowID,
										uint16_t maskHigh,
										uint16_t maskLow,
										uint32_t filBank,
										uint32_t FIFO)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b08e      	sub	sp, #56	; 0x38
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	4608      	mov	r0, r1
 8002806:	4611      	mov	r1, r2
 8002808:	461a      	mov	r2, r3
 800280a:	4603      	mov	r3, r0
 800280c:	817b      	strh	r3, [r7, #10]
 800280e:	460b      	mov	r3, r1
 8002810:	813b      	strh	r3, [r7, #8]
 8002812:	4613      	mov	r3, r2
 8002814:	80fb      	strh	r3, [r7, #6]
	CAN_FilterTypeDef canFilCfg;
	canFilCfg.FilterActivation = CAN_FILTER_ENABLE;
 8002816:	2301      	movs	r3, #1
 8002818:	633b      	str	r3, [r7, #48]	; 0x30
	canFilCfg.FilterBank = filBank;
 800281a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800281c:	627b      	str	r3, [r7, #36]	; 0x24
	canFilCfg.FilterFIFOAssignment = FIFO;
 800281e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002820:	623b      	str	r3, [r7, #32]
	canFilCfg.FilterIdLow = 		lowID;
 8002822:	893b      	ldrh	r3, [r7, #8]
 8002824:	617b      	str	r3, [r7, #20]
	canFilCfg.FilterIdHigh = 		highID;
 8002826:	897b      	ldrh	r3, [r7, #10]
 8002828:	613b      	str	r3, [r7, #16]
	canFilCfg.FilterMaskIdLow = 	maskLow;
 800282a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800282e:	61fb      	str	r3, [r7, #28]
	canFilCfg.FilterMaskIdHigh = 	maskHigh;
 8002830:	88fb      	ldrh	r3, [r7, #6]
 8002832:	61bb      	str	r3, [r7, #24]
	canFilCfg.FilterMode = CAN_FILTERMODE_IDMASK;
 8002834:	2300      	movs	r3, #0
 8002836:	62bb      	str	r3, [r7, #40]	; 0x28
	canFilCfg.FilterScale = CAN_FILTERSCALE_16BIT;
 8002838:	2300      	movs	r3, #0
 800283a:	62fb      	str	r3, [r7, #44]	; 0x2c
	canFilCfg.SlaveStartFilterBank = 13;
 800283c:	230d      	movs	r3, #13
 800283e:	637b      	str	r3, [r7, #52]	; 0x34
	return HAL_CAN_ConfigFilter(can, &canFilCfg);
 8002840:	f107 0310 	add.w	r3, r7, #16
 8002844:	4619      	mov	r1, r3
 8002846:	68f8      	ldr	r0, [r7, #12]
 8002848:	f003 f936 	bl	8005ab8 <HAL_CAN_ConfigFilter>
 800284c:	4603      	mov	r3, r0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3738      	adds	r7, #56	; 0x38
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <canfunc_MotorPutSpeedAndAngle>:
	if(canctrl_GetMessage(&encBLDC,sizeof(encBLDC))!= HAL_OK) while(1);
	return encBLDC;
}

void canfunc_MotorPutSpeedAndAngle(CAN_SpeedBLDC_AngleDC speedAngle)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b082      	sub	sp, #8
 800285a:	af00      	add	r7, sp, #0
 800285c:	463b      	mov	r3, r7
 800285e:	e883 0003 	stmia.w	r3, {r0, r1}
	canctrl_SetID(CANCTRL_MODE_MOTOR_SPEED_ANGLE);
 8002862:	2002      	movs	r0, #2
 8002864:	f7ff ff22 	bl	80026ac <canctrl_SetID>
	canctrl_PutMessage((void*)&speedAngle, sizeof(CAN_SpeedBLDC_AngleDC));
 8002868:	463b      	mov	r3, r7
 800286a:	2108      	movs	r1, #8
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff ff37 	bl	80026e0 <canctrl_PutMessage>
}
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <canfunc_MotorGetSpeedAndAngle>:

CAN_SpeedBLDC_AngleDC canfunc_MotorGetSpeedAndAngle()
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b084      	sub	sp, #16
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
	CAN_SpeedBLDC_AngleDC speedAngle;
	if(canctrl_GetMessage(&speedAngle, sizeof(CAN_SpeedBLDC_AngleDC)) != HAL_OK) while(1);
 8002882:	f107 0308 	add.w	r3, r7, #8
 8002886:	2108      	movs	r1, #8
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff ff47 	bl	800271c <canctrl_GetMessage>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d000      	beq.n	8002896 <canfunc_MotorGetSpeedAndAngle+0x1c>
 8002894:	e7fe      	b.n	8002894 <canfunc_MotorGetSpeedAndAngle+0x1a>
	return speedAngle;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	461a      	mov	r2, r3
 800289a:	f107 0308 	add.w	r3, r7, #8
 800289e:	e893 0003 	ldmia.w	r3, {r0, r1}
 80028a2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
	...

080028b0 <GamepPadHandle>:
 *  Created on: Oct 24, 2023
 *      Author: Admin
 */
#include"Gamepad.h"

void GamepPadHandle(_GamePad *pad,uint8_t *DataTayGame){
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
	pad->Status = 1;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2201      	movs	r2, #1
 80028be:	701a      	strb	r2, [r3, #0]

	pad->XLeft = DataTayGame[1];
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	785a      	ldrb	r2, [r3, #1]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	705a      	strb	r2, [r3, #1]
	pad->YLeft = DataTayGame[2];
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	789a      	ldrb	r2, [r3, #2]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	709a      	strb	r2, [r3, #2]

	pad->XRight = DataTayGame[3];
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	78da      	ldrb	r2, [r3, #3]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	70da      	strb	r2, [r3, #3]
	pad->YRight = DataTayGame[4];
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	791a      	ldrb	r2, [r3, #4]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	711a      	strb	r2, [r3, #4]

	pad->Left = (DataTayGame[5] >> 7) & 1;
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	3305      	adds	r3, #5
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	09db      	lsrs	r3, r3, #7
 80028e8:	b2da      	uxtb	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	715a      	strb	r2, [r3, #5]
	pad->Up = (DataTayGame[5] >> 6) & 1;
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	3305      	adds	r3, #5
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	099b      	lsrs	r3, r3, #6
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	b2da      	uxtb	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	719a      	strb	r2, [r3, #6]
	pad->Right = (DataTayGame[5] >> 5) & 1;
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	3305      	adds	r3, #5
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	095b      	lsrs	r3, r3, #5
 800290a:	b2db      	uxtb	r3, r3
 800290c:	f003 0301 	and.w	r3, r3, #1
 8002910:	b2da      	uxtb	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	71da      	strb	r2, [r3, #7]
	pad->Down = (DataTayGame[5] >> 4) & 1;
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	3305      	adds	r3, #5
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	091b      	lsrs	r3, r3, #4
 800291e:	b2db      	uxtb	r3, r3
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	b2da      	uxtb	r2, r3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	721a      	strb	r2, [r3, #8]

	pad->Square = (DataTayGame[5] >> 3) & 1;
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	3305      	adds	r3, #5
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	08db      	lsrs	r3, r3, #3
 8002932:	b2db      	uxtb	r3, r3
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	b2da      	uxtb	r2, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	725a      	strb	r2, [r3, #9]
	pad->Triangle = (DataTayGame[5] >> 2) & 1;
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	3305      	adds	r3, #5
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	089b      	lsrs	r3, r3, #2
 8002946:	b2db      	uxtb	r3, r3
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	b2da      	uxtb	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	729a      	strb	r2, [r3, #10]
	pad->Circle = (DataTayGame[5] >> 1) & 1;
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	3305      	adds	r3, #5
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	085b      	lsrs	r3, r3, #1
 800295a:	b2db      	uxtb	r3, r3
 800295c:	f003 0301 	and.w	r3, r3, #1
 8002960:	b2da      	uxtb	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	72da      	strb	r2, [r3, #11]
	pad->Cross = DataTayGame[5] & 1;
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	3305      	adds	r3, #5
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	b2da      	uxtb	r2, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	731a      	strb	r2, [r3, #12]

	pad->L1 = (DataTayGame[6] >> 7) & 1;
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	3306      	adds	r3, #6
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	09db      	lsrs	r3, r3, #7
 800297e:	b2da      	uxtb	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	735a      	strb	r2, [r3, #13]
	pad->L2 = (DataTayGame[6] >> 6) & 1;
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	3306      	adds	r3, #6
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	099b      	lsrs	r3, r3, #6
 800298c:	b2db      	uxtb	r3, r3
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	b2da      	uxtb	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	739a      	strb	r2, [r3, #14]
	pad->R1 = (DataTayGame[6] >> 5) & 1;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	3306      	adds	r3, #6
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	095b      	lsrs	r3, r3, #5
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	741a      	strb	r2, [r3, #16]
	pad->R2 = (DataTayGame[6] >> 4) & 1;
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	3306      	adds	r3, #6
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	091b      	lsrs	r3, r3, #4
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	b2da      	uxtb	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	745a      	strb	r2, [r3, #17]

	pad->Touch = (DataTayGame[6] >> 3) & 1;
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	3306      	adds	r3, #6
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	08db      	lsrs	r3, r3, #3
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	74da      	strb	r2, [r3, #19]
	pad->Charge = (DataTayGame[6] >> 2) & 1;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	3306      	adds	r3, #6
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	089b      	lsrs	r3, r3, #2
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	b2da      	uxtb	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	751a      	strb	r2, [r3, #20]

	pad->L3 = (DataTayGame[6] >> 1) & 1;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	3306      	adds	r3, #6
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	085b      	lsrs	r3, r3, #1
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	b2da      	uxtb	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	73da      	strb	r2, [r3, #15]
	pad->R3 = DataTayGame[6] & 1;
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	3306      	adds	r3, #6
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	b2da      	uxtb	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	749a      	strb	r2, [r3, #18]

	pad->Battery = DataTayGame[7];
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	79da      	ldrb	r2, [r3, #7]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	755a      	strb	r2, [r3, #21]

	pad->XLeftCtr = ((pad->XLeft-125))*110/125;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	785b      	ldrb	r3, [r3, #1]
 8002a18:	3b7d      	subs	r3, #125	; 0x7d
 8002a1a:	226e      	movs	r2, #110	; 0x6e
 8002a1c:	fb02 f303 	mul.w	r3, r2, r3
 8002a20:	4a41      	ldr	r2, [pc, #260]	; (8002b28 <GamepPadHandle+0x278>)
 8002a22:	fb82 1203 	smull	r1, r2, r2, r3
 8002a26:	10d2      	asrs	r2, r2, #3
 8002a28:	17db      	asrs	r3, r3, #31
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	ee07 3a90 	vmov	s15, r3
 8002a30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	edc3 7a06 	vstr	s15, [r3, #24]
	pad->YLeftCtr = ((pad->YLeft-125))*110/125;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	789b      	ldrb	r3, [r3, #2]
 8002a3e:	3b7d      	subs	r3, #125	; 0x7d
 8002a40:	226e      	movs	r2, #110	; 0x6e
 8002a42:	fb02 f303 	mul.w	r3, r2, r3
 8002a46:	4a38      	ldr	r2, [pc, #224]	; (8002b28 <GamepPadHandle+0x278>)
 8002a48:	fb82 1203 	smull	r1, r2, r2, r3
 8002a4c:	10d2      	asrs	r2, r2, #3
 8002a4e:	17db      	asrs	r3, r3, #31
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	ee07 3a90 	vmov	s15, r3
 8002a56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	edc3 7a07 	vstr	s15, [r3, #28]
	pad->XRightCtr =(((pad->XRight-125))*300/125);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	78db      	ldrb	r3, [r3, #3]
 8002a64:	3b7d      	subs	r3, #125	; 0x7d
 8002a66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a6a:	fb02 f303 	mul.w	r3, r2, r3
 8002a6e:	4a2e      	ldr	r2, [pc, #184]	; (8002b28 <GamepPadHandle+0x278>)
 8002a70:	fb82 1203 	smull	r1, r2, r2, r3
 8002a74:	10d2      	asrs	r2, r2, #3
 8002a76:	17db      	asrs	r3, r3, #31
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	ee07 3a90 	vmov	s15, r3
 8002a7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	edc3 7a08 	vstr	s15, [r3, #32]

	if ((pad->XLeftCtr > -20)&&(pad->XLeftCtr < 20))pad->XLeftCtr = 0;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002a8e:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8002a92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a9a:	dd0d      	ble.n	8002ab8 <GamepPadHandle+0x208>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002aa2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002aa6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aae:	d503      	bpl.n	8002ab8 <GamepPadHandle+0x208>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f04f 0200 	mov.w	r2, #0
 8002ab6:	619a      	str	r2, [r3, #24]
	if ((pad->YLeftCtr > -20)&&(pad->YLeftCtr < 20))pad->YLeftCtr = 0;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	edd3 7a07 	vldr	s15, [r3, #28]
 8002abe:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8002ac2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aca:	dd0d      	ble.n	8002ae8 <GamepPadHandle+0x238>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	edd3 7a07 	vldr	s15, [r3, #28]
 8002ad2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002ad6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ade:	d503      	bpl.n	8002ae8 <GamepPadHandle+0x238>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f04f 0200 	mov.w	r2, #0
 8002ae6:	61da      	str	r2, [r3, #28]
	if ((pad->XRightCtr > -20)&&(pad->XRightCtr < 20))pad->XRightCtr = 0;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	edd3 7a08 	vldr	s15, [r3, #32]
 8002aee:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8002af2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002afa:	dc00      	bgt.n	8002afe <GamepPadHandle+0x24e>
}
 8002afc:	e00e      	b.n	8002b1c <GamepPadHandle+0x26c>
	if ((pad->XRightCtr > -20)&&(pad->XRightCtr < 20))pad->XRightCtr = 0;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b04:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002b08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b10:	d400      	bmi.n	8002b14 <GamepPadHandle+0x264>
}
 8002b12:	e003      	b.n	8002b1c <GamepPadHandle+0x26c>
	if ((pad->XRightCtr > -20)&&(pad->XRightCtr < 20))pad->XRightCtr = 0;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f04f 0200 	mov.w	r2, #0
 8002b1a:	621a      	str	r2, [r3, #32]
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	10624dd3 	.word	0x10624dd3

08002b2c <checkNull>:
#include "LogData.h"

char txLogBuffer[150] = {0};
UART_HandleTypeDef *targetUART;

static HAL_StatusTypeDef checkNull(){
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
	if(targetUART != NULL) return HAL_OK;
 8002b30:	4b05      	ldr	r3, [pc, #20]	; (8002b48 <checkNull+0x1c>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d001      	beq.n	8002b3c <checkNull+0x10>
 8002b38:	2300      	movs	r3, #0
 8002b3a:	e000      	b.n	8002b3e <checkNull+0x12>
	return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	200004a4 	.word	0x200004a4

08002b4c <log_Init>:

void log_Init(UART_HandleTypeDef *huart){
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]

	targetUART = huart;
 8002b54:	4a04      	ldr	r2, [pc, #16]	; (8002b68 <log_Init+0x1c>)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6013      	str	r3, [r2, #0]
}
 8002b5a:	bf00      	nop
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	200004a4 	.word	0x200004a4

08002b6c <log_TransmitCompleteHandle>:

void log_TransmitCompleteHandle(UART_HandleTypeDef *huart){
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
	if(huart != targetUART) return;
 8002b74:	4b09      	ldr	r3, [pc, #36]	; (8002b9c <log_TransmitCompleteHandle+0x30>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d109      	bne.n	8002b92 <log_TransmitCompleteHandle+0x26>
	memset(txLogBuffer,0,strlen(txLogBuffer));
 8002b7e:	4808      	ldr	r0, [pc, #32]	; (8002ba0 <log_TransmitCompleteHandle+0x34>)
 8002b80:	f7fd fb76 	bl	8000270 <strlen>
 8002b84:	4603      	mov	r3, r0
 8002b86:	461a      	mov	r2, r3
 8002b88:	2100      	movs	r1, #0
 8002b8a:	4805      	ldr	r0, [pc, #20]	; (8002ba0 <log_TransmitCompleteHandle+0x34>)
 8002b8c:	f009 ffe1 	bl	800cb52 <memset>
 8002b90:	e000      	b.n	8002b94 <log_TransmitCompleteHandle+0x28>
	if(huart != targetUART) return;
 8002b92:	bf00      	nop

}
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	200004a4 	.word	0x200004a4
 8002ba0:	2000040c 	.word	0x2000040c

08002ba4 <log_SendString>:

void log_SendString(){
 8002ba4:	b598      	push	{r3, r4, r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
	if(checkNull() != HAL_OK) return;
 8002ba8:	f7ff ffc0 	bl	8002b2c <checkNull>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d114      	bne.n	8002bdc <log_SendString+0x38>
	txLogBuffer[strlen(txLogBuffer) -1] = '\n';  //xóa dấu phẩy cuối cùng, thay bằng \n
 8002bb2:	480b      	ldr	r0, [pc, #44]	; (8002be0 <log_SendString+0x3c>)
 8002bb4:	f7fd fb5c 	bl	8000270 <strlen>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	4a08      	ldr	r2, [pc, #32]	; (8002be0 <log_SendString+0x3c>)
 8002bbe:	210a      	movs	r1, #10
 8002bc0:	54d1      	strb	r1, [r2, r3]
	HAL_UART_Transmit_IT(targetUART, (uint8_t*)txLogBuffer, strlen(txLogBuffer));
 8002bc2:	4b08      	ldr	r3, [pc, #32]	; (8002be4 <log_SendString+0x40>)
 8002bc4:	681c      	ldr	r4, [r3, #0]
 8002bc6:	4806      	ldr	r0, [pc, #24]	; (8002be0 <log_SendString+0x3c>)
 8002bc8:	f7fd fb52 	bl	8000270 <strlen>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	4903      	ldr	r1, [pc, #12]	; (8002be0 <log_SendString+0x3c>)
 8002bd4:	4620      	mov	r0, r4
 8002bd6:	f006 fae8 	bl	80091aa <HAL_UART_Transmit_IT>
 8002bda:	e000      	b.n	8002bde <log_SendString+0x3a>
	if(checkNull() != HAL_OK) return;
 8002bdc:	bf00      	nop
}
 8002bde:	bd98      	pop	{r3, r4, r7, pc}
 8002be0:	2000040c 	.word	0x2000040c
 8002be4:	200004a4 	.word	0x200004a4

08002be8 <log_AddHeaderArgumentToBuffer>:


void log_AddHeaderArgumentToBuffer(char *name){
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b086      	sub	sp, #24
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
	char s[10] = {0};
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	60fb      	str	r3, [r7, #12]
 8002bf4:	f107 0310 	add.w	r3, r7, #16
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	601a      	str	r2, [r3, #0]
 8002bfc:	809a      	strh	r2, [r3, #4]
	strcpy(s,name);
 8002bfe:	f107 030c 	add.w	r3, r7, #12
 8002c02:	6879      	ldr	r1, [r7, #4]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f00a f87a 	bl	800ccfe <strcpy>
	sprintf(txLogBuffer+strlen(txLogBuffer),"%s,",s);
 8002c0a:	4808      	ldr	r0, [pc, #32]	; (8002c2c <log_AddHeaderArgumentToBuffer+0x44>)
 8002c0c:	f7fd fb30 	bl	8000270 <strlen>
 8002c10:	4603      	mov	r3, r0
 8002c12:	4a06      	ldr	r2, [pc, #24]	; (8002c2c <log_AddHeaderArgumentToBuffer+0x44>)
 8002c14:	4413      	add	r3, r2
 8002c16:	f107 020c 	add.w	r2, r7, #12
 8002c1a:	4905      	ldr	r1, [pc, #20]	; (8002c30 <log_AddHeaderArgumentToBuffer+0x48>)
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f009 ff35 	bl	800ca8c <siprintf>
}
 8002c22:	bf00      	nop
 8002c24:	3718      	adds	r7, #24
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	2000040c 	.word	0x2000040c
 8002c30:	080111e0 	.word	0x080111e0

08002c34 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4a07      	ldr	r2, [pc, #28]	; (8002c60 <vApplicationGetIdleTaskMemory+0x2c>)
 8002c44:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	4a06      	ldr	r2, [pc, #24]	; (8002c64 <vApplicationGetIdleTaskMemory+0x30>)
 8002c4a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2240      	movs	r2, #64	; 0x40
 8002c50:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002c52:	bf00      	nop
 8002c54:	3714      	adds	r7, #20
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	200004a8 	.word	0x200004a8
 8002c64:	20000548 	.word	0x20000548

08002c68 <nodeHome_SetFlag>:
}


uint32_t nodeSwerveSetHomeComplete = 0;
#define SETHOME_FLAG_GROUP nodeSwerveSetHomeComplete
void nodeHome_SetFlag(CAN_DEVICE_ID e) {
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	71fb      	strb	r3, [r7, #7]
	SETFLAG(SETHOME_FLAG_GROUP, e);
 8002c72:	79fb      	ldrb	r3, [r7, #7]
 8002c74:	2201      	movs	r2, #1
 8002c76:	409a      	lsls	r2, r3
 8002c78:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <nodeHome_SetFlag+0x28>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	4a04      	ldr	r2, [pc, #16]	; (8002c90 <nodeHome_SetFlag+0x28>)
 8002c80:	6013      	str	r3, [r2, #0]
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	2000118c 	.word	0x2000118c

08002c94 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/*=============================== CAN ===============================*/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af02      	add	r7, sp, #8
 8002c9a:	6078      	str	r0, [r7, #4]
	HAL_CAN_DeactivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8002c9c:	2102      	movs	r1, #2
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f003 fa76 	bl	8006190 <HAL_CAN_DeactivateNotification>
	CAN_MODE_ID modeID = canctrl_Receive_2(hcan, CAN_RX_FIFO0);
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff fd92 	bl	80027d0 <canctrl_Receive_2>
 8002cac:	4603      	mov	r3, r0
 8002cae:	73fb      	strb	r3, [r7, #15]
	BaseType_t HigherPriorityTaskWoken = pdFALSE;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	60bb      	str	r3, [r7, #8]
	xTaskNotifyFromISR(TaskCANHandle, modeID, eSetValueWithOverwrite, &HigherPriorityTaskWoken);
 8002cb4:	4b0c      	ldr	r3, [pc, #48]	; (8002ce8 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8002cb6:	6818      	ldr	r0, [r3, #0]
 8002cb8:	7bf9      	ldrb	r1, [r7, #15]
 8002cba:	f107 0308 	add.w	r3, r7, #8
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	2203      	movs	r2, #3
 8002cc4:	f008 fc36 	bl	800b534 <xTaskGenericNotifyFromISR>
	portYIELD_FROM_ISR(HigherPriorityTaskWoken);
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d007      	beq.n	8002cde <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
 8002cce:	4b07      	ldr	r3, [pc, #28]	; (8002cec <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8002cd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cd4:	601a      	str	r2, [r3, #0]
 8002cd6:	f3bf 8f4f 	dsb	sy
 8002cda:	f3bf 8f6f 	isb	sy
}
 8002cde:	bf00      	nop
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	20000e9c 	.word	0x20000e9c
 8002cec:	e000ed04 	.word	0xe000ed04

08002cf0 <HAL_CAN_RxFifo1MsgPendingCallback>:
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af02      	add	r7, sp, #8
 8002cf6:	6078      	str	r0, [r7, #4]
	HAL_CAN_DeactivateNotification(hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
 8002cf8:	2110      	movs	r1, #16
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f003 fa48 	bl	8006190 <HAL_CAN_DeactivateNotification>
	CAN_MODE_ID modeID = canctrl_Receive_2(hcan, CAN_RX_FIFO1);
 8002d00:	2101      	movs	r1, #1
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7ff fd64 	bl	80027d0 <canctrl_Receive_2>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	73fb      	strb	r3, [r7, #15]
	BaseType_t HigherPriorityTaskWoken = pdFALSE;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	60bb      	str	r3, [r7, #8]
	xTaskNotifyFromISR(TaskCANHandle, modeID, eSetValueWithOverwrite, &HigherPriorityTaskWoken);
 8002d10:	4b0c      	ldr	r3, [pc, #48]	; (8002d44 <HAL_CAN_RxFifo1MsgPendingCallback+0x54>)
 8002d12:	6818      	ldr	r0, [r3, #0]
 8002d14:	7bf9      	ldrb	r1, [r7, #15]
 8002d16:	f107 0308 	add.w	r3, r7, #8
 8002d1a:	9300      	str	r3, [sp, #0]
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	2203      	movs	r2, #3
 8002d20:	f008 fc08 	bl	800b534 <xTaskGenericNotifyFromISR>
	portYIELD_FROM_ISR(HigherPriorityTaskWoken);
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d007      	beq.n	8002d3a <HAL_CAN_RxFifo1MsgPendingCallback+0x4a>
 8002d2a:	4b07      	ldr	r3, [pc, #28]	; (8002d48 <HAL_CAN_RxFifo1MsgPendingCallback+0x58>)
 8002d2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d30:	601a      	str	r2, [r3, #0]
 8002d32:	f3bf 8f4f 	dsb	sy
 8002d36:	f3bf 8f6f 	isb	sy
}
 8002d3a:	bf00      	nop
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	20000e9c 	.word	0x20000e9c
 8002d48:	e000ed04 	.word	0xe000ed04

08002d4c <CAN_Init>:
void CAN_Init() {
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af04      	add	r7, sp, #16
	HAL_CAN_Start(&hcan1);
 8002d52:	480b      	ldr	r0, [pc, #44]	; (8002d80 <CAN_Init+0x34>)
 8002d54:	f002 ff90 	bl	8005c78 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING);
 8002d58:	2112      	movs	r1, #18
 8002d5a:	4809      	ldr	r0, [pc, #36]	; (8002d80 <CAN_Init+0x34>)
 8002d5c:	f003 f9f2 	bl	8006144 <HAL_CAN_ActivateNotification>
	canctrl_Filter_Mask16(&hcan1,
 8002d60:	2300      	movs	r3, #0
 8002d62:	9302      	str	r3, [sp, #8]
 8002d64:	2300      	movs	r3, #0
 8002d66:	9301      	str	r3, [sp, #4]
 8002d68:	2360      	movs	r3, #96	; 0x60
 8002d6a:	9300      	str	r3, [sp, #0]
 8002d6c:	2320      	movs	r3, #32
 8002d6e:	2260      	movs	r2, #96	; 0x60
 8002d70:	2120      	movs	r1, #32
 8002d72:	4803      	ldr	r0, [pc, #12]	; (8002d80 <CAN_Init+0x34>)
 8002d74:	f7ff fd42 	bl	80027fc <canctrl_Filter_Mask16>
			CANCTRL_MODE_NODE_REQ_SPEED_ANGLE << 5,
			CANCTRL_MODE_SET_HOME << 5,
			CANCTRL_MODE_NODE_REQ_SPEED_ANGLE << 5,
			0,
			CAN_RX_FIFO0);
}
 8002d78:	bf00      	nop
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20000690 	.word	0x20000690

08002d84 <setHomeComplete>:

void setHomeComplete()
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0

}
 8002d88:	bf00      	nop
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
	...

08002d94 <handleFunctionCAN>:

void handleFunctionCAN(CAN_MODE_ID mode, CAN_DEVICE_ID targetID) {
 8002d94:	b5b0      	push	{r4, r5, r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	460a      	mov	r2, r1
 8002d9e:	73fb      	strb	r3, [r7, #15]
 8002da0:	4613      	mov	r3, r2
 8002da2:	73bb      	strb	r3, [r7, #14]
	switch (mode) {
 8002da4:	7bfb      	ldrb	r3, [r7, #15]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d002      	beq.n	8002db0 <handleFunctionCAN+0x1c>
 8002daa:	2b03      	cmp	r3, #3
 8002dac:	d00b      	beq.n	8002dc6 <handleFunctionCAN+0x32>
		case CANCTRL_MODE_NODE_REQ_SPEED_ANGLE:
			nodeSpeedAngle[targetID - 1] = canfunc_MotorGetSpeedAndAngle();
//			flagmain_ClearFlag(MEVT_GET_NODE_SPEED_ANGLE);
		break;
		default:
			break;
 8002dae:	e01a      	b.n	8002de6 <handleFunctionCAN+0x52>
			nodeHome_SetFlag(targetID);
 8002db0:	7bbb      	ldrb	r3, [r7, #14]
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff ff58 	bl	8002c68 <nodeHome_SetFlag>
			if(nodeSwerveSetHomeComplete == 30)
 8002db8:	4b0d      	ldr	r3, [pc, #52]	; (8002df0 <handleFunctionCAN+0x5c>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2b1e      	cmp	r3, #30
 8002dbe:	d111      	bne.n	8002de4 <handleFunctionCAN+0x50>
				setHomeComplete();
 8002dc0:	f7ff ffe0 	bl	8002d84 <setHomeComplete>
		break;
 8002dc4:	e00e      	b.n	8002de4 <handleFunctionCAN+0x50>
			nodeSpeedAngle[targetID - 1] = canfunc_MotorGetSpeedAndAngle();
 8002dc6:	7bbb      	ldrb	r3, [r7, #14]
 8002dc8:	1e5c      	subs	r4, r3, #1
 8002dca:	4d0a      	ldr	r5, [pc, #40]	; (8002df4 <handleFunctionCAN+0x60>)
 8002dcc:	463b      	mov	r3, r7
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff fd53 	bl	800287a <canfunc_MotorGetSpeedAndAngle>
 8002dd4:	00e3      	lsls	r3, r4, #3
 8002dd6:	442b      	add	r3, r5
 8002dd8:	463a      	mov	r2, r7
 8002dda:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002dde:	e883 0003 	stmia.w	r3, {r0, r1}
		break;
 8002de2:	e000      	b.n	8002de6 <handleFunctionCAN+0x52>
		break;
 8002de4:	bf00      	nop
	}

}
 8002de6:	bf00      	nop
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bdb0      	pop	{r4, r5, r7, pc}
 8002dee:	bf00      	nop
 8002df0:	2000118c 	.word	0x2000118c
 8002df4:	20001190 	.word	0x20001190

08002df8 <HAL_UART_RxCpltCallback>:
/*=============================== UART ===============================*/


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a26      	ldr	r2, [pc, #152]	; (8002ea0 <HAL_UART_RxCpltCallback+0xa8>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d145      	bne.n	8002e96 <HAL_UART_RxCpltCallback+0x9e>
		gamepadRxIsBusy = 1;
 8002e0a:	4b26      	ldr	r3, [pc, #152]	; (8002ea4 <HAL_UART_RxCpltCallback+0xac>)
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]
		int ViTriData = -1;
 8002e10:	f04f 33ff 	mov.w	r3, #4294967295
 8002e14:	617b      	str	r3, [r7, #20]
		for (int i = 0; i <= 8; ++i) {
 8002e16:	2300      	movs	r3, #0
 8002e18:	613b      	str	r3, [r7, #16]
 8002e1a:	e00a      	b.n	8002e32 <HAL_UART_RxCpltCallback+0x3a>
			if (UARTRX3_Buffer[i] == 0xAA) {
 8002e1c:	4a22      	ldr	r2, [pc, #136]	; (8002ea8 <HAL_UART_RxCpltCallback+0xb0>)
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	4413      	add	r3, r2
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	2baa      	cmp	r3, #170	; 0xaa
 8002e26:	d101      	bne.n	8002e2c <HAL_UART_RxCpltCallback+0x34>
				ViTriData = i;
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	617b      	str	r3, [r7, #20]
		for (int i = 0; i <= 8; ++i) {
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	613b      	str	r3, [r7, #16]
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	2b08      	cmp	r3, #8
 8002e36:	ddf1      	ble.n	8002e1c <HAL_UART_RxCpltCallback+0x24>
			}
		}
		if (ViTriData != -1) {
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e3e:	d01e      	beq.n	8002e7e <HAL_UART_RxCpltCallback+0x86>
			int cnt = 0;
 8002e40:	2300      	movs	r3, #0
 8002e42:	60fb      	str	r3, [r7, #12]
			while (cnt < 9) {
 8002e44:	e013      	b.n	8002e6e <HAL_UART_RxCpltCallback+0x76>
				DataTayGame[cnt] = UARTRX3_Buffer[ViTriData];
 8002e46:	4a18      	ldr	r2, [pc, #96]	; (8002ea8 <HAL_UART_RxCpltCallback+0xb0>)
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	7819      	ldrb	r1, [r3, #0]
 8002e4e:	4a17      	ldr	r2, [pc, #92]	; (8002eac <HAL_UART_RxCpltCallback+0xb4>)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	4413      	add	r3, r2
 8002e54:	460a      	mov	r2, r1
 8002e56:	701a      	strb	r2, [r3, #0]
				++ViTriData;
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	617b      	str	r3, [r7, #20]
				if (ViTriData >= 9) {
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	2b08      	cmp	r3, #8
 8002e62:	dd01      	ble.n	8002e68 <HAL_UART_RxCpltCallback+0x70>
					ViTriData = 0;
 8002e64:	2300      	movs	r3, #0
 8002e66:	617b      	str	r3, [r7, #20]
				}
				++cnt;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	60fb      	str	r3, [r7, #12]
			while (cnt < 9) {
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2b08      	cmp	r3, #8
 8002e72:	dde8      	ble.n	8002e46 <HAL_UART_RxCpltCallback+0x4e>
			}

			GamepPadHandle(&GamePad, DataTayGame);
 8002e74:	490d      	ldr	r1, [pc, #52]	; (8002eac <HAL_UART_RxCpltCallback+0xb4>)
 8002e76:	480e      	ldr	r0, [pc, #56]	; (8002eb0 <HAL_UART_RxCpltCallback+0xb8>)
 8002e78:	f7ff fd1a 	bl	80028b0 <GamepPadHandle>
 8002e7c:	e002      	b.n	8002e84 <HAL_UART_RxCpltCallback+0x8c>

		} else {
			GamePad.Status = 0;
 8002e7e:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <HAL_UART_RxCpltCallback+0xb8>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	701a      	strb	r2, [r3, #0]
		}
		if (!gamepadRxIsBusy)
 8002e84:	4b07      	ldr	r3, [pc, #28]	; (8002ea4 <HAL_UART_RxCpltCallback+0xac>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d104      	bne.n	8002e96 <HAL_UART_RxCpltCallback+0x9e>
			HAL_UART_Receive_IT(&huart3, (uint8_t*) UARTRX3_Buffer, 9);
 8002e8c:	2209      	movs	r2, #9
 8002e8e:	4906      	ldr	r1, [pc, #24]	; (8002ea8 <HAL_UART_RxCpltCallback+0xb0>)
 8002e90:	4808      	ldr	r0, [pc, #32]	; (8002eb4 <HAL_UART_RxCpltCallback+0xbc>)
 8002e92:	f006 f9cf 	bl	8009234 <HAL_UART_Receive_IT>

	}
}
 8002e96:	bf00      	nop
 8002e98:	3718      	adds	r7, #24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40004800 	.word	0x40004800
 8002ea4:	200011e4 	.word	0x200011e4
 8002ea8:	200011a8 	.word	0x200011a8
 8002eac:	200011b4 	.word	0x200011b4
 8002eb0:	200011c0 	.word	0x200011c0
 8002eb4:	200008f0 	.word	0x200008f0

08002eb8 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
	while (1);
 8002ec0:	e7fe      	b.n	8002ec0 <HAL_CAN_ErrorCallback+0x8>
	...

08002ec4 <HAL_UART_ErrorCallback>:
}

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
	__HAL_UART_CLEAR_OREFLAG(huart);
 8002ecc:	2300      	movs	r3, #0
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	60fb      	str	r3, [r7, #12]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	60fb      	str	r3, [r7, #12]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
	memset(UARTRX3_Buffer, 0, sizeof(UARTRX3_Buffer));
 8002ee2:	2209      	movs	r2, #9
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	480a      	ldr	r0, [pc, #40]	; (8002f10 <HAL_UART_ErrorCallback+0x4c>)
 8002ee8:	f009 fe33 	bl	800cb52 <memset>
	HAL_UART_Receive_IT(&huart3, (uint8_t*) UARTRX3_Buffer, 9);
 8002eec:	2209      	movs	r2, #9
 8002eee:	4908      	ldr	r1, [pc, #32]	; (8002f10 <HAL_UART_ErrorCallback+0x4c>)
 8002ef0:	4808      	ldr	r0, [pc, #32]	; (8002f14 <HAL_UART_ErrorCallback+0x50>)
 8002ef2:	f006 f99f 	bl	8009234 <HAL_UART_Receive_IT>
	__HAL_UART_DISABLE(huart);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68da      	ldr	r2, [r3, #12]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f04:	60da      	str	r2, [r3, #12]
}
 8002f06:	bf00      	nop
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	200011a8 	.word	0x200011a8
 8002f14:	200008f0 	.word	0x200008f0

08002f18 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
	log_TransmitCompleteHandle(huart);
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f7ff fe23 	bl	8002b6c <log_TransmitCompleteHandle>
}
 8002f26:	bf00      	nop
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <Send_Data>:

void Send_Data(){
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	af00      	add	r7, sp, #0

	log_SendString();
 8002f32:	f7ff fe37 	bl	8002ba4 <log_SendString>
}
 8002f36:	bf00      	nop
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <Send_Header>:

void Send_Header(){
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
	log_AddHeaderArgumentToBuffer("PoseX");
 8002f40:	480a      	ldr	r0, [pc, #40]	; (8002f6c <Send_Header+0x30>)
 8002f42:	f7ff fe51 	bl	8002be8 <log_AddHeaderArgumentToBuffer>
	log_AddHeaderArgumentToBuffer("PoseY");
 8002f46:	480a      	ldr	r0, [pc, #40]	; (8002f70 <Send_Header+0x34>)
 8002f48:	f7ff fe4e 	bl	8002be8 <log_AddHeaderArgumentToBuffer>
	log_AddHeaderArgumentToBuffer("PoseTheta");
 8002f4c:	4809      	ldr	r0, [pc, #36]	; (8002f74 <Send_Header+0x38>)
 8002f4e:	f7ff fe4b 	bl	8002be8 <log_AddHeaderArgumentToBuffer>

	log_AddHeaderArgumentToBuffer("TrajecPlanX");
 8002f52:	4809      	ldr	r0, [pc, #36]	; (8002f78 <Send_Header+0x3c>)
 8002f54:	f7ff fe48 	bl	8002be8 <log_AddHeaderArgumentToBuffer>
	log_AddHeaderArgumentToBuffer("TrajecPlanY");
 8002f58:	4808      	ldr	r0, [pc, #32]	; (8002f7c <Send_Header+0x40>)
 8002f5a:	f7ff fe45 	bl	8002be8 <log_AddHeaderArgumentToBuffer>
	log_AddHeaderArgumentToBuffer("TrajecPlanTheta");
 8002f5e:	4808      	ldr	r0, [pc, #32]	; (8002f80 <Send_Header+0x44>)
 8002f60:	f7ff fe42 	bl	8002be8 <log_AddHeaderArgumentToBuffer>

	log_SendString();
 8002f64:	f7ff fe1e 	bl	8002ba4 <log_SendString>
}
 8002f68:	bf00      	nop
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	080111fc 	.word	0x080111fc
 8002f70:	08011204 	.word	0x08011204
 8002f74:	0801120c 	.word	0x0801120c
 8002f78:	08011218 	.word	0x08011218
 8002f7c:	08011224 	.word	0x08011224
 8002f80:	08011230 	.word	0x08011230

08002f84 <Get_MPU_Angle>:

///////////////////////////MPU//////////////////////////
#define DELTA_T 0.05
void Get_MPU_Angle()
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
    send_mpu ='z';
 8002f88:	4b0f      	ldr	r3, [pc, #60]	; (8002fc8 <Get_MPU_Angle+0x44>)
 8002f8a:	227a      	movs	r2, #122	; 0x7a
 8002f8c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&huart1,&send_mpu,1,1);
 8002f8e:	2301      	movs	r3, #1
 8002f90:	2201      	movs	r2, #1
 8002f92:	490d      	ldr	r1, [pc, #52]	; (8002fc8 <Get_MPU_Angle+0x44>)
 8002f94:	480d      	ldr	r0, [pc, #52]	; (8002fcc <Get_MPU_Angle+0x48>)
 8002f96:	f006 f876 	bl	8009086 <HAL_UART_Transmit>
    angle=mpu[0]<<8|mpu[1];
 8002f9a:	4b0d      	ldr	r3, [pc, #52]	; (8002fd0 <Get_MPU_Angle+0x4c>)
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	021b      	lsls	r3, r3, #8
 8002fa0:	b21a      	sxth	r2, r3
 8002fa2:	4b0b      	ldr	r3, [pc, #44]	; (8002fd0 <Get_MPU_Angle+0x4c>)
 8002fa4:	785b      	ldrb	r3, [r3, #1]
 8002fa6:	b21b      	sxth	r3, r3
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	b21a      	sxth	r2, r3
 8002fac:	4b09      	ldr	r3, [pc, #36]	; (8002fd4 <Get_MPU_Angle+0x50>)
 8002fae:	801a      	strh	r2, [r3, #0]
    a_Now=angle;
 8002fb0:	4b08      	ldr	r3, [pc, #32]	; (8002fd4 <Get_MPU_Angle+0x50>)
 8002fb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fb6:	ee07 3a90 	vmov	s15, r3
 8002fba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fbe:	4b06      	ldr	r3, [pc, #24]	; (8002fd8 <Get_MPU_Angle+0x54>)
 8002fc0:	edc3 7a00 	vstr	s15, [r3]
}
 8002fc4:	bf00      	nop
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	20001202 	.word	0x20001202
 8002fcc:	20000868 	.word	0x20000868
 8002fd0:	200011f8 	.word	0x200011f8
 8002fd4:	20001204 	.word	0x20001204
 8002fd8:	20001208 	.word	0x20001208

08002fdc <Reset_MPU_Angle>:

void Reset_MPU_Angle()
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
    send_mpu ='a';
 8002fe0:	4b05      	ldr	r3, [pc, #20]	; (8002ff8 <Reset_MPU_Angle+0x1c>)
 8002fe2:	2261      	movs	r2, #97	; 0x61
 8002fe4:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&huart1,&send_mpu,1,1);
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	2201      	movs	r2, #1
 8002fea:	4903      	ldr	r1, [pc, #12]	; (8002ff8 <Reset_MPU_Angle+0x1c>)
 8002fec:	4803      	ldr	r0, [pc, #12]	; (8002ffc <Reset_MPU_Angle+0x20>)
 8002fee:	f006 f84a 	bl	8009086 <HAL_UART_Transmit>

}
 8002ff2:	bf00      	nop
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	20001202 	.word	0x20001202
 8002ffc:	20000868 	.word	0x20000868

08003000 <process_Init>:
/////////////////////Process///////////////////
void process_Init()
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
	////////PID/////////
	pid_Angle.kP = 0.5;
 8003004:	4b12      	ldr	r3, [pc, #72]	; (8003050 <process_Init+0x50>)
 8003006:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800300a:	60da      	str	r2, [r3, #12]
	pid_Angle.kI = 0;
 800300c:	4b10      	ldr	r3, [pc, #64]	; (8003050 <process_Init+0x50>)
 800300e:	f04f 0200 	mov.w	r2, #0
 8003012:	615a      	str	r2, [r3, #20]
	pid_Angle.kD = 0;
 8003014:	4b0e      	ldr	r3, [pc, #56]	; (8003050 <process_Init+0x50>)
 8003016:	f04f 0200 	mov.w	r2, #0
 800301a:	621a      	str	r2, [r3, #32]
	pid_Angle.alpha = 0;
 800301c:	4b0c      	ldr	r3, [pc, #48]	; (8003050 <process_Init+0x50>)
 800301e:	f04f 0200 	mov.w	r2, #0
 8003022:	631a      	str	r2, [r3, #48]	; 0x30
	pid_Angle.deltaT = DELTA_T;
 8003024:	4b0a      	ldr	r3, [pc, #40]	; (8003050 <process_Init+0x50>)
 8003026:	4a0b      	ldr	r2, [pc, #44]	; (8003054 <process_Init+0x54>)
 8003028:	609a      	str	r2, [r3, #8]
	pid_Angle.u_AboveLimit = 50;
 800302a:	4b09      	ldr	r3, [pc, #36]	; (8003050 <process_Init+0x50>)
 800302c:	4a0a      	ldr	r2, [pc, #40]	; (8003058 <process_Init+0x58>)
 800302e:	63da      	str	r2, [r3, #60]	; 0x3c
	pid_Angle.u_BelowLimit = -50;
 8003030:	4b07      	ldr	r3, [pc, #28]	; (8003050 <process_Init+0x50>)
 8003032:	4a0a      	ldr	r2, [pc, #40]	; (800305c <process_Init+0x5c>)
 8003034:	641a      	str	r2, [r3, #64]	; 0x40
	pid_Angle.kB = 1/DELTA_T;
 8003036:	4b06      	ldr	r3, [pc, #24]	; (8003050 <process_Init+0x50>)
 8003038:	4a09      	ldr	r2, [pc, #36]	; (8003060 <process_Init+0x60>)
 800303a:	61da      	str	r2, [r3, #28]

	encoder_Init(&FloatingEnc, &htim1, 200, DELTA_T);
 800303c:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8003064 <process_Init+0x64>
 8003040:	22c8      	movs	r2, #200	; 0xc8
 8003042:	4909      	ldr	r1, [pc, #36]	; (8003068 <process_Init+0x68>)
 8003044:	4809      	ldr	r0, [pc, #36]	; (800306c <process_Init+0x6c>)
 8003046:	f7fd ffff 	bl	8001048 <encoder_Init>
}
 800304a:	bf00      	nop
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	20001210 	.word	0x20001210
 8003054:	3d4ccccd 	.word	0x3d4ccccd
 8003058:	42480000 	.word	0x42480000
 800305c:	c2480000 	.word	0xc2480000
 8003060:	41a00000 	.word	0x41a00000
 8003064:	3d4ccccd 	.word	0x3d4ccccd
 8003068:	200006b8 	.word	0x200006b8
 800306c:	20001260 	.word	0x20001260

08003070 <process_Accel_FloatingEnc>:

void process_Accel_FloatingEnc(float Angle,float maxSpeed,float s,float accel,float TargetAngle,float accelAngle)
{
 8003070:	b5b0      	push	{r4, r5, r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af00      	add	r7, sp, #0
 8003076:	ed87 0a05 	vstr	s0, [r7, #20]
 800307a:	edc7 0a04 	vstr	s1, [r7, #16]
 800307e:	ed87 1a03 	vstr	s2, [r7, #12]
 8003082:	edc7 1a02 	vstr	s3, [r7, #8]
 8003086:	ed87 2a01 	vstr	s4, [r7, #4]
 800308a:	edc7 2a00 	vstr	s5, [r7]
	if (TargetAngle != PreTargetAngle)
 800308e:	4b92      	ldr	r3, [pc, #584]	; (80032d8 <process_Accel_FloatingEnc+0x268>)
 8003090:	edd3 7a00 	vldr	s15, [r3]
 8003094:	ed97 7a01 	vldr	s14, [r7, #4]
 8003098:	eeb4 7a67 	vcmp.f32	s14, s15
 800309c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030a0:	d019      	beq.n	80030d6 <process_Accel_FloatingEnc+0x66>
	{
		if (TargetAngle > PreTargetAngle)
 80030a2:	4b8d      	ldr	r3, [pc, #564]	; (80032d8 <process_Accel_FloatingEnc+0x268>)
 80030a4:	edd3 7a00 	vldr	s15, [r3]
 80030a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80030ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030b4:	dd02      	ble.n	80030bc <process_Accel_FloatingEnc+0x4c>
		{
			angle_Accel_Flag = 0;
 80030b6:	4b89      	ldr	r3, [pc, #548]	; (80032dc <process_Accel_FloatingEnc+0x26c>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	701a      	strb	r2, [r3, #0]
		}
		if (TargetAngle < PreTargetAngle)
 80030bc:	4b86      	ldr	r3, [pc, #536]	; (80032d8 <process_Accel_FloatingEnc+0x268>)
 80030be:	edd3 7a00 	vldr	s15, [r3]
 80030c2:	ed97 7a01 	vldr	s14, [r7, #4]
 80030c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ce:	d502      	bpl.n	80030d6 <process_Accel_FloatingEnc+0x66>
		{
			angle_Accel_Flag = 1;
 80030d0:	4b82      	ldr	r3, [pc, #520]	; (80032dc <process_Accel_FloatingEnc+0x26c>)
 80030d2:	2201      	movs	r2, #1
 80030d4:	701a      	strb	r2, [r3, #0]
		}
	}

	if (angle_Accel_Flag == 0)
 80030d6:	4b81      	ldr	r3, [pc, #516]	; (80032dc <process_Accel_FloatingEnc+0x26c>)
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d117      	bne.n	800310e <process_Accel_FloatingEnc+0x9e>
	{
		TargetTheta += accelAngle;
 80030de:	4b80      	ldr	r3, [pc, #512]	; (80032e0 <process_Accel_FloatingEnc+0x270>)
 80030e0:	ed93 7a00 	vldr	s14, [r3]
 80030e4:	edd7 7a00 	vldr	s15, [r7]
 80030e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ec:	4b7c      	ldr	r3, [pc, #496]	; (80032e0 <process_Accel_FloatingEnc+0x270>)
 80030ee:	edc3 7a00 	vstr	s15, [r3]
		if (TargetTheta>TargetAngle)TargetTheta = TargetAngle;
 80030f2:	4b7b      	ldr	r3, [pc, #492]	; (80032e0 <process_Accel_FloatingEnc+0x270>)
 80030f4:	edd3 7a00 	vldr	s15, [r3]
 80030f8:	ed97 7a01 	vldr	s14, [r7, #4]
 80030fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003104:	d51a      	bpl.n	800313c <process_Accel_FloatingEnc+0xcc>
 8003106:	4a76      	ldr	r2, [pc, #472]	; (80032e0 <process_Accel_FloatingEnc+0x270>)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6013      	str	r3, [r2, #0]
 800310c:	e016      	b.n	800313c <process_Accel_FloatingEnc+0xcc>
	}else{
		TargetTheta -= accelAngle;
 800310e:	4b74      	ldr	r3, [pc, #464]	; (80032e0 <process_Accel_FloatingEnc+0x270>)
 8003110:	ed93 7a00 	vldr	s14, [r3]
 8003114:	edd7 7a00 	vldr	s15, [r7]
 8003118:	ee77 7a67 	vsub.f32	s15, s14, s15
 800311c:	4b70      	ldr	r3, [pc, #448]	; (80032e0 <process_Accel_FloatingEnc+0x270>)
 800311e:	edc3 7a00 	vstr	s15, [r3]
		if (TargetTheta<TargetAngle)TargetTheta = TargetAngle;
 8003122:	4b6f      	ldr	r3, [pc, #444]	; (80032e0 <process_Accel_FloatingEnc+0x270>)
 8003124:	edd3 7a00 	vldr	s15, [r3]
 8003128:	ed97 7a01 	vldr	s14, [r7, #4]
 800312c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003134:	dd02      	ble.n	800313c <process_Accel_FloatingEnc+0xcc>
 8003136:	4a6a      	ldr	r2, [pc, #424]	; (80032e0 <process_Accel_FloatingEnc+0x270>)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6013      	str	r3, [r2, #0]
	}

	PreTargetAngle = TargetAngle;
 800313c:	4a66      	ldr	r2, [pc, #408]	; (80032d8 <process_Accel_FloatingEnc+0x268>)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6013      	str	r3, [r2, #0]
	if ((floatingEncCount < 500)&&(chasis_Vector_TargetSpeed<maxSpeed))
 8003142:	4b68      	ldr	r3, [pc, #416]	; (80032e4 <process_Accel_FloatingEnc+0x274>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800314a:	da13      	bge.n	8003174 <process_Accel_FloatingEnc+0x104>
 800314c:	4b66      	ldr	r3, [pc, #408]	; (80032e8 <process_Accel_FloatingEnc+0x278>)
 800314e:	edd3 7a00 	vldr	s15, [r3]
 8003152:	ed97 7a04 	vldr	s14, [r7, #16]
 8003156:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800315a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800315e:	dd09      	ble.n	8003174 <process_Accel_FloatingEnc+0x104>
	{
		chasis_Vector_TargetSpeed += accel;
 8003160:	4b61      	ldr	r3, [pc, #388]	; (80032e8 <process_Accel_FloatingEnc+0x278>)
 8003162:	ed93 7a00 	vldr	s14, [r3]
 8003166:	edd7 7a02 	vldr	s15, [r7, #8]
 800316a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800316e:	4b5e      	ldr	r3, [pc, #376]	; (80032e8 <process_Accel_FloatingEnc+0x278>)
 8003170:	edc3 7a00 	vstr	s15, [r3]
	}

	if ((floatingEncCount > 500)&&(floatingEncCount < (s - 500)))
 8003174:	4b5b      	ldr	r3, [pc, #364]	; (80032e4 <process_Accel_FloatingEnc+0x274>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800317c:	dd19      	ble.n	80031b2 <process_Accel_FloatingEnc+0x142>
 800317e:	4b59      	ldr	r3, [pc, #356]	; (80032e4 <process_Accel_FloatingEnc+0x274>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	ee07 3a90 	vmov	s15, r3
 8003186:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800318a:	edd7 7a03 	vldr	s15, [r7, #12]
 800318e:	eddf 6a57 	vldr	s13, [pc, #348]	; 80032ec <process_Accel_FloatingEnc+0x27c>
 8003192:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003196:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800319a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800319e:	d508      	bpl.n	80031b2 <process_Accel_FloatingEnc+0x142>
	{
		chasis_Vector_TargetSpeed = maxSpeed/2;
 80031a0:	ed97 7a04 	vldr	s14, [r7, #16]
 80031a4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80031a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031ac:	4b4e      	ldr	r3, [pc, #312]	; (80032e8 <process_Accel_FloatingEnc+0x278>)
 80031ae:	edc3 7a00 	vstr	s15, [r3]
	}

	if (floatingEncCount > 400){
 80031b2:	4b4c      	ldr	r3, [pc, #304]	; (80032e4 <process_Accel_FloatingEnc+0x274>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80031ba:	dd09      	ble.n	80031d0 <process_Accel_FloatingEnc+0x160>
		chasis_Vector_TargetSpeed -= accel ;
 80031bc:	4b4a      	ldr	r3, [pc, #296]	; (80032e8 <process_Accel_FloatingEnc+0x278>)
 80031be:	ed93 7a00 	vldr	s14, [r3]
 80031c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80031c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ca:	4b47      	ldr	r3, [pc, #284]	; (80032e8 <process_Accel_FloatingEnc+0x278>)
 80031cc:	edc3 7a00 	vstr	s15, [r3]
	}

	if ((chasis_Vector_TargetSpeed<=0)||(floatingEncCount > s))
 80031d0:	4b45      	ldr	r3, [pc, #276]	; (80032e8 <process_Accel_FloatingEnc+0x278>)
 80031d2:	edd3 7a00 	vldr	s15, [r3]
 80031d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031de:	d90c      	bls.n	80031fa <process_Accel_FloatingEnc+0x18a>
 80031e0:	4b40      	ldr	r3, [pc, #256]	; (80032e4 <process_Accel_FloatingEnc+0x274>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	ee07 3a90 	vmov	s15, r3
 80031e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031ec:	ed97 7a03 	vldr	s14, [r7, #12]
 80031f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031f8:	d503      	bpl.n	8003202 <process_Accel_FloatingEnc+0x192>
	{
		chasis_Vector_TargetSpeed = 0;
 80031fa:	4b3b      	ldr	r3, [pc, #236]	; (80032e8 <process_Accel_FloatingEnc+0x278>)
 80031fc:	f04f 0200 	mov.w	r2, #0
 8003200:	601a      	str	r2, [r3, #0]
//		step += 1;
	}

	u = cos(Angle*M_PI/180)*chasis_Vector_TargetSpeed ;
 8003202:	6978      	ldr	r0, [r7, #20]
 8003204:	f7fd f9a0 	bl	8000548 <__aeabi_f2d>
 8003208:	a331      	add	r3, pc, #196	; (adr r3, 80032d0 <process_Accel_FloatingEnc+0x260>)
 800320a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800320e:	f7fd f9f3 	bl	80005f8 <__aeabi_dmul>
 8003212:	4602      	mov	r2, r0
 8003214:	460b      	mov	r3, r1
 8003216:	4610      	mov	r0, r2
 8003218:	4619      	mov	r1, r3
 800321a:	f04f 0200 	mov.w	r2, #0
 800321e:	4b34      	ldr	r3, [pc, #208]	; (80032f0 <process_Accel_FloatingEnc+0x280>)
 8003220:	f7fd fb14 	bl	800084c <__aeabi_ddiv>
 8003224:	4602      	mov	r2, r0
 8003226:	460b      	mov	r3, r1
 8003228:	ec43 2b17 	vmov	d7, r2, r3
 800322c:	eeb0 0a47 	vmov.f32	s0, s14
 8003230:	eef0 0a67 	vmov.f32	s1, s15
 8003234:	f00b fe84 	bl	800ef40 <cos>
 8003238:	ec55 4b10 	vmov	r4, r5, d0
 800323c:	4b2a      	ldr	r3, [pc, #168]	; (80032e8 <process_Accel_FloatingEnc+0x278>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4618      	mov	r0, r3
 8003242:	f7fd f981 	bl	8000548 <__aeabi_f2d>
 8003246:	4602      	mov	r2, r0
 8003248:	460b      	mov	r3, r1
 800324a:	4620      	mov	r0, r4
 800324c:	4629      	mov	r1, r5
 800324e:	f7fd f9d3 	bl	80005f8 <__aeabi_dmul>
 8003252:	4602      	mov	r2, r0
 8003254:	460b      	mov	r3, r1
 8003256:	4610      	mov	r0, r2
 8003258:	4619      	mov	r1, r3
 800325a:	f7fd fca5 	bl	8000ba8 <__aeabi_d2f>
 800325e:	4603      	mov	r3, r0
 8003260:	4a24      	ldr	r2, [pc, #144]	; (80032f4 <process_Accel_FloatingEnc+0x284>)
 8003262:	6013      	str	r3, [r2, #0]
	v = sin(Angle*M_PI/180)*chasis_Vector_TargetSpeed ;
 8003264:	6978      	ldr	r0, [r7, #20]
 8003266:	f7fd f96f 	bl	8000548 <__aeabi_f2d>
 800326a:	a319      	add	r3, pc, #100	; (adr r3, 80032d0 <process_Accel_FloatingEnc+0x260>)
 800326c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003270:	f7fd f9c2 	bl	80005f8 <__aeabi_dmul>
 8003274:	4602      	mov	r2, r0
 8003276:	460b      	mov	r3, r1
 8003278:	4610      	mov	r0, r2
 800327a:	4619      	mov	r1, r3
 800327c:	f04f 0200 	mov.w	r2, #0
 8003280:	4b1b      	ldr	r3, [pc, #108]	; (80032f0 <process_Accel_FloatingEnc+0x280>)
 8003282:	f7fd fae3 	bl	800084c <__aeabi_ddiv>
 8003286:	4602      	mov	r2, r0
 8003288:	460b      	mov	r3, r1
 800328a:	ec43 2b17 	vmov	d7, r2, r3
 800328e:	eeb0 0a47 	vmov.f32	s0, s14
 8003292:	eef0 0a67 	vmov.f32	s1, s15
 8003296:	f00b fea7 	bl	800efe8 <sin>
 800329a:	ec55 4b10 	vmov	r4, r5, d0
 800329e:	4b12      	ldr	r3, [pc, #72]	; (80032e8 <process_Accel_FloatingEnc+0x278>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7fd f950 	bl	8000548 <__aeabi_f2d>
 80032a8:	4602      	mov	r2, r0
 80032aa:	460b      	mov	r3, r1
 80032ac:	4620      	mov	r0, r4
 80032ae:	4629      	mov	r1, r5
 80032b0:	f7fd f9a2 	bl	80005f8 <__aeabi_dmul>
 80032b4:	4602      	mov	r2, r0
 80032b6:	460b      	mov	r3, r1
 80032b8:	4610      	mov	r0, r2
 80032ba:	4619      	mov	r1, r3
 80032bc:	f7fd fc74 	bl	8000ba8 <__aeabi_d2f>
 80032c0:	4603      	mov	r3, r0
 80032c2:	4a0d      	ldr	r2, [pc, #52]	; (80032f8 <process_Accel_FloatingEnc+0x288>)
 80032c4:	6013      	str	r3, [r2, #0]
}
 80032c6:	bf00      	nop
 80032c8:	3718      	adds	r7, #24
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bdb0      	pop	{r4, r5, r7, pc}
 80032ce:	bf00      	nop
 80032d0:	54442d18 	.word	0x54442d18
 80032d4:	400921fb 	.word	0x400921fb
 80032d8:	200012a8 	.word	0x200012a8
 80032dc:	200012a4 	.word	0x200012a4
 80032e0:	2000125c 	.word	0x2000125c
 80032e4:	20001290 	.word	0x20001290
 80032e8:	200012a0 	.word	0x200012a0
 80032ec:	43fa0000 	.word	0x43fa0000
 80032f0:	40668000 	.word	0x40668000
 80032f4:	20001294 	.word	0x20001294
 80032f8:	20001298 	.word	0x20001298

080032fc <process_SetFloatingEnc>:

void process_SetFloatingEnc()
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0
	floatingEncCount = encoder_GetFloatingDis(&FloatingEnc);
 8003300:	4806      	ldr	r0, [pc, #24]	; (800331c <process_SetFloatingEnc+0x20>)
 8003302:	f7fd fed6 	bl	80010b2 <encoder_GetFloatingDis>
 8003306:	eef0 7a40 	vmov.f32	s15, s0
 800330a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800330e:	ee17 2a90 	vmov	r2, s15
 8003312:	4b03      	ldr	r3, [pc, #12]	; (8003320 <process_SetFloatingEnc+0x24>)
 8003314:	601a      	str	r2, [r3, #0]
}
 8003316:	bf00      	nop
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	20001260 	.word	0x20001260
 8003320:	20001290 	.word	0x20001290

08003324 <process_ResetFloatingEnc>:

void process_ResetFloatingEnc()
{
 8003324:	b580      	push	{r7, lr}
 8003326:	af00      	add	r7, sp, #0
	encoder_ResetCount(&FloatingEnc);
 8003328:	4802      	ldr	r0, [pc, #8]	; (8003334 <process_ResetFloatingEnc+0x10>)
 800332a:	f7fd fea5 	bl	8001078 <encoder_ResetCount>
}
 800332e:	bf00      	nop
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	20001260 	.word	0x20001260

08003338 <process_Signal_RotationMatrixTransform>:

void process_Signal_RotationMatrixTransform(float u, float v ,float r)
{
 8003338:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800333c:	b084      	sub	sp, #16
 800333e:	af00      	add	r7, sp, #0
 8003340:	ed87 0a03 	vstr	s0, [r7, #12]
 8003344:	edc7 0a02 	vstr	s1, [r7, #8]
 8003348:	ed87 1a01 	vstr	s2, [r7, #4]
	angle_Rad = (a_Now/10)*M_PI/180;
 800334c:	4b56      	ldr	r3, [pc, #344]	; (80034a8 <process_Signal_RotationMatrixTransform+0x170>)
 800334e:	edd3 7a00 	vldr	s15, [r3]
 8003352:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003356:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800335a:	ee16 0a90 	vmov	r0, s13
 800335e:	f7fd f8f3 	bl	8000548 <__aeabi_f2d>
 8003362:	a34f      	add	r3, pc, #316	; (adr r3, 80034a0 <process_Signal_RotationMatrixTransform+0x168>)
 8003364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003368:	f7fd f946 	bl	80005f8 <__aeabi_dmul>
 800336c:	4602      	mov	r2, r0
 800336e:	460b      	mov	r3, r1
 8003370:	4610      	mov	r0, r2
 8003372:	4619      	mov	r1, r3
 8003374:	f04f 0200 	mov.w	r2, #0
 8003378:	4b4c      	ldr	r3, [pc, #304]	; (80034ac <process_Signal_RotationMatrixTransform+0x174>)
 800337a:	f7fd fa67 	bl	800084c <__aeabi_ddiv>
 800337e:	4602      	mov	r2, r0
 8003380:	460b      	mov	r3, r1
 8003382:	4610      	mov	r0, r2
 8003384:	4619      	mov	r1, r3
 8003386:	f7fd fc0f 	bl	8000ba8 <__aeabi_d2f>
 800338a:	4603      	mov	r3, r0
 800338c:	4a48      	ldr	r2, [pc, #288]	; (80034b0 <process_Signal_RotationMatrixTransform+0x178>)
 800338e:	6013      	str	r3, [r2, #0]
	uControlX = u*cos(angle_Rad) - v*sin(angle_Rad);
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f7fd f8d9 	bl	8000548 <__aeabi_f2d>
 8003396:	4604      	mov	r4, r0
 8003398:	460d      	mov	r5, r1
 800339a:	4b45      	ldr	r3, [pc, #276]	; (80034b0 <process_Signal_RotationMatrixTransform+0x178>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fd f8d2 	bl	8000548 <__aeabi_f2d>
 80033a4:	4602      	mov	r2, r0
 80033a6:	460b      	mov	r3, r1
 80033a8:	ec43 2b10 	vmov	d0, r2, r3
 80033ac:	f00b fdc8 	bl	800ef40 <cos>
 80033b0:	ec53 2b10 	vmov	r2, r3, d0
 80033b4:	4620      	mov	r0, r4
 80033b6:	4629      	mov	r1, r5
 80033b8:	f7fd f91e 	bl	80005f8 <__aeabi_dmul>
 80033bc:	4602      	mov	r2, r0
 80033be:	460b      	mov	r3, r1
 80033c0:	4690      	mov	r8, r2
 80033c2:	4699      	mov	r9, r3
 80033c4:	68b8      	ldr	r0, [r7, #8]
 80033c6:	f7fd f8bf 	bl	8000548 <__aeabi_f2d>
 80033ca:	4604      	mov	r4, r0
 80033cc:	460d      	mov	r5, r1
 80033ce:	4b38      	ldr	r3, [pc, #224]	; (80034b0 <process_Signal_RotationMatrixTransform+0x178>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7fd f8b8 	bl	8000548 <__aeabi_f2d>
 80033d8:	4602      	mov	r2, r0
 80033da:	460b      	mov	r3, r1
 80033dc:	ec43 2b10 	vmov	d0, r2, r3
 80033e0:	f00b fe02 	bl	800efe8 <sin>
 80033e4:	ec53 2b10 	vmov	r2, r3, d0
 80033e8:	4620      	mov	r0, r4
 80033ea:	4629      	mov	r1, r5
 80033ec:	f7fd f904 	bl	80005f8 <__aeabi_dmul>
 80033f0:	4602      	mov	r2, r0
 80033f2:	460b      	mov	r3, r1
 80033f4:	4640      	mov	r0, r8
 80033f6:	4649      	mov	r1, r9
 80033f8:	f7fc ff46 	bl	8000288 <__aeabi_dsub>
 80033fc:	4602      	mov	r2, r0
 80033fe:	460b      	mov	r3, r1
 8003400:	4610      	mov	r0, r2
 8003402:	4619      	mov	r1, r3
 8003404:	f7fd fbd0 	bl	8000ba8 <__aeabi_d2f>
 8003408:	4603      	mov	r3, r0
 800340a:	4a2a      	ldr	r2, [pc, #168]	; (80034b4 <process_Signal_RotationMatrixTransform+0x17c>)
 800340c:	6013      	str	r3, [r2, #0]
	uControlY = u*sin(angle_Rad) + v*cos(angle_Rad);
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f7fd f89a 	bl	8000548 <__aeabi_f2d>
 8003414:	4604      	mov	r4, r0
 8003416:	460d      	mov	r5, r1
 8003418:	4b25      	ldr	r3, [pc, #148]	; (80034b0 <process_Signal_RotationMatrixTransform+0x178>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f7fd f893 	bl	8000548 <__aeabi_f2d>
 8003422:	4602      	mov	r2, r0
 8003424:	460b      	mov	r3, r1
 8003426:	ec43 2b10 	vmov	d0, r2, r3
 800342a:	f00b fddd 	bl	800efe8 <sin>
 800342e:	ec53 2b10 	vmov	r2, r3, d0
 8003432:	4620      	mov	r0, r4
 8003434:	4629      	mov	r1, r5
 8003436:	f7fd f8df 	bl	80005f8 <__aeabi_dmul>
 800343a:	4602      	mov	r2, r0
 800343c:	460b      	mov	r3, r1
 800343e:	4690      	mov	r8, r2
 8003440:	4699      	mov	r9, r3
 8003442:	68b8      	ldr	r0, [r7, #8]
 8003444:	f7fd f880 	bl	8000548 <__aeabi_f2d>
 8003448:	4604      	mov	r4, r0
 800344a:	460d      	mov	r5, r1
 800344c:	4b18      	ldr	r3, [pc, #96]	; (80034b0 <process_Signal_RotationMatrixTransform+0x178>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4618      	mov	r0, r3
 8003452:	f7fd f879 	bl	8000548 <__aeabi_f2d>
 8003456:	4602      	mov	r2, r0
 8003458:	460b      	mov	r3, r1
 800345a:	ec43 2b10 	vmov	d0, r2, r3
 800345e:	f00b fd6f 	bl	800ef40 <cos>
 8003462:	ec53 2b10 	vmov	r2, r3, d0
 8003466:	4620      	mov	r0, r4
 8003468:	4629      	mov	r1, r5
 800346a:	f7fd f8c5 	bl	80005f8 <__aeabi_dmul>
 800346e:	4602      	mov	r2, r0
 8003470:	460b      	mov	r3, r1
 8003472:	4640      	mov	r0, r8
 8003474:	4649      	mov	r1, r9
 8003476:	f7fc ff09 	bl	800028c <__adddf3>
 800347a:	4602      	mov	r2, r0
 800347c:	460b      	mov	r3, r1
 800347e:	4610      	mov	r0, r2
 8003480:	4619      	mov	r1, r3
 8003482:	f7fd fb91 	bl	8000ba8 <__aeabi_d2f>
 8003486:	4603      	mov	r3, r0
 8003488:	4a0b      	ldr	r2, [pc, #44]	; (80034b8 <process_Signal_RotationMatrixTransform+0x180>)
 800348a:	6013      	str	r3, [r2, #0]
	uControlTheta = r;
 800348c:	4a0b      	ldr	r2, [pc, #44]	; (80034bc <process_Signal_RotationMatrixTransform+0x184>)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6013      	str	r3, [r2, #0]
}
 8003492:	bf00      	nop
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800349c:	f3af 8000 	nop.w
 80034a0:	54442d18 	.word	0x54442d18
 80034a4:	400921fb 	.word	0x400921fb
 80034a8:	20001208 	.word	0x20001208
 80034ac:	40668000 	.word	0x40668000
 80034b0:	2000120c 	.word	0x2000120c
 80034b4:	200011e8 	.word	0x200011e8
 80034b8:	200011ec 	.word	0x200011ec
 80034bc:	200011f0 	.word	0x200011f0

080034c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80034c0:	b5b0      	push	{r4, r5, r7, lr}
 80034c2:	b09c      	sub	sp, #112	; 0x70
 80034c4:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 80034c6:	f001 fe1f 	bl	8005108 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80034ca:	f000 f8db 	bl	8003684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80034ce:	f000 fca1 	bl	8003e14 <MX_GPIO_Init>
  MX_DMA_Init();
 80034d2:	f000 fc69 	bl	8003da8 <MX_DMA_Init>
  MX_CAN1_Init();
 80034d6:	f000 f991 	bl	80037fc <MX_CAN1_Init>
  MX_TIM2_Init();
 80034da:	f000 fa1d 	bl	8003918 <MX_TIM2_Init>
  MX_TIM3_Init();
 80034de:	f000 fa6f 	bl	80039c0 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 80034e2:	f000 fc37 	bl	8003d54 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 80034e6:	f000 f9bf 	bl	8003868 <MX_TIM1_Init>
  MX_TIM10_Init();
 80034ea:	f000 fbbb 	bl	8003c64 <MX_TIM10_Init>
  MX_USART1_UART_Init();
 80034ee:	f000 fbdd 	bl	8003cac <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80034f2:	f000 fc05 	bl	8003d00 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 80034f6:	f000 fb33 	bl	8003b60 <MX_TIM5_Init>
  MX_ADC1_Init();
 80034fa:	f000 f92d 	bl	8003758 <MX_ADC1_Init>
  MX_TIM4_Init();
 80034fe:	f000 fae1 	bl	8003ac4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
//  	log_Init(&huart2);
  	log_Init(&huart2);
 8003502:	4847      	ldr	r0, [pc, #284]	; (8003620 <main+0x160>)
 8003504:	f7ff fb22 	bl	8002b4c <log_Init>
  	Send_Header();
 8003508:	f7ff fd18 	bl	8002f3c <Send_Header>
	HAL_UART_Receive_IT(&huart3, (uint8_t*) UARTRX3_Buffer, 9);
 800350c:	2209      	movs	r2, #9
 800350e:	4945      	ldr	r1, [pc, #276]	; (8003624 <main+0x164>)
 8003510:	4845      	ldr	r0, [pc, #276]	; (8003628 <main+0x168>)
 8003512:	f005 fe8f 	bl	8009234 <HAL_UART_Receive_IT>


	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx,DMA_IT_HT);
 8003516:	4b45      	ldr	r3, [pc, #276]	; (800362c <main+0x16c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	4b43      	ldr	r3, [pc, #268]	; (800362c <main+0x16c>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f022 0208 	bic.w	r2, r2, #8
 8003524:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003526:	2100      	movs	r1, #0
 8003528:	4841      	ldr	r0, [pc, #260]	; (8003630 <main+0x170>)
 800352a:	f004 fd09 	bl	8007f40 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800352e:	2104      	movs	r1, #4
 8003530:	483f      	ldr	r0, [pc, #252]	; (8003630 <main+0x170>)
 8003532:	f004 fd05 	bl	8007f40 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8003536:	2100      	movs	r1, #0
 8003538:	483e      	ldr	r0, [pc, #248]	; (8003634 <main+0x174>)
 800353a:	f004 fd01 	bl	8007f40 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 800353e:	2104      	movs	r1, #4
 8003540:	483c      	ldr	r0, [pc, #240]	; (8003634 <main+0x174>)
 8003542:	f004 fcfd 	bl	8007f40 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8003546:	213c      	movs	r1, #60	; 0x3c
 8003548:	483b      	ldr	r0, [pc, #236]	; (8003638 <main+0x178>)
 800354a:	f004 fe67 	bl	800821c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800354e:	213c      	movs	r1, #60	; 0x3c
 8003550:	483a      	ldr	r0, [pc, #232]	; (800363c <main+0x17c>)
 8003552:	f004 fe63 	bl	800821c <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 8003556:	483a      	ldr	r0, [pc, #232]	; (8003640 <main+0x180>)
 8003558:	f004 fc28 	bl	8007dac <HAL_TIM_Base_Start_IT>

	HAL_UART_Receive_DMA(&huart1,(uint8_t*)mpu,10);
 800355c:	220a      	movs	r2, #10
 800355e:	4939      	ldr	r1, [pc, #228]	; (8003644 <main+0x184>)
 8003560:	4839      	ldr	r0, [pc, #228]	; (8003648 <main+0x188>)
 8003562:	f005 fe97 	bl	8009294 <HAL_UART_Receive_DMA>

	pid.kP = -0.12;
 8003566:	4b39      	ldr	r3, [pc, #228]	; (800364c <main+0x18c>)
 8003568:	4a39      	ldr	r2, [pc, #228]	; (8003650 <main+0x190>)
 800356a:	60da      	str	r2, [r3, #12]
	pid.kI = 5.32;
 800356c:	4b37      	ldr	r3, [pc, #220]	; (800364c <main+0x18c>)
 800356e:	4a39      	ldr	r2, [pc, #228]	; (8003654 <main+0x194>)
 8003570:	615a      	str	r2, [r3, #20]
	pid.kD = 20.22;
 8003572:	4b36      	ldr	r3, [pc, #216]	; (800364c <main+0x18c>)
 8003574:	4a38      	ldr	r2, [pc, #224]	; (8003658 <main+0x198>)
 8003576:	621a      	str	r2, [r3, #32]
	pid.alpha = 5.31;
 8003578:	4b34      	ldr	r3, [pc, #208]	; (800364c <main+0x18c>)
 800357a:	4a38      	ldr	r2, [pc, #224]	; (800365c <main+0x19c>)
 800357c:	631a      	str	r2, [r3, #48]	; 0x30
	pid.deltaT = 0.001;
 800357e:	4b33      	ldr	r3, [pc, #204]	; (800364c <main+0x18c>)
 8003580:	4a37      	ldr	r2, [pc, #220]	; (8003660 <main+0x1a0>)
 8003582:	609a      	str	r2, [r3, #8]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 256);
 8003584:	4b37      	ldr	r3, [pc, #220]	; (8003664 <main+0x1a4>)
 8003586:	f107 0454 	add.w	r4, r7, #84	; 0x54
 800358a:	461d      	mov	r5, r3
 800358c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800358e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003590:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003594:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8003598:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800359c:	2100      	movs	r1, #0
 800359e:	4618      	mov	r0, r3
 80035a0:	f007 f8af 	bl	800a702 <osThreadCreate>
 80035a4:	4603      	mov	r3, r0
 80035a6:	4a30      	ldr	r2, [pc, #192]	; (8003668 <main+0x1a8>)
 80035a8:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskInvKine */
  osThreadStaticDef(TaskInvKine, InverseKinematic, osPriorityLow, 0, 256, TaskInvKineBuffer, &TaskInvKineControlBlock);
 80035aa:	4b30      	ldr	r3, [pc, #192]	; (800366c <main+0x1ac>)
 80035ac:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80035b0:	461d      	mov	r5, r3
 80035b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80035ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskInvKineHandle = osThreadCreate(osThread(TaskInvKine), NULL);
 80035be:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80035c2:	2100      	movs	r1, #0
 80035c4:	4618      	mov	r0, r3
 80035c6:	f007 f89c 	bl	800a702 <osThreadCreate>
 80035ca:	4603      	mov	r3, r0
 80035cc:	4a28      	ldr	r2, [pc, #160]	; (8003670 <main+0x1b0>)
 80035ce:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskCAN */
  osThreadStaticDef(TaskCAN, CAN_Bus, osPriorityBelowNormal, 0, 128, TaskCANBuffer, &TaskCANControlBlock);
 80035d0:	4b28      	ldr	r3, [pc, #160]	; (8003674 <main+0x1b4>)
 80035d2:	f107 041c 	add.w	r4, r7, #28
 80035d6:	461d      	mov	r5, r3
 80035d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80035e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskCANHandle = osThreadCreate(osThread(TaskCAN), NULL);
 80035e4:	f107 031c 	add.w	r3, r7, #28
 80035e8:	2100      	movs	r1, #0
 80035ea:	4618      	mov	r0, r3
 80035ec:	f007 f889 	bl	800a702 <osThreadCreate>
 80035f0:	4603      	mov	r3, r0
 80035f2:	4a21      	ldr	r2, [pc, #132]	; (8003678 <main+0x1b8>)
 80035f4:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskOdometer */
  osThreadDef(TaskOdometer, OdometerHandle, osPriorityHigh, 0, 256);
 80035f6:	4b21      	ldr	r3, [pc, #132]	; (800367c <main+0x1bc>)
 80035f8:	463c      	mov	r4, r7
 80035fa:	461d      	mov	r5, r3
 80035fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003600:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003604:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskOdometerHandle = osThreadCreate(osThread(TaskOdometer), NULL);
 8003608:	463b      	mov	r3, r7
 800360a:	2100      	movs	r1, #0
 800360c:	4618      	mov	r0, r3
 800360e:	f007 f878 	bl	800a702 <osThreadCreate>
 8003612:	4603      	mov	r3, r0
 8003614:	4a1a      	ldr	r2, [pc, #104]	; (8003680 <main+0x1c0>)
 8003616:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8003618:	f007 f86c 	bl	800a6f4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800361c:	e7fe      	b.n	800361c <main+0x15c>
 800361e:	bf00      	nop
 8003620:	200008ac 	.word	0x200008ac
 8003624:	200011a8 	.word	0x200011a8
 8003628:	200008f0 	.word	0x200008f0
 800362c:	20000934 	.word	0x20000934
 8003630:	20000748 	.word	0x20000748
 8003634:	200007d8 	.word	0x200007d8
 8003638:	20000700 	.word	0x20000700
 800363c:	200006b8 	.word	0x200006b8
 8003640:	20000790 	.word	0x20000790
 8003644:	200011f8 	.word	0x200011f8
 8003648:	20000868 	.word	0x20000868
 800364c:	20001144 	.word	0x20001144
 8003650:	bdf5c28f 	.word	0xbdf5c28f
 8003654:	40aa3d71 	.word	0x40aa3d71
 8003658:	41a1c28f 	.word	0x41a1c28f
 800365c:	40a9eb85 	.word	0x40a9eb85
 8003660:	3a83126f 	.word	0x3a83126f
 8003664:	0801124c 	.word	0x0801124c
 8003668:	200009f4 	.word	0x200009f4
 800366c:	08011274 	.word	0x08011274
 8003670:	200009f8 	.word	0x200009f8
 8003674:	08011298 	.word	0x08011298
 8003678:	20000e9c 	.word	0x20000e9c
 800367c:	080112c4 	.word	0x080112c4
 8003680:	20001140 	.word	0x20001140

08003684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b094      	sub	sp, #80	; 0x50
 8003688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800368a:	f107 0320 	add.w	r3, r7, #32
 800368e:	2230      	movs	r2, #48	; 0x30
 8003690:	2100      	movs	r1, #0
 8003692:	4618      	mov	r0, r3
 8003694:	f009 fa5d 	bl	800cb52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003698:	f107 030c 	add.w	r3, r7, #12
 800369c:	2200      	movs	r2, #0
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	605a      	str	r2, [r3, #4]
 80036a2:	609a      	str	r2, [r3, #8]
 80036a4:	60da      	str	r2, [r3, #12]
 80036a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80036a8:	2300      	movs	r3, #0
 80036aa:	60bb      	str	r3, [r7, #8]
 80036ac:	4b28      	ldr	r3, [pc, #160]	; (8003750 <SystemClock_Config+0xcc>)
 80036ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b0:	4a27      	ldr	r2, [pc, #156]	; (8003750 <SystemClock_Config+0xcc>)
 80036b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036b6:	6413      	str	r3, [r2, #64]	; 0x40
 80036b8:	4b25      	ldr	r3, [pc, #148]	; (8003750 <SystemClock_Config+0xcc>)
 80036ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036c0:	60bb      	str	r3, [r7, #8]
 80036c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80036c4:	2300      	movs	r3, #0
 80036c6:	607b      	str	r3, [r7, #4]
 80036c8:	4b22      	ldr	r3, [pc, #136]	; (8003754 <SystemClock_Config+0xd0>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a21      	ldr	r2, [pc, #132]	; (8003754 <SystemClock_Config+0xd0>)
 80036ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036d2:	6013      	str	r3, [r2, #0]
 80036d4:	4b1f      	ldr	r3, [pc, #124]	; (8003754 <SystemClock_Config+0xd0>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036dc:	607b      	str	r3, [r7, #4]
 80036de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80036e0:	2302      	movs	r3, #2
 80036e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80036e4:	2301      	movs	r3, #1
 80036e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80036e8:	2310      	movs	r3, #16
 80036ea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80036ec:	2302      	movs	r3, #2
 80036ee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80036f0:	2300      	movs	r3, #0
 80036f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80036f4:	2308      	movs	r3, #8
 80036f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 80036f8:	23a0      	movs	r3, #160	; 0xa0
 80036fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80036fc:	2302      	movs	r3, #2
 80036fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003700:	2304      	movs	r3, #4
 8003702:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003704:	f107 0320 	add.w	r3, r7, #32
 8003708:	4618      	mov	r0, r3
 800370a:	f003 fe35 	bl	8007378 <HAL_RCC_OscConfig>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d001      	beq.n	8003718 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003714:	f000 ff92 	bl	800463c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003718:	230f      	movs	r3, #15
 800371a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800371c:	2302      	movs	r3, #2
 800371e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003720:	2300      	movs	r3, #0
 8003722:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003724:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003728:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800372a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800372e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003730:	f107 030c 	add.w	r3, r7, #12
 8003734:	2105      	movs	r1, #5
 8003736:	4618      	mov	r0, r3
 8003738:	f004 f896 	bl	8007868 <HAL_RCC_ClockConfig>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003742:	f000 ff7b 	bl	800463c <Error_Handler>
  }
}
 8003746:	bf00      	nop
 8003748:	3750      	adds	r7, #80	; 0x50
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	40023800 	.word	0x40023800
 8003754:	40007000 	.word	0x40007000

08003758 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800375e:	463b      	mov	r3, r7
 8003760:	2200      	movs	r2, #0
 8003762:	601a      	str	r2, [r3, #0]
 8003764:	605a      	str	r2, [r3, #4]
 8003766:	609a      	str	r2, [r3, #8]
 8003768:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800376a:	4b21      	ldr	r3, [pc, #132]	; (80037f0 <MX_ADC1_Init+0x98>)
 800376c:	4a21      	ldr	r2, [pc, #132]	; (80037f4 <MX_ADC1_Init+0x9c>)
 800376e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003770:	4b1f      	ldr	r3, [pc, #124]	; (80037f0 <MX_ADC1_Init+0x98>)
 8003772:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003776:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003778:	4b1d      	ldr	r3, [pc, #116]	; (80037f0 <MX_ADC1_Init+0x98>)
 800377a:	2200      	movs	r2, #0
 800377c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800377e:	4b1c      	ldr	r3, [pc, #112]	; (80037f0 <MX_ADC1_Init+0x98>)
 8003780:	2200      	movs	r2, #0
 8003782:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003784:	4b1a      	ldr	r3, [pc, #104]	; (80037f0 <MX_ADC1_Init+0x98>)
 8003786:	2201      	movs	r2, #1
 8003788:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800378a:	4b19      	ldr	r3, [pc, #100]	; (80037f0 <MX_ADC1_Init+0x98>)
 800378c:	2200      	movs	r2, #0
 800378e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003792:	4b17      	ldr	r3, [pc, #92]	; (80037f0 <MX_ADC1_Init+0x98>)
 8003794:	2200      	movs	r2, #0
 8003796:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003798:	4b15      	ldr	r3, [pc, #84]	; (80037f0 <MX_ADC1_Init+0x98>)
 800379a:	4a17      	ldr	r2, [pc, #92]	; (80037f8 <MX_ADC1_Init+0xa0>)
 800379c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800379e:	4b14      	ldr	r3, [pc, #80]	; (80037f0 <MX_ADC1_Init+0x98>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80037a4:	4b12      	ldr	r3, [pc, #72]	; (80037f0 <MX_ADC1_Init+0x98>)
 80037a6:	2201      	movs	r2, #1
 80037a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80037aa:	4b11      	ldr	r3, [pc, #68]	; (80037f0 <MX_ADC1_Init+0x98>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80037b2:	4b0f      	ldr	r3, [pc, #60]	; (80037f0 <MX_ADC1_Init+0x98>)
 80037b4:	2201      	movs	r2, #1
 80037b6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80037b8:	480d      	ldr	r0, [pc, #52]	; (80037f0 <MX_ADC1_Init+0x98>)
 80037ba:	f001 fce7 	bl	800518c <HAL_ADC_Init>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80037c4:	f000 ff3a 	bl	800463c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80037c8:	230b      	movs	r3, #11
 80037ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80037cc:	2301      	movs	r3, #1
 80037ce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80037d0:	2300      	movs	r3, #0
 80037d2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037d4:	463b      	mov	r3, r7
 80037d6:	4619      	mov	r1, r3
 80037d8:	4805      	ldr	r0, [pc, #20]	; (80037f0 <MX_ADC1_Init+0x98>)
 80037da:	f001 fe49 	bl	8005470 <HAL_ADC_ConfigChannel>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80037e4:	f000 ff2a 	bl	800463c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80037e8:	bf00      	nop
 80037ea:	3710      	adds	r7, #16
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	20000648 	.word	0x20000648
 80037f4:	40012000 	.word	0x40012000
 80037f8:	0f000001 	.word	0x0f000001

080037fc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003800:	4b17      	ldr	r3, [pc, #92]	; (8003860 <MX_CAN1_Init+0x64>)
 8003802:	4a18      	ldr	r2, [pc, #96]	; (8003864 <MX_CAN1_Init+0x68>)
 8003804:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 8003806:	4b16      	ldr	r3, [pc, #88]	; (8003860 <MX_CAN1_Init+0x64>)
 8003808:	220a      	movs	r2, #10
 800380a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800380c:	4b14      	ldr	r3, [pc, #80]	; (8003860 <MX_CAN1_Init+0x64>)
 800380e:	2200      	movs	r2, #0
 8003810:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003812:	4b13      	ldr	r3, [pc, #76]	; (8003860 <MX_CAN1_Init+0x64>)
 8003814:	2200      	movs	r2, #0
 8003816:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8003818:	4b11      	ldr	r3, [pc, #68]	; (8003860 <MX_CAN1_Init+0x64>)
 800381a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800381e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003820:	4b0f      	ldr	r3, [pc, #60]	; (8003860 <MX_CAN1_Init+0x64>)
 8003822:	2200      	movs	r2, #0
 8003824:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003826:	4b0e      	ldr	r3, [pc, #56]	; (8003860 <MX_CAN1_Init+0x64>)
 8003828:	2200      	movs	r2, #0
 800382a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800382c:	4b0c      	ldr	r3, [pc, #48]	; (8003860 <MX_CAN1_Init+0x64>)
 800382e:	2200      	movs	r2, #0
 8003830:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003832:	4b0b      	ldr	r3, [pc, #44]	; (8003860 <MX_CAN1_Init+0x64>)
 8003834:	2200      	movs	r2, #0
 8003836:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8003838:	4b09      	ldr	r3, [pc, #36]	; (8003860 <MX_CAN1_Init+0x64>)
 800383a:	2200      	movs	r2, #0
 800383c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800383e:	4b08      	ldr	r3, [pc, #32]	; (8003860 <MX_CAN1_Init+0x64>)
 8003840:	2200      	movs	r2, #0
 8003842:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003844:	4b06      	ldr	r3, [pc, #24]	; (8003860 <MX_CAN1_Init+0x64>)
 8003846:	2200      	movs	r2, #0
 8003848:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800384a:	4805      	ldr	r0, [pc, #20]	; (8003860 <MX_CAN1_Init+0x64>)
 800384c:	f002 f838 	bl	80058c0 <HAL_CAN_Init>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8003856:	f000 fef1 	bl	800463c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800385a:	bf00      	nop
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	20000690 	.word	0x20000690
 8003864:	40006400 	.word	0x40006400

08003868 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b08c      	sub	sp, #48	; 0x30
 800386c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800386e:	f107 030c 	add.w	r3, r7, #12
 8003872:	2224      	movs	r2, #36	; 0x24
 8003874:	2100      	movs	r1, #0
 8003876:	4618      	mov	r0, r3
 8003878:	f009 f96b 	bl	800cb52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800387c:	1d3b      	adds	r3, r7, #4
 800387e:	2200      	movs	r2, #0
 8003880:	601a      	str	r2, [r3, #0]
 8003882:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003884:	4b22      	ldr	r3, [pc, #136]	; (8003910 <MX_TIM1_Init+0xa8>)
 8003886:	4a23      	ldr	r2, [pc, #140]	; (8003914 <MX_TIM1_Init+0xac>)
 8003888:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800388a:	4b21      	ldr	r3, [pc, #132]	; (8003910 <MX_TIM1_Init+0xa8>)
 800388c:	2200      	movs	r2, #0
 800388e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003890:	4b1f      	ldr	r3, [pc, #124]	; (8003910 <MX_TIM1_Init+0xa8>)
 8003892:	2200      	movs	r2, #0
 8003894:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003896:	4b1e      	ldr	r3, [pc, #120]	; (8003910 <MX_TIM1_Init+0xa8>)
 8003898:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800389c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800389e:	4b1c      	ldr	r3, [pc, #112]	; (8003910 <MX_TIM1_Init+0xa8>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80038a4:	4b1a      	ldr	r3, [pc, #104]	; (8003910 <MX_TIM1_Init+0xa8>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038aa:	4b19      	ldr	r3, [pc, #100]	; (8003910 <MX_TIM1_Init+0xa8>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80038b0:	2301      	movs	r3, #1
 80038b2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80038b4:	2300      	movs	r3, #0
 80038b6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80038b8:	2301      	movs	r3, #1
 80038ba:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80038bc:	2300      	movs	r3, #0
 80038be:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80038c0:	2300      	movs	r3, #0
 80038c2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80038c4:	2300      	movs	r3, #0
 80038c6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80038c8:	2301      	movs	r3, #1
 80038ca:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80038cc:	2300      	movs	r3, #0
 80038ce:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80038d0:	2300      	movs	r3, #0
 80038d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80038d4:	f107 030c 	add.w	r3, r7, #12
 80038d8:	4619      	mov	r1, r3
 80038da:	480d      	ldr	r0, [pc, #52]	; (8003910 <MX_TIM1_Init+0xa8>)
 80038dc:	f004 fbf8 	bl	80080d0 <HAL_TIM_Encoder_Init>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80038e6:	f000 fea9 	bl	800463c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038ea:	2300      	movs	r3, #0
 80038ec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038ee:	2300      	movs	r3, #0
 80038f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80038f2:	1d3b      	adds	r3, r7, #4
 80038f4:	4619      	mov	r1, r3
 80038f6:	4806      	ldr	r0, [pc, #24]	; (8003910 <MX_TIM1_Init+0xa8>)
 80038f8:	f005 fae8 	bl	8008ecc <HAL_TIMEx_MasterConfigSynchronization>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8003902:	f000 fe9b 	bl	800463c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003906:	bf00      	nop
 8003908:	3730      	adds	r7, #48	; 0x30
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	200006b8 	.word	0x200006b8
 8003914:	40010000 	.word	0x40010000

08003918 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b08c      	sub	sp, #48	; 0x30
 800391c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800391e:	f107 030c 	add.w	r3, r7, #12
 8003922:	2224      	movs	r2, #36	; 0x24
 8003924:	2100      	movs	r1, #0
 8003926:	4618      	mov	r0, r3
 8003928:	f009 f913 	bl	800cb52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800392c:	1d3b      	adds	r3, r7, #4
 800392e:	2200      	movs	r2, #0
 8003930:	601a      	str	r2, [r3, #0]
 8003932:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003934:	4b21      	ldr	r3, [pc, #132]	; (80039bc <MX_TIM2_Init+0xa4>)
 8003936:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800393a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800393c:	4b1f      	ldr	r3, [pc, #124]	; (80039bc <MX_TIM2_Init+0xa4>)
 800393e:	2200      	movs	r2, #0
 8003940:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003942:	4b1e      	ldr	r3, [pc, #120]	; (80039bc <MX_TIM2_Init+0xa4>)
 8003944:	2200      	movs	r2, #0
 8003946:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003948:	4b1c      	ldr	r3, [pc, #112]	; (80039bc <MX_TIM2_Init+0xa4>)
 800394a:	f04f 32ff 	mov.w	r2, #4294967295
 800394e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003950:	4b1a      	ldr	r3, [pc, #104]	; (80039bc <MX_TIM2_Init+0xa4>)
 8003952:	2200      	movs	r2, #0
 8003954:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003956:	4b19      	ldr	r3, [pc, #100]	; (80039bc <MX_TIM2_Init+0xa4>)
 8003958:	2200      	movs	r2, #0
 800395a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800395c:	2303      	movs	r3, #3
 800395e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003960:	2300      	movs	r3, #0
 8003962:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003964:	2301      	movs	r3, #1
 8003966:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003968:	2300      	movs	r3, #0
 800396a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800396c:	2300      	movs	r3, #0
 800396e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003970:	2300      	movs	r3, #0
 8003972:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003974:	2301      	movs	r3, #1
 8003976:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003978:	2300      	movs	r3, #0
 800397a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800397c:	2300      	movs	r3, #0
 800397e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003980:	f107 030c 	add.w	r3, r7, #12
 8003984:	4619      	mov	r1, r3
 8003986:	480d      	ldr	r0, [pc, #52]	; (80039bc <MX_TIM2_Init+0xa4>)
 8003988:	f004 fba2 	bl	80080d0 <HAL_TIM_Encoder_Init>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d001      	beq.n	8003996 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003992:	f000 fe53 	bl	800463c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003996:	2300      	movs	r3, #0
 8003998:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800399a:	2300      	movs	r3, #0
 800399c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800399e:	1d3b      	adds	r3, r7, #4
 80039a0:	4619      	mov	r1, r3
 80039a2:	4806      	ldr	r0, [pc, #24]	; (80039bc <MX_TIM2_Init+0xa4>)
 80039a4:	f005 fa92 	bl	8008ecc <HAL_TIMEx_MasterConfigSynchronization>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80039ae:	f000 fe45 	bl	800463c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80039b2:	bf00      	nop
 80039b4:	3730      	adds	r7, #48	; 0x30
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	20000700 	.word	0x20000700

080039c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b08e      	sub	sp, #56	; 0x38
 80039c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80039ca:	2200      	movs	r2, #0
 80039cc:	601a      	str	r2, [r3, #0]
 80039ce:	605a      	str	r2, [r3, #4]
 80039d0:	609a      	str	r2, [r3, #8]
 80039d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039d4:	f107 0320 	add.w	r3, r7, #32
 80039d8:	2200      	movs	r2, #0
 80039da:	601a      	str	r2, [r3, #0]
 80039dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039de:	1d3b      	adds	r3, r7, #4
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	605a      	str	r2, [r3, #4]
 80039e6:	609a      	str	r2, [r3, #8]
 80039e8:	60da      	str	r2, [r3, #12]
 80039ea:	611a      	str	r2, [r3, #16]
 80039ec:	615a      	str	r2, [r3, #20]
 80039ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80039f0:	4b32      	ldr	r3, [pc, #200]	; (8003abc <MX_TIM3_Init+0xfc>)
 80039f2:	4a33      	ldr	r2, [pc, #204]	; (8003ac0 <MX_TIM3_Init+0x100>)
 80039f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 80039f6:	4b31      	ldr	r3, [pc, #196]	; (8003abc <MX_TIM3_Init+0xfc>)
 80039f8:	224f      	movs	r2, #79	; 0x4f
 80039fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039fc:	4b2f      	ldr	r3, [pc, #188]	; (8003abc <MX_TIM3_Init+0xfc>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8003a02:	4b2e      	ldr	r3, [pc, #184]	; (8003abc <MX_TIM3_Init+0xfc>)
 8003a04:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003a08:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a0a:	4b2c      	ldr	r3, [pc, #176]	; (8003abc <MX_TIM3_Init+0xfc>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a10:	4b2a      	ldr	r3, [pc, #168]	; (8003abc <MX_TIM3_Init+0xfc>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003a16:	4829      	ldr	r0, [pc, #164]	; (8003abc <MX_TIM3_Init+0xfc>)
 8003a18:	f004 f978 	bl	8007d0c <HAL_TIM_Base_Init>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003a22:	f000 fe0b 	bl	800463c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a2a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003a2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a30:	4619      	mov	r1, r3
 8003a32:	4822      	ldr	r0, [pc, #136]	; (8003abc <MX_TIM3_Init+0xfc>)
 8003a34:	f004 fe4a 	bl	80086cc <HAL_TIM_ConfigClockSource>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003a3e:	f000 fdfd 	bl	800463c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003a42:	481e      	ldr	r0, [pc, #120]	; (8003abc <MX_TIM3_Init+0xfc>)
 8003a44:	f004 fa22 	bl	8007e8c <HAL_TIM_PWM_Init>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003a4e:	f000 fdf5 	bl	800463c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a52:	2300      	movs	r3, #0
 8003a54:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a56:	2300      	movs	r3, #0
 8003a58:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003a5a:	f107 0320 	add.w	r3, r7, #32
 8003a5e:	4619      	mov	r1, r3
 8003a60:	4816      	ldr	r0, [pc, #88]	; (8003abc <MX_TIM3_Init+0xfc>)
 8003a62:	f005 fa33 	bl	8008ecc <HAL_TIMEx_MasterConfigSynchronization>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003a6c:	f000 fde6 	bl	800463c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a70:	2360      	movs	r3, #96	; 0x60
 8003a72:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003a74:	2300      	movs	r3, #0
 8003a76:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a80:	1d3b      	adds	r3, r7, #4
 8003a82:	2200      	movs	r2, #0
 8003a84:	4619      	mov	r1, r3
 8003a86:	480d      	ldr	r0, [pc, #52]	; (8003abc <MX_TIM3_Init+0xfc>)
 8003a88:	f004 fd5e 	bl	8008548 <HAL_TIM_PWM_ConfigChannel>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d001      	beq.n	8003a96 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8003a92:	f000 fdd3 	bl	800463c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003a96:	1d3b      	adds	r3, r7, #4
 8003a98:	2204      	movs	r2, #4
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	4807      	ldr	r0, [pc, #28]	; (8003abc <MX_TIM3_Init+0xfc>)
 8003a9e:	f004 fd53 	bl	8008548 <HAL_TIM_PWM_ConfigChannel>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d001      	beq.n	8003aac <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8003aa8:	f000 fdc8 	bl	800463c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003aac:	4803      	ldr	r0, [pc, #12]	; (8003abc <MX_TIM3_Init+0xfc>)
 8003aae:	f000 ffa1 	bl	80049f4 <HAL_TIM_MspPostInit>

}
 8003ab2:	bf00      	nop
 8003ab4:	3738      	adds	r7, #56	; 0x38
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	20000748 	.word	0x20000748
 8003ac0:	40000400 	.word	0x40000400

08003ac4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b086      	sub	sp, #24
 8003ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003aca:	f107 0308 	add.w	r3, r7, #8
 8003ace:	2200      	movs	r2, #0
 8003ad0:	601a      	str	r2, [r3, #0]
 8003ad2:	605a      	str	r2, [r3, #4]
 8003ad4:	609a      	str	r2, [r3, #8]
 8003ad6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ad8:	463b      	mov	r3, r7
 8003ada:	2200      	movs	r2, #0
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003ae0:	4b1d      	ldr	r3, [pc, #116]	; (8003b58 <MX_TIM4_Init+0x94>)
 8003ae2:	4a1e      	ldr	r2, [pc, #120]	; (8003b5c <MX_TIM4_Init+0x98>)
 8003ae4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 80-1;
 8003ae6:	4b1c      	ldr	r3, [pc, #112]	; (8003b58 <MX_TIM4_Init+0x94>)
 8003ae8:	224f      	movs	r2, #79	; 0x4f
 8003aea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003aec:	4b1a      	ldr	r3, [pc, #104]	; (8003b58 <MX_TIM4_Init+0x94>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 5000-1;
 8003af2:	4b19      	ldr	r3, [pc, #100]	; (8003b58 <MX_TIM4_Init+0x94>)
 8003af4:	f241 3287 	movw	r2, #4999	; 0x1387
 8003af8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003afa:	4b17      	ldr	r3, [pc, #92]	; (8003b58 <MX_TIM4_Init+0x94>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b00:	4b15      	ldr	r3, [pc, #84]	; (8003b58 <MX_TIM4_Init+0x94>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003b06:	4814      	ldr	r0, [pc, #80]	; (8003b58 <MX_TIM4_Init+0x94>)
 8003b08:	f004 f900 	bl	8007d0c <HAL_TIM_Base_Init>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d001      	beq.n	8003b16 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8003b12:	f000 fd93 	bl	800463c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003b1c:	f107 0308 	add.w	r3, r7, #8
 8003b20:	4619      	mov	r1, r3
 8003b22:	480d      	ldr	r0, [pc, #52]	; (8003b58 <MX_TIM4_Init+0x94>)
 8003b24:	f004 fdd2 	bl	80086cc <HAL_TIM_ConfigClockSource>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8003b2e:	f000 fd85 	bl	800463c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b32:	2300      	movs	r3, #0
 8003b34:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b36:	2300      	movs	r3, #0
 8003b38:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003b3a:	463b      	mov	r3, r7
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	4806      	ldr	r0, [pc, #24]	; (8003b58 <MX_TIM4_Init+0x94>)
 8003b40:	f005 f9c4 	bl	8008ecc <HAL_TIMEx_MasterConfigSynchronization>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8003b4a:	f000 fd77 	bl	800463c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003b4e:	bf00      	nop
 8003b50:	3718      	adds	r7, #24
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	20000790 	.word	0x20000790
 8003b5c:	40000800 	.word	0x40000800

08003b60 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b08e      	sub	sp, #56	; 0x38
 8003b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	601a      	str	r2, [r3, #0]
 8003b6e:	605a      	str	r2, [r3, #4]
 8003b70:	609a      	str	r2, [r3, #8]
 8003b72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b74:	f107 0320 	add.w	r3, r7, #32
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
 8003b7c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b7e:	1d3b      	adds	r3, r7, #4
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	605a      	str	r2, [r3, #4]
 8003b86:	609a      	str	r2, [r3, #8]
 8003b88:	60da      	str	r2, [r3, #12]
 8003b8a:	611a      	str	r2, [r3, #16]
 8003b8c:	615a      	str	r2, [r3, #20]
 8003b8e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003b90:	4b32      	ldr	r3, [pc, #200]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003b92:	4a33      	ldr	r2, [pc, #204]	; (8003c60 <MX_TIM5_Init+0x100>)
 8003b94:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 80-1;
 8003b96:	4b31      	ldr	r3, [pc, #196]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003b98:	224f      	movs	r2, #79	; 0x4f
 8003b9a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b9c:	4b2f      	ldr	r3, [pc, #188]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8003ba2:	4b2e      	ldr	r3, [pc, #184]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003ba4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003ba8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003baa:	4b2c      	ldr	r3, [pc, #176]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bb0:	4b2a      	ldr	r3, [pc, #168]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003bb6:	4829      	ldr	r0, [pc, #164]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003bb8:	f004 f8a8 	bl	8007d0c <HAL_TIM_Base_Init>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8003bc2:	f000 fd3b 	bl	800463c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bca:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003bcc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	4822      	ldr	r0, [pc, #136]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003bd4:	f004 fd7a 	bl	80086cc <HAL_TIM_ConfigClockSource>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8003bde:	f000 fd2d 	bl	800463c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003be2:	481e      	ldr	r0, [pc, #120]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003be4:	f004 f952 	bl	8007e8c <HAL_TIM_PWM_Init>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8003bee:	f000 fd25 	bl	800463c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003bfa:	f107 0320 	add.w	r3, r7, #32
 8003bfe:	4619      	mov	r1, r3
 8003c00:	4816      	ldr	r0, [pc, #88]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003c02:	f005 f963 	bl	8008ecc <HAL_TIMEx_MasterConfigSynchronization>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d001      	beq.n	8003c10 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8003c0c:	f000 fd16 	bl	800463c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c10:	2360      	movs	r3, #96	; 0x60
 8003c12:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003c14:	2300      	movs	r3, #0
 8003c16:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c20:	1d3b      	adds	r3, r7, #4
 8003c22:	2200      	movs	r2, #0
 8003c24:	4619      	mov	r1, r3
 8003c26:	480d      	ldr	r0, [pc, #52]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003c28:	f004 fc8e 	bl	8008548 <HAL_TIM_PWM_ConfigChannel>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8003c32:	f000 fd03 	bl	800463c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003c36:	1d3b      	adds	r3, r7, #4
 8003c38:	2204      	movs	r2, #4
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	4807      	ldr	r0, [pc, #28]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003c3e:	f004 fc83 	bl	8008548 <HAL_TIM_PWM_ConfigChannel>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8003c48:	f000 fcf8 	bl	800463c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003c4c:	4803      	ldr	r0, [pc, #12]	; (8003c5c <MX_TIM5_Init+0xfc>)
 8003c4e:	f000 fed1 	bl	80049f4 <HAL_TIM_MspPostInit>

}
 8003c52:	bf00      	nop
 8003c54:	3738      	adds	r7, #56	; 0x38
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	200007d8 	.word	0x200007d8
 8003c60:	40000c00 	.word	0x40000c00

08003c64 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8003c68:	4b0e      	ldr	r3, [pc, #56]	; (8003ca4 <MX_TIM10_Init+0x40>)
 8003c6a:	4a0f      	ldr	r2, [pc, #60]	; (8003ca8 <MX_TIM10_Init+0x44>)
 8003c6c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 160-1;
 8003c6e:	4b0d      	ldr	r3, [pc, #52]	; (8003ca4 <MX_TIM10_Init+0x40>)
 8003c70:	229f      	movs	r2, #159	; 0x9f
 8003c72:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c74:	4b0b      	ldr	r3, [pc, #44]	; (8003ca4 <MX_TIM10_Init+0x40>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65000;
 8003c7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ca4 <MX_TIM10_Init+0x40>)
 8003c7c:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8003c80:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c82:	4b08      	ldr	r3, [pc, #32]	; (8003ca4 <MX_TIM10_Init+0x40>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c88:	4b06      	ldr	r3, [pc, #24]	; (8003ca4 <MX_TIM10_Init+0x40>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003c8e:	4805      	ldr	r0, [pc, #20]	; (8003ca4 <MX_TIM10_Init+0x40>)
 8003c90:	f004 f83c 	bl	8007d0c <HAL_TIM_Base_Init>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8003c9a:	f000 fccf 	bl	800463c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8003c9e:	bf00      	nop
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	20000820 	.word	0x20000820
 8003ca8:	40014400 	.word	0x40014400

08003cac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003cb0:	4b11      	ldr	r3, [pc, #68]	; (8003cf8 <MX_USART1_UART_Init+0x4c>)
 8003cb2:	4a12      	ldr	r2, [pc, #72]	; (8003cfc <MX_USART1_UART_Init+0x50>)
 8003cb4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003cb6:	4b10      	ldr	r3, [pc, #64]	; (8003cf8 <MX_USART1_UART_Init+0x4c>)
 8003cb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003cbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003cbe:	4b0e      	ldr	r3, [pc, #56]	; (8003cf8 <MX_USART1_UART_Init+0x4c>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003cc4:	4b0c      	ldr	r3, [pc, #48]	; (8003cf8 <MX_USART1_UART_Init+0x4c>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003cca:	4b0b      	ldr	r3, [pc, #44]	; (8003cf8 <MX_USART1_UART_Init+0x4c>)
 8003ccc:	2200      	movs	r2, #0
 8003cce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003cd0:	4b09      	ldr	r3, [pc, #36]	; (8003cf8 <MX_USART1_UART_Init+0x4c>)
 8003cd2:	220c      	movs	r2, #12
 8003cd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cd6:	4b08      	ldr	r3, [pc, #32]	; (8003cf8 <MX_USART1_UART_Init+0x4c>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003cdc:	4b06      	ldr	r3, [pc, #24]	; (8003cf8 <MX_USART1_UART_Init+0x4c>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003ce2:	4805      	ldr	r0, [pc, #20]	; (8003cf8 <MX_USART1_UART_Init+0x4c>)
 8003ce4:	f005 f982 	bl	8008fec <HAL_UART_Init>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003cee:	f000 fca5 	bl	800463c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003cf2:	bf00      	nop
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	20000868 	.word	0x20000868
 8003cfc:	40011000 	.word	0x40011000

08003d00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003d04:	4b11      	ldr	r3, [pc, #68]	; (8003d4c <MX_USART2_UART_Init+0x4c>)
 8003d06:	4a12      	ldr	r2, [pc, #72]	; (8003d50 <MX_USART2_UART_Init+0x50>)
 8003d08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003d0a:	4b10      	ldr	r3, [pc, #64]	; (8003d4c <MX_USART2_UART_Init+0x4c>)
 8003d0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003d10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003d12:	4b0e      	ldr	r3, [pc, #56]	; (8003d4c <MX_USART2_UART_Init+0x4c>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003d18:	4b0c      	ldr	r3, [pc, #48]	; (8003d4c <MX_USART2_UART_Init+0x4c>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003d1e:	4b0b      	ldr	r3, [pc, #44]	; (8003d4c <MX_USART2_UART_Init+0x4c>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003d24:	4b09      	ldr	r3, [pc, #36]	; (8003d4c <MX_USART2_UART_Init+0x4c>)
 8003d26:	220c      	movs	r2, #12
 8003d28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d2a:	4b08      	ldr	r3, [pc, #32]	; (8003d4c <MX_USART2_UART_Init+0x4c>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d30:	4b06      	ldr	r3, [pc, #24]	; (8003d4c <MX_USART2_UART_Init+0x4c>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003d36:	4805      	ldr	r0, [pc, #20]	; (8003d4c <MX_USART2_UART_Init+0x4c>)
 8003d38:	f005 f958 	bl	8008fec <HAL_UART_Init>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d001      	beq.n	8003d46 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003d42:	f000 fc7b 	bl	800463c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003d46:	bf00      	nop
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	200008ac 	.word	0x200008ac
 8003d50:	40004400 	.word	0x40004400

08003d54 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003d58:	4b11      	ldr	r3, [pc, #68]	; (8003da0 <MX_USART3_UART_Init+0x4c>)
 8003d5a:	4a12      	ldr	r2, [pc, #72]	; (8003da4 <MX_USART3_UART_Init+0x50>)
 8003d5c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003d5e:	4b10      	ldr	r3, [pc, #64]	; (8003da0 <MX_USART3_UART_Init+0x4c>)
 8003d60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003d64:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003d66:	4b0e      	ldr	r3, [pc, #56]	; (8003da0 <MX_USART3_UART_Init+0x4c>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003d6c:	4b0c      	ldr	r3, [pc, #48]	; (8003da0 <MX_USART3_UART_Init+0x4c>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003d72:	4b0b      	ldr	r3, [pc, #44]	; (8003da0 <MX_USART3_UART_Init+0x4c>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003d78:	4b09      	ldr	r3, [pc, #36]	; (8003da0 <MX_USART3_UART_Init+0x4c>)
 8003d7a:	220c      	movs	r2, #12
 8003d7c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d7e:	4b08      	ldr	r3, [pc, #32]	; (8003da0 <MX_USART3_UART_Init+0x4c>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d84:	4b06      	ldr	r3, [pc, #24]	; (8003da0 <MX_USART3_UART_Init+0x4c>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003d8a:	4805      	ldr	r0, [pc, #20]	; (8003da0 <MX_USART3_UART_Init+0x4c>)
 8003d8c:	f005 f92e 	bl	8008fec <HAL_UART_Init>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003d96:	f000 fc51 	bl	800463c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003d9a:	bf00      	nop
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	200008f0 	.word	0x200008f0
 8003da4:	40004800 	.word	0x40004800

08003da8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003dae:	2300      	movs	r3, #0
 8003db0:	607b      	str	r3, [r7, #4]
 8003db2:	4b17      	ldr	r3, [pc, #92]	; (8003e10 <MX_DMA_Init+0x68>)
 8003db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db6:	4a16      	ldr	r2, [pc, #88]	; (8003e10 <MX_DMA_Init+0x68>)
 8003db8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8003dbe:	4b14      	ldr	r3, [pc, #80]	; (8003e10 <MX_DMA_Init+0x68>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dc6:	607b      	str	r3, [r7, #4]
 8003dc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003dca:	2300      	movs	r3, #0
 8003dcc:	603b      	str	r3, [r7, #0]
 8003dce:	4b10      	ldr	r3, [pc, #64]	; (8003e10 <MX_DMA_Init+0x68>)
 8003dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd2:	4a0f      	ldr	r2, [pc, #60]	; (8003e10 <MX_DMA_Init+0x68>)
 8003dd4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8003dda:	4b0d      	ldr	r3, [pc, #52]	; (8003e10 <MX_DMA_Init+0x68>)
 8003ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dde:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003de2:	603b      	str	r3, [r7, #0]
 8003de4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8003de6:	2200      	movs	r2, #0
 8003de8:	2105      	movs	r1, #5
 8003dea:	2011      	movs	r0, #17
 8003dec:	f002 fcca 	bl	8006784 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003df0:	2011      	movs	r0, #17
 8003df2:	f002 fce3 	bl	80067bc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8003df6:	2200      	movs	r2, #0
 8003df8:	2105      	movs	r1, #5
 8003dfa:	203a      	movs	r0, #58	; 0x3a
 8003dfc:	f002 fcc2 	bl	8006784 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003e00:	203a      	movs	r0, #58	; 0x3a
 8003e02:	f002 fcdb 	bl	80067bc <HAL_NVIC_EnableIRQ>

}
 8003e06:	bf00      	nop
 8003e08:	3708      	adds	r7, #8
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	40023800 	.word	0x40023800

08003e14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b08a      	sub	sp, #40	; 0x28
 8003e18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e1a:	f107 0314 	add.w	r3, r7, #20
 8003e1e:	2200      	movs	r2, #0
 8003e20:	601a      	str	r2, [r3, #0]
 8003e22:	605a      	str	r2, [r3, #4]
 8003e24:	609a      	str	r2, [r3, #8]
 8003e26:	60da      	str	r2, [r3, #12]
 8003e28:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	613b      	str	r3, [r7, #16]
 8003e2e:	4b3d      	ldr	r3, [pc, #244]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e32:	4a3c      	ldr	r2, [pc, #240]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003e34:	f043 0310 	orr.w	r3, r3, #16
 8003e38:	6313      	str	r3, [r2, #48]	; 0x30
 8003e3a:	4b3a      	ldr	r3, [pc, #232]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3e:	f003 0310 	and.w	r3, r3, #16
 8003e42:	613b      	str	r3, [r7, #16]
 8003e44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e46:	2300      	movs	r3, #0
 8003e48:	60fb      	str	r3, [r7, #12]
 8003e4a:	4b36      	ldr	r3, [pc, #216]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4e:	4a35      	ldr	r2, [pc, #212]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003e50:	f043 0304 	orr.w	r3, r3, #4
 8003e54:	6313      	str	r3, [r2, #48]	; 0x30
 8003e56:	4b33      	ldr	r3, [pc, #204]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5a:	f003 0304 	and.w	r3, r3, #4
 8003e5e:	60fb      	str	r3, [r7, #12]
 8003e60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e62:	2300      	movs	r3, #0
 8003e64:	60bb      	str	r3, [r7, #8]
 8003e66:	4b2f      	ldr	r3, [pc, #188]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6a:	4a2e      	ldr	r2, [pc, #184]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003e6c:	f043 0301 	orr.w	r3, r3, #1
 8003e70:	6313      	str	r3, [r2, #48]	; 0x30
 8003e72:	4b2c      	ldr	r3, [pc, #176]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	60bb      	str	r3, [r7, #8]
 8003e7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e7e:	2300      	movs	r3, #0
 8003e80:	607b      	str	r3, [r7, #4]
 8003e82:	4b28      	ldr	r3, [pc, #160]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e86:	4a27      	ldr	r2, [pc, #156]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003e88:	f043 0302 	orr.w	r3, r3, #2
 8003e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e8e:	4b25      	ldr	r3, [pc, #148]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e92:	f003 0302 	and.w	r3, r3, #2
 8003e96:	607b      	str	r3, [r7, #4]
 8003e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	603b      	str	r3, [r7, #0]
 8003e9e:	4b21      	ldr	r3, [pc, #132]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	4a20      	ldr	r2, [pc, #128]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003ea4:	f043 0308 	orr.w	r3, r3, #8
 8003ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8003eaa:	4b1e      	ldr	r3, [pc, #120]	; (8003f24 <MX_GPIO_Init+0x110>)
 8003eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eae:	f003 0308 	and.w	r3, r3, #8
 8003eb2:	603b      	str	r3, [r7, #0]
 8003eb4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	2160      	movs	r1, #96	; 0x60
 8003eba:	481b      	ldr	r0, [pc, #108]	; (8003f28 <MX_GPIO_Init+0x114>)
 8003ebc:	f003 fa42 	bl	8007344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, HC595_CLK_Pin|HC595_RCLK_Pin|HC595_OE_Pin|HC595_DATA_Pin, GPIO_PIN_RESET);
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	21f0      	movs	r1, #240	; 0xf0
 8003ec4:	4819      	ldr	r0, [pc, #100]	; (8003f2c <MX_GPIO_Init+0x118>)
 8003ec6:	f003 fa3d 	bl	8007344 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003eca:	2360      	movs	r3, #96	; 0x60
 8003ecc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003eda:	f107 0314 	add.w	r3, r7, #20
 8003ede:	4619      	mov	r1, r3
 8003ee0:	4811      	ldr	r0, [pc, #68]	; (8003f28 <MX_GPIO_Init+0x114>)
 8003ee2:	f003 f87b 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : HC595_CLK_Pin HC595_RCLK_Pin HC595_OE_Pin HC595_DATA_Pin */
  GPIO_InitStruct.Pin = HC595_CLK_Pin|HC595_RCLK_Pin|HC595_OE_Pin|HC595_DATA_Pin;
 8003ee6:	23f0      	movs	r3, #240	; 0xf0
 8003ee8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eea:	2301      	movs	r3, #1
 8003eec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ef6:	f107 0314 	add.w	r3, r7, #20
 8003efa:	4619      	mov	r1, r3
 8003efc:	480b      	ldr	r0, [pc, #44]	; (8003f2c <MX_GPIO_Init+0x118>)
 8003efe:	f003 f86d 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : sensor_1_Pin sensor_2_Pin sensor_3_Pin sensor_4_Pin
                           sensor_5_Pin sensor_6_Pin sensor_7_Pin sensor_8_Pin */
  GPIO_InitStruct.Pin = sensor_1_Pin|sensor_2_Pin|sensor_3_Pin|sensor_4_Pin
 8003f02:	f44f 43ff 	mov.w	r3, #32640	; 0x7f80
 8003f06:	617b      	str	r3, [r7, #20]
                          |sensor_5_Pin|sensor_6_Pin|sensor_7_Pin|sensor_8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f10:	f107 0314 	add.w	r3, r7, #20
 8003f14:	4619      	mov	r1, r3
 8003f16:	4804      	ldr	r0, [pc, #16]	; (8003f28 <MX_GPIO_Init+0x114>)
 8003f18:	f003 f860 	bl	8006fdc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003f1c:	bf00      	nop
 8003f1e:	3728      	adds	r7, #40	; 0x28
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40023800 	.word	0x40023800
 8003f28:	40021000 	.word	0x40021000
 8003f2c:	40020000 	.word	0x40020000

08003f30 <InvCpltCallback>:

/* USER CODE BEGIN 4 */
uint8_t shootFlag;
void InvCpltCallback(ModuleID ID, float speed, float angle) {
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	4603      	mov	r3, r0
 8003f38:	ed87 0a02 	vstr	s0, [r7, #8]
 8003f3c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003f40:	73fb      	strb	r3, [r7, #15]
	CAN_SpeedBLDC_AngleDC speedAngle;
	speedAngle.bldcSpeed = speed;
 8003f42:	edd7 7a02 	vldr	s15, [r7, #8]
 8003f46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f4a:	ee17 3a90 	vmov	r3, s15
 8003f4e:	613b      	str	r3, [r7, #16]
	speedAngle.dcAngle = angle;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	617b      	str	r3, [r7, #20]
	canfunc_MotorPutSpeedAndAngle(speedAngle);
 8003f54:	f107 0310 	add.w	r3, r7, #16
 8003f58:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003f5c:	f7fe fc7b 	bl	8002856 <canfunc_MotorPutSpeedAndAngle>
	while (canctrl_Send(&hcan1, ID) != HAL_OK);
 8003f60:	bf00      	nop
 8003f62:	7bfb      	ldrb	r3, [r7, #15]
 8003f64:	4619      	mov	r1, r3
 8003f66:	4805      	ldr	r0, [pc, #20]	; (8003f7c <InvCpltCallback+0x4c>)
 8003f68:	f7fe fbf2 	bl	8002750 <canctrl_Send>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d1f7      	bne.n	8003f62 <InvCpltCallback+0x32>
}
 8003f72:	bf00      	nop
 8003f74:	bf00      	nop
 8003f76:	3718      	adds	r7, #24
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	20000690 	.word	0x20000690

08003f80 <StartDefaultTask>:
float GocXa = 10;
int AngleSignalOffset = 60;
float SaiSoChoPhep_A = 10;
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b0a6      	sub	sp, #152	; 0x98
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */

	swer_Init();
 8003f88:	f7fe fa38 	bl	80023fc <swer_Init>

	for (;;) {
		Get_MPU_Angle();
 8003f8c:	f7fe fffa 	bl	8002f84 <Get_MPU_Angle>

		if (use_pidTheta)
 8003f90:	4ba2      	ldr	r3, [pc, #648]	; (800421c <StartDefaultTask+0x29c>)
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d06b      	beq.n	8004070 <StartDefaultTask+0xf0>
		{
			r = -PID_Cal(&pid_Angle, TargetTheta, a_Now);
 8003f98:	4ba1      	ldr	r3, [pc, #644]	; (8004220 <StartDefaultTask+0x2a0>)
 8003f9a:	edd3 7a00 	vldr	s15, [r3]
 8003f9e:	4ba1      	ldr	r3, [pc, #644]	; (8004224 <StartDefaultTask+0x2a4>)
 8003fa0:	ed93 7a00 	vldr	s14, [r3]
 8003fa4:	eef0 0a47 	vmov.f32	s1, s14
 8003fa8:	eeb0 0a67 	vmov.f32	s0, s15
 8003fac:	489e      	ldr	r0, [pc, #632]	; (8004228 <StartDefaultTask+0x2a8>)
 8003fae:	f006 fabd 	bl	800a52c <PID_Cal>
 8003fb2:	eef0 7a40 	vmov.f32	s15, s0
 8003fb6:	eef1 7a67 	vneg.f32	s15, s15
 8003fba:	4b9c      	ldr	r3, [pc, #624]	; (800422c <StartDefaultTask+0x2ac>)
 8003fbc:	edc3 7a00 	vstr	s15, [r3]
			if (abs(pid_Angle.e)<SaiSoChoPhep_A)
 8003fc0:	4b99      	ldr	r3, [pc, #612]	; (8004228 <StartDefaultTask+0x2a8>)
 8003fc2:	edd3 7a00 	vldr	s15, [r3]
 8003fc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fca:	ee17 3a90 	vmov	r3, s15
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	bfb8      	it	lt
 8003fd2:	425b      	neglt	r3, r3
 8003fd4:	ee07 3a90 	vmov	s15, r3
 8003fd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003fdc:	4b94      	ldr	r3, [pc, #592]	; (8004230 <StartDefaultTask+0x2b0>)
 8003fde:	edd3 7a00 	vldr	s15, [r3]
 8003fe2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fea:	d50f      	bpl.n	800400c <StartDefaultTask+0x8c>
			{
				pid_Angle.uI = 0;
 8003fec:	4b8e      	ldr	r3, [pc, #568]	; (8004228 <StartDefaultTask+0x2a8>)
 8003fee:	f04f 0200 	mov.w	r2, #0
 8003ff2:	619a      	str	r2, [r3, #24]
				pid_Angle.e = 0;
 8003ff4:	4b8c      	ldr	r3, [pc, #560]	; (8004228 <StartDefaultTask+0x2a8>)
 8003ff6:	f04f 0200 	mov.w	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]
				pid_Angle.e_Pre = 0;
 8003ffc:	4b8a      	ldr	r3, [pc, #552]	; (8004228 <StartDefaultTask+0x2a8>)
 8003ffe:	f04f 0200 	mov.w	r2, #0
 8004002:	605a      	str	r2, [r3, #4]
				r = 0;
 8004004:	4b89      	ldr	r3, [pc, #548]	; (800422c <StartDefaultTask+0x2ac>)
 8004006:	f04f 0200 	mov.w	r2, #0
 800400a:	601a      	str	r2, [r3, #0]
			}
			if (r > 0)r += AngleSignalOffset;
 800400c:	4b87      	ldr	r3, [pc, #540]	; (800422c <StartDefaultTask+0x2ac>)
 800400e:	edd3 7a00 	vldr	s15, [r3]
 8004012:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800401a:	dd0e      	ble.n	800403a <StartDefaultTask+0xba>
 800401c:	4b85      	ldr	r3, [pc, #532]	; (8004234 <StartDefaultTask+0x2b4>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	ee07 3a90 	vmov	s15, r3
 8004024:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004028:	4b80      	ldr	r3, [pc, #512]	; (800422c <StartDefaultTask+0x2ac>)
 800402a:	edd3 7a00 	vldr	s15, [r3]
 800402e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004032:	4b7e      	ldr	r3, [pc, #504]	; (800422c <StartDefaultTask+0x2ac>)
 8004034:	edc3 7a00 	vstr	s15, [r3]
 8004038:	e01a      	b.n	8004070 <StartDefaultTask+0xf0>
			else if (r < 0){ r -= AngleSignalOffset;}
 800403a:	4b7c      	ldr	r3, [pc, #496]	; (800422c <StartDefaultTask+0x2ac>)
 800403c:	edd3 7a00 	vldr	s15, [r3]
 8004040:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004048:	d50e      	bpl.n	8004068 <StartDefaultTask+0xe8>
 800404a:	4b78      	ldr	r3, [pc, #480]	; (800422c <StartDefaultTask+0x2ac>)
 800404c:	ed93 7a00 	vldr	s14, [r3]
 8004050:	4b78      	ldr	r3, [pc, #480]	; (8004234 <StartDefaultTask+0x2b4>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	ee07 3a90 	vmov	s15, r3
 8004058:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800405c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004060:	4b72      	ldr	r3, [pc, #456]	; (800422c <StartDefaultTask+0x2ac>)
 8004062:	edc3 7a00 	vstr	s15, [r3]
 8004066:	e003      	b.n	8004070 <StartDefaultTask+0xf0>
			else r = 0;
 8004068:	4b70      	ldr	r3, [pc, #448]	; (800422c <StartDefaultTask+0x2ac>)
 800406a:	f04f 0200 	mov.w	r2, #0
 800406e:	601a      	str	r2, [r3, #0]
		}
		if(xaDay == 0 )
 8004070:	4b71      	ldr	r3, [pc, #452]	; (8004238 <StartDefaultTask+0x2b8>)
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	2b00      	cmp	r3, #0
 8004076:	f040 8082 	bne.w	800417e <StartDefaultTask+0x1fe>
		{
			invkine_Implementation(MODULE_ID_3, uControlX, uControlY, uControlTheta, &InvCpltCallback);
 800407a:	4b70      	ldr	r3, [pc, #448]	; (800423c <StartDefaultTask+0x2bc>)
 800407c:	edd3 7a00 	vldr	s15, [r3]
 8004080:	4b6f      	ldr	r3, [pc, #444]	; (8004240 <StartDefaultTask+0x2c0>)
 8004082:	ed93 7a00 	vldr	s14, [r3]
 8004086:	4b6f      	ldr	r3, [pc, #444]	; (8004244 <StartDefaultTask+0x2c4>)
 8004088:	edd3 6a00 	vldr	s13, [r3]
 800408c:	496e      	ldr	r1, [pc, #440]	; (8004248 <StartDefaultTask+0x2c8>)
 800408e:	eeb0 1a66 	vmov.f32	s2, s13
 8004092:	eef0 0a47 	vmov.f32	s1, s14
 8004096:	eeb0 0a67 	vmov.f32	s0, s15
 800409a:	2003      	movs	r0, #3
 800409c:	f7fd fe9a 	bl	8001dd4 <invkine_Implementation>
			invkine_Implementation(MODULE_ID_1, uControlX, uControlY, uControlTheta, &InvCpltCallback);
 80040a0:	4b66      	ldr	r3, [pc, #408]	; (800423c <StartDefaultTask+0x2bc>)
 80040a2:	edd3 7a00 	vldr	s15, [r3]
 80040a6:	4b66      	ldr	r3, [pc, #408]	; (8004240 <StartDefaultTask+0x2c0>)
 80040a8:	ed93 7a00 	vldr	s14, [r3]
 80040ac:	4b65      	ldr	r3, [pc, #404]	; (8004244 <StartDefaultTask+0x2c4>)
 80040ae:	edd3 6a00 	vldr	s13, [r3]
 80040b2:	4965      	ldr	r1, [pc, #404]	; (8004248 <StartDefaultTask+0x2c8>)
 80040b4:	eeb0 1a66 	vmov.f32	s2, s13
 80040b8:	eef0 0a47 	vmov.f32	s1, s14
 80040bc:	eeb0 0a67 	vmov.f32	s0, s15
 80040c0:	2001      	movs	r0, #1
 80040c2:	f7fd fe87 	bl	8001dd4 <invkine_Implementation>
			invkine_Implementation(MODULE_ID_2, uControlX, uControlY, uControlTheta, &InvCpltCallback);
 80040c6:	4b5d      	ldr	r3, [pc, #372]	; (800423c <StartDefaultTask+0x2bc>)
 80040c8:	edd3 7a00 	vldr	s15, [r3]
 80040cc:	4b5c      	ldr	r3, [pc, #368]	; (8004240 <StartDefaultTask+0x2c0>)
 80040ce:	ed93 7a00 	vldr	s14, [r3]
 80040d2:	4b5c      	ldr	r3, [pc, #368]	; (8004244 <StartDefaultTask+0x2c4>)
 80040d4:	edd3 6a00 	vldr	s13, [r3]
 80040d8:	495b      	ldr	r1, [pc, #364]	; (8004248 <StartDefaultTask+0x2c8>)
 80040da:	eeb0 1a66 	vmov.f32	s2, s13
 80040de:	eef0 0a47 	vmov.f32	s1, s14
 80040e2:	eeb0 0a67 	vmov.f32	s0, s15
 80040e6:	2002      	movs	r0, #2
 80040e8:	f7fd fe74 	bl	8001dd4 <invkine_Implementation>
			Angle_Opt_Param angopt1 = swer_GetOptAngle(MODULE_ID_1);
 80040ec:	f107 0308 	add.w	r3, r7, #8
 80040f0:	2101      	movs	r1, #1
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7fe fa1e 	bl	8002534 <swer_GetOptAngle>
			Angle_Opt_Param angopt2 = swer_GetOptAngle(MODULE_ID_2);
 80040f8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80040fc:	2102      	movs	r1, #2
 80040fe:	4618      	mov	r0, r3
 8004100:	f7fe fa18 	bl	8002534 <swer_GetOptAngle>
			Angle_Opt_Param angopt3 = swer_GetOptAngle(MODULE_ID_3);
 8004104:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004108:	2103      	movs	r1, #3
 800410a:	4618      	mov	r0, r3
 800410c:	f7fe fa12 	bl	8002534 <swer_GetOptAngle>
			GocXaDay1 = angopt1.currentAngle;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	4a4e      	ldr	r2, [pc, #312]	; (800424c <StartDefaultTask+0x2cc>)
 8004114:	6013      	str	r3, [r2, #0]
			GocXaDay2 = angopt2.currentAngle;
 8004116:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004118:	4a4d      	ldr	r2, [pc, #308]	; (8004250 <StartDefaultTask+0x2d0>)
 800411a:	6013      	str	r3, [r2, #0]
			GocXaDay3 = angopt3.currentAngle;
 800411c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800411e:	4a4d      	ldr	r2, [pc, #308]	; (8004254 <StartDefaultTask+0x2d4>)
 8004120:	6013      	str	r3, [r2, #0]

			if (GocXaDay1 > 0)XaDayFlag1=1;
 8004122:	4b4a      	ldr	r3, [pc, #296]	; (800424c <StartDefaultTask+0x2cc>)
 8004124:	edd3 7a00 	vldr	s15, [r3]
 8004128:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800412c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004130:	dd03      	ble.n	800413a <StartDefaultTask+0x1ba>
 8004132:	4b49      	ldr	r3, [pc, #292]	; (8004258 <StartDefaultTask+0x2d8>)
 8004134:	2201      	movs	r2, #1
 8004136:	701a      	strb	r2, [r3, #0]
 8004138:	e002      	b.n	8004140 <StartDefaultTask+0x1c0>
			else XaDayFlag1 = 0;
 800413a:	4b47      	ldr	r3, [pc, #284]	; (8004258 <StartDefaultTask+0x2d8>)
 800413c:	2200      	movs	r2, #0
 800413e:	701a      	strb	r2, [r3, #0]

			if (GocXaDay2 > 0)XaDayFlag2=1;
 8004140:	4b43      	ldr	r3, [pc, #268]	; (8004250 <StartDefaultTask+0x2d0>)
 8004142:	edd3 7a00 	vldr	s15, [r3]
 8004146:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800414a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800414e:	dd03      	ble.n	8004158 <StartDefaultTask+0x1d8>
 8004150:	4b42      	ldr	r3, [pc, #264]	; (800425c <StartDefaultTask+0x2dc>)
 8004152:	2201      	movs	r2, #1
 8004154:	701a      	strb	r2, [r3, #0]
 8004156:	e002      	b.n	800415e <StartDefaultTask+0x1de>
			else XaDayFlag2 = 0;
 8004158:	4b40      	ldr	r3, [pc, #256]	; (800425c <StartDefaultTask+0x2dc>)
 800415a:	2200      	movs	r2, #0
 800415c:	701a      	strb	r2, [r3, #0]

			if (GocXaDay3 > 0)XaDayFlag3=1;
 800415e:	4b3d      	ldr	r3, [pc, #244]	; (8004254 <StartDefaultTask+0x2d4>)
 8004160:	edd3 7a00 	vldr	s15, [r3]
 8004164:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800416c:	dd03      	ble.n	8004176 <StartDefaultTask+0x1f6>
 800416e:	4b3c      	ldr	r3, [pc, #240]	; (8004260 <StartDefaultTask+0x2e0>)
 8004170:	2201      	movs	r2, #1
 8004172:	701a      	strb	r2, [r3, #0]
 8004174:	e0e0      	b.n	8004338 <StartDefaultTask+0x3b8>
			else XaDayFlag3 = 0;
 8004176:	4b3a      	ldr	r3, [pc, #232]	; (8004260 <StartDefaultTask+0x2e0>)
 8004178:	2200      	movs	r2, #0
 800417a:	701a      	strb	r2, [r3, #0]
 800417c:	e0dc      	b.n	8004338 <StartDefaultTask+0x3b8>

		}else {

			if(XaDayFlag1){
 800417e:	4b36      	ldr	r3, [pc, #216]	; (8004258 <StartDefaultTask+0x2d8>)
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d017      	beq.n	80041b6 <StartDefaultTask+0x236>
				GocXaDay1 -= GocXa;
 8004186:	4b31      	ldr	r3, [pc, #196]	; (800424c <StartDefaultTask+0x2cc>)
 8004188:	ed93 7a00 	vldr	s14, [r3]
 800418c:	4b35      	ldr	r3, [pc, #212]	; (8004264 <StartDefaultTask+0x2e4>)
 800418e:	edd3 7a00 	vldr	s15, [r3]
 8004192:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004196:	4b2d      	ldr	r3, [pc, #180]	; (800424c <StartDefaultTask+0x2cc>)
 8004198:	edc3 7a00 	vstr	s15, [r3]
				if(GocXaDay1 < 0)GocXaDay1 = 0;
 800419c:	4b2b      	ldr	r3, [pc, #172]	; (800424c <StartDefaultTask+0x2cc>)
 800419e:	edd3 7a00 	vldr	s15, [r3]
 80041a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80041a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041aa:	d51b      	bpl.n	80041e4 <StartDefaultTask+0x264>
 80041ac:	4b27      	ldr	r3, [pc, #156]	; (800424c <StartDefaultTask+0x2cc>)
 80041ae:	f04f 0200 	mov.w	r2, #0
 80041b2:	601a      	str	r2, [r3, #0]
 80041b4:	e016      	b.n	80041e4 <StartDefaultTask+0x264>
			}else{
				GocXaDay1 += GocXa;
 80041b6:	4b25      	ldr	r3, [pc, #148]	; (800424c <StartDefaultTask+0x2cc>)
 80041b8:	ed93 7a00 	vldr	s14, [r3]
 80041bc:	4b29      	ldr	r3, [pc, #164]	; (8004264 <StartDefaultTask+0x2e4>)
 80041be:	edd3 7a00 	vldr	s15, [r3]
 80041c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041c6:	4b21      	ldr	r3, [pc, #132]	; (800424c <StartDefaultTask+0x2cc>)
 80041c8:	edc3 7a00 	vstr	s15, [r3]
				if(GocXaDay1 > 0)GocXaDay1 = 0;
 80041cc:	4b1f      	ldr	r3, [pc, #124]	; (800424c <StartDefaultTask+0x2cc>)
 80041ce:	edd3 7a00 	vldr	s15, [r3]
 80041d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80041d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041da:	dd03      	ble.n	80041e4 <StartDefaultTask+0x264>
 80041dc:	4b1b      	ldr	r3, [pc, #108]	; (800424c <StartDefaultTask+0x2cc>)
 80041de:	f04f 0200 	mov.w	r2, #0
 80041e2:	601a      	str	r2, [r3, #0]
			}

			if(XaDayFlag2){
 80041e4:	4b1d      	ldr	r3, [pc, #116]	; (800425c <StartDefaultTask+0x2dc>)
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d03d      	beq.n	8004268 <StartDefaultTask+0x2e8>
				GocXaDay2 -= GocXa;
 80041ec:	4b18      	ldr	r3, [pc, #96]	; (8004250 <StartDefaultTask+0x2d0>)
 80041ee:	ed93 7a00 	vldr	s14, [r3]
 80041f2:	4b1c      	ldr	r3, [pc, #112]	; (8004264 <StartDefaultTask+0x2e4>)
 80041f4:	edd3 7a00 	vldr	s15, [r3]
 80041f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041fc:	4b14      	ldr	r3, [pc, #80]	; (8004250 <StartDefaultTask+0x2d0>)
 80041fe:	edc3 7a00 	vstr	s15, [r3]
				if(GocXaDay2 < 0)GocXaDay2 = 0;
 8004202:	4b13      	ldr	r3, [pc, #76]	; (8004250 <StartDefaultTask+0x2d0>)
 8004204:	edd3 7a00 	vldr	s15, [r3]
 8004208:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800420c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004210:	d541      	bpl.n	8004296 <StartDefaultTask+0x316>
 8004212:	4b0f      	ldr	r3, [pc, #60]	; (8004250 <StartDefaultTask+0x2d0>)
 8004214:	f04f 0200 	mov.w	r2, #0
 8004218:	601a      	str	r2, [r3, #0]
 800421a:	e03c      	b.n	8004296 <StartDefaultTask+0x316>
 800421c:	20001258 	.word	0x20001258
 8004220:	2000125c 	.word	0x2000125c
 8004224:	20001208 	.word	0x20001208
 8004228:	20001210 	.word	0x20001210
 800422c:	2000129c 	.word	0x2000129c
 8004230:	20000008 	.word	0x20000008
 8004234:	20000004 	.word	0x20000004
 8004238:	200011f4 	.word	0x200011f4
 800423c:	200011e8 	.word	0x200011e8
 8004240:	200011ec 	.word	0x200011ec
 8004244:	200011f0 	.word	0x200011f0
 8004248:	08003f31 	.word	0x08003f31
 800424c:	200012ac 	.word	0x200012ac
 8004250:	200012b0 	.word	0x200012b0
 8004254:	200012b4 	.word	0x200012b4
 8004258:	200012b8 	.word	0x200012b8
 800425c:	200012b9 	.word	0x200012b9
 8004260:	200012ba 	.word	0x200012ba
 8004264:	20000000 	.word	0x20000000
			}else{
				GocXaDay2 += GocXa;
 8004268:	4b43      	ldr	r3, [pc, #268]	; (8004378 <StartDefaultTask+0x3f8>)
 800426a:	ed93 7a00 	vldr	s14, [r3]
 800426e:	4b43      	ldr	r3, [pc, #268]	; (800437c <StartDefaultTask+0x3fc>)
 8004270:	edd3 7a00 	vldr	s15, [r3]
 8004274:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004278:	4b3f      	ldr	r3, [pc, #252]	; (8004378 <StartDefaultTask+0x3f8>)
 800427a:	edc3 7a00 	vstr	s15, [r3]
				if(GocXaDay2 > 0)GocXaDay2 = 0;
 800427e:	4b3e      	ldr	r3, [pc, #248]	; (8004378 <StartDefaultTask+0x3f8>)
 8004280:	edd3 7a00 	vldr	s15, [r3]
 8004284:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800428c:	dd03      	ble.n	8004296 <StartDefaultTask+0x316>
 800428e:	4b3a      	ldr	r3, [pc, #232]	; (8004378 <StartDefaultTask+0x3f8>)
 8004290:	f04f 0200 	mov.w	r2, #0
 8004294:	601a      	str	r2, [r3, #0]
			}

			if(XaDayFlag3){
 8004296:	4b3a      	ldr	r3, [pc, #232]	; (8004380 <StartDefaultTask+0x400>)
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d017      	beq.n	80042ce <StartDefaultTask+0x34e>
				GocXaDay3 -= GocXa;
 800429e:	4b39      	ldr	r3, [pc, #228]	; (8004384 <StartDefaultTask+0x404>)
 80042a0:	ed93 7a00 	vldr	s14, [r3]
 80042a4:	4b35      	ldr	r3, [pc, #212]	; (800437c <StartDefaultTask+0x3fc>)
 80042a6:	edd3 7a00 	vldr	s15, [r3]
 80042aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042ae:	4b35      	ldr	r3, [pc, #212]	; (8004384 <StartDefaultTask+0x404>)
 80042b0:	edc3 7a00 	vstr	s15, [r3]
				if(GocXaDay3 < 0)GocXaDay3 = 0;
 80042b4:	4b33      	ldr	r3, [pc, #204]	; (8004384 <StartDefaultTask+0x404>)
 80042b6:	edd3 7a00 	vldr	s15, [r3]
 80042ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042c2:	d51b      	bpl.n	80042fc <StartDefaultTask+0x37c>
 80042c4:	4b2f      	ldr	r3, [pc, #188]	; (8004384 <StartDefaultTask+0x404>)
 80042c6:	f04f 0200 	mov.w	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]
 80042cc:	e016      	b.n	80042fc <StartDefaultTask+0x37c>
			}else{
				GocXaDay3 += GocXa;
 80042ce:	4b2d      	ldr	r3, [pc, #180]	; (8004384 <StartDefaultTask+0x404>)
 80042d0:	ed93 7a00 	vldr	s14, [r3]
 80042d4:	4b29      	ldr	r3, [pc, #164]	; (800437c <StartDefaultTask+0x3fc>)
 80042d6:	edd3 7a00 	vldr	s15, [r3]
 80042da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042de:	4b29      	ldr	r3, [pc, #164]	; (8004384 <StartDefaultTask+0x404>)
 80042e0:	edc3 7a00 	vstr	s15, [r3]
				if(GocXaDay3 > 0)GocXaDay3 = 0;
 80042e4:	4b27      	ldr	r3, [pc, #156]	; (8004384 <StartDefaultTask+0x404>)
 80042e6:	edd3 7a00 	vldr	s15, [r3]
 80042ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042f2:	dd03      	ble.n	80042fc <StartDefaultTask+0x37c>
 80042f4:	4b23      	ldr	r3, [pc, #140]	; (8004384 <StartDefaultTask+0x404>)
 80042f6:	f04f 0200 	mov.w	r2, #0
 80042fa:	601a      	str	r2, [r3, #0]
			}

			 InvCpltCallback(MODULE_ID_3, 0, GocXaDay1);
 80042fc:	4b22      	ldr	r3, [pc, #136]	; (8004388 <StartDefaultTask+0x408>)
 80042fe:	edd3 7a00 	vldr	s15, [r3]
 8004302:	eef0 0a67 	vmov.f32	s1, s15
 8004306:	ed9f 0a21 	vldr	s0, [pc, #132]	; 800438c <StartDefaultTask+0x40c>
 800430a:	2003      	movs	r0, #3
 800430c:	f7ff fe10 	bl	8003f30 <InvCpltCallback>
			 InvCpltCallback(MODULE_ID_1, 0, GocXaDay2);
 8004310:	4b19      	ldr	r3, [pc, #100]	; (8004378 <StartDefaultTask+0x3f8>)
 8004312:	edd3 7a00 	vldr	s15, [r3]
 8004316:	eef0 0a67 	vmov.f32	s1, s15
 800431a:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 800438c <StartDefaultTask+0x40c>
 800431e:	2001      	movs	r0, #1
 8004320:	f7ff fe06 	bl	8003f30 <InvCpltCallback>
			 InvCpltCallback(MODULE_ID_2, 0, GocXaDay3);
 8004324:	4b17      	ldr	r3, [pc, #92]	; (8004384 <StartDefaultTask+0x404>)
 8004326:	edd3 7a00 	vldr	s15, [r3]
 800432a:	eef0 0a67 	vmov.f32	s1, s15
 800432e:	ed9f 0a17 	vldr	s0, [pc, #92]	; 800438c <StartDefaultTask+0x40c>
 8004332:	2002      	movs	r0, #2
 8004334:	f7ff fdfc 	bl	8003f30 <InvCpltCallback>
		}


		if (gamepadRxIsBusy) {
 8004338:	4b15      	ldr	r3, [pc, #84]	; (8004390 <StartDefaultTask+0x410>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d007      	beq.n	8004350 <StartDefaultTask+0x3d0>
			gamepadRxIsBusy = 0;
 8004340:	4b13      	ldr	r3, [pc, #76]	; (8004390 <StartDefaultTask+0x410>)
 8004342:	2200      	movs	r2, #0
 8004344:	601a      	str	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart3, (uint8_t*) UARTRX3_Buffer, 9);
 8004346:	2209      	movs	r2, #9
 8004348:	4912      	ldr	r1, [pc, #72]	; (8004394 <StartDefaultTask+0x414>)
 800434a:	4813      	ldr	r0, [pc, #76]	; (8004398 <StartDefaultTask+0x418>)
 800434c:	f004 ff72 	bl	8009234 <HAL_UART_Receive_IT>
		}
		if ((huart3.Instance->CR1 & USART_CR1_UE) == 0) {
 8004350:	4b11      	ldr	r3, [pc, #68]	; (8004398 <StartDefaultTask+0x418>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d107      	bne.n	800436e <StartDefaultTask+0x3ee>
			__HAL_UART_ENABLE(&huart3);
 800435e:	4b0e      	ldr	r3, [pc, #56]	; (8004398 <StartDefaultTask+0x418>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	68da      	ldr	r2, [r3, #12]
 8004364:	4b0c      	ldr	r3, [pc, #48]	; (8004398 <StartDefaultTask+0x418>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800436c:	60da      	str	r2, [r3, #12]
		}
		osDelay(50);
 800436e:	2032      	movs	r0, #50	; 0x32
 8004370:	f006 fa13 	bl	800a79a <osDelay>
		Get_MPU_Angle();
 8004374:	e60a      	b.n	8003f8c <StartDefaultTask+0xc>
 8004376:	bf00      	nop
 8004378:	200012b0 	.word	0x200012b0
 800437c:	20000000 	.word	0x20000000
 8004380:	200012ba 	.word	0x200012ba
 8004384:	200012b4 	.word	0x200012b4
 8004388:	200012ac 	.word	0x200012ac
 800438c:	00000000 	.word	0x00000000
 8004390:	200011e4 	.word	0x200011e4
 8004394:	200011a8 	.word	0x200011a8
 8004398:	200008f0 	.word	0x200008f0

0800439c <InverseKinematic>:
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
	}
}
/* USER CODE END Header_InverseKinematic */
void InverseKinematic(void const * argument)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN InverseKinematic */
	uint32_t value = 0;
 80043a4:	2300      	movs	r3, #0
 80043a6:	60fb      	str	r3, [r7, #12]
	/* Infinite loop */
	for (;;) {
		if(xTaskNotifyWait(pdFALSE, pdFALSE, &value, portMAX_DELAY)){
 80043a8:	f107 020c 	add.w	r2, r7, #12
 80043ac:	f04f 33ff 	mov.w	r3, #4294967295
 80043b0:	2100      	movs	r1, #0
 80043b2:	2000      	movs	r0, #0
 80043b4:	f006 ffa0 	bl	800b2f8 <xTaskNotifyWait>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d001      	beq.n	80043c2 <InverseKinematic+0x26>
			Send_Data();
 80043be:	f7fe fdb6 	bl	8002f2e <Send_Data>
		}
		osDelay(1);
 80043c2:	2001      	movs	r0, #1
 80043c4:	f006 f9e9 	bl	800a79a <osDelay>
		if(xTaskNotifyWait(pdFALSE, pdFALSE, &value, portMAX_DELAY)){
 80043c8:	e7ee      	b.n	80043a8 <InverseKinematic+0xc>
	...

080043cc <CAN_Bus>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_CAN_Bus */
void CAN_Bus(void const * argument)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b08c      	sub	sp, #48	; 0x30
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CAN_Bus */
	CAN_Init();
 80043d4:	f7fe fcba 	bl	8002d4c <CAN_Init>
	osDelay(500);
 80043d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80043dc:	f006 f9dd 	bl	800a79a <osDelay>
	canctrl_RTR_TxRequest(&hcan1, CANCTRL_DEVICE_MOTOR_CONTROLLER_1, CANCTRL_MODE_SET_HOME);
 80043e0:	2201      	movs	r2, #1
 80043e2:	2101      	movs	r1, #1
 80043e4:	4821      	ldr	r0, [pc, #132]	; (800446c <CAN_Bus+0xa0>)
 80043e6:	f7fe f91b 	bl	8002620 <canctrl_RTR_TxRequest>
	osDelay(1);
 80043ea:	2001      	movs	r0, #1
 80043ec:	f006 f9d5 	bl	800a79a <osDelay>
	canctrl_RTR_TxRequest(&hcan1, CANCTRL_DEVICE_MOTOR_CONTROLLER_2, CANCTRL_MODE_SET_HOME);
 80043f0:	2201      	movs	r2, #1
 80043f2:	2102      	movs	r1, #2
 80043f4:	481d      	ldr	r0, [pc, #116]	; (800446c <CAN_Bus+0xa0>)
 80043f6:	f7fe f913 	bl	8002620 <canctrl_RTR_TxRequest>
	osDelay(1);
 80043fa:	2001      	movs	r0, #1
 80043fc:	f006 f9cd 	bl	800a79a <osDelay>
	canctrl_RTR_TxRequest(&hcan1, CANCTRL_DEVICE_MOTOR_CONTROLLER_3, CANCTRL_MODE_SET_HOME);
 8004400:	2201      	movs	r2, #1
 8004402:	2103      	movs	r1, #3
 8004404:	4819      	ldr	r0, [pc, #100]	; (800446c <CAN_Bus+0xa0>)
 8004406:	f7fe f90b 	bl	8002620 <canctrl_RTR_TxRequest>
	osDelay(1);
 800440a:	2001      	movs	r0, #1
 800440c:	f006 f9c5 	bl	800a79a <osDelay>
	osDelay(500);
 8004410:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004414:	f006 f9c1 	bl	800a79a <osDelay>
	uint32_t modeID;
	/* Infinite loop */
	for (;;) {
		if (xTaskNotifyWait(pdFALSE, pdFALSE, &modeID, portMAX_DELAY)) {
 8004418:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800441c:	f04f 33ff 	mov.w	r3, #4294967295
 8004420:	2100      	movs	r1, #0
 8004422:	2000      	movs	r0, #0
 8004424:	f006 ff68 	bl	800b2f8 <xTaskNotifyWait>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d0f4      	beq.n	8004418 <CAN_Bus+0x4c>
			CAN_RxHeaderTypeDef rxHeader = canctrl_GetRxHeader();
 800442e:	f107 030c 	add.w	r3, r7, #12
 8004432:	4618      	mov	r0, r3
 8004434:	f7fe f8d2 	bl	80025dc <canctrl_GetRxHeader>
			uint32_t targetID = rxHeader.StdId >> CAN_DEVICE_POS;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	0a1b      	lsrs	r3, r3, #8
 800443c:	62fb      	str	r3, [r7, #44]	; 0x2c
			if ((modeID == CANCTRL_MODE_SET_HOME || modeID == CANCTRL_MODE_NODE_REQ_SPEED_ANGLE ) && targetID) {
 800443e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004440:	2b01      	cmp	r3, #1
 8004442:	d002      	beq.n	800444a <CAN_Bus+0x7e>
 8004444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004446:	2b03      	cmp	r3, #3
 8004448:	d10a      	bne.n	8004460 <CAN_Bus+0x94>
 800444a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800444c:	2b00      	cmp	r3, #0
 800444e:	d007      	beq.n	8004460 <CAN_Bus+0x94>
				handleFunctionCAN(modeID, targetID);
 8004450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004452:	b2db      	uxtb	r3, r3
 8004454:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004456:	b2d2      	uxtb	r2, r2
 8004458:	4611      	mov	r1, r2
 800445a:	4618      	mov	r0, r3
 800445c:	f7fe fc9a 	bl	8002d94 <handleFunctionCAN>
			}
			HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8004460:	2102      	movs	r1, #2
 8004462:	4802      	ldr	r0, [pc, #8]	; (800446c <CAN_Bus+0xa0>)
 8004464:	f001 fe6e 	bl	8006144 <HAL_CAN_ActivateNotification>
		if (xTaskNotifyWait(pdFALSE, pdFALSE, &modeID, portMAX_DELAY)) {
 8004468:	e7d6      	b.n	8004418 <CAN_Bus+0x4c>
 800446a:	bf00      	nop
 800446c:	20000690 	.word	0x20000690

08004470 <OdometerHandle>:
 */
float TargetAngleTrajec,TargetAngleTrajecAccel;
uint8_t CB5;
/* USER CODE END Header_OdometerHandle */
void OdometerHandle(void const * argument)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b082      	sub	sp, #8
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OdometerHandle */
	  /* USER CODE BEGIN OdometerHandle */

		process_Init();
 8004478:	f7fe fdc2 	bl	8003000 <process_Init>
		/* Infinite loop */
		for (;;) {
			CB5 = HAL_GPIO_ReadPin(sensor_5_GPIO_Port, sensor_5_Pin);
 800447c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004480:	4854      	ldr	r0, [pc, #336]	; (80045d4 <OdometerHandle+0x164>)
 8004482:	f002 ff47 	bl	8007314 <HAL_GPIO_ReadPin>
 8004486:	4603      	mov	r3, r0
 8004488:	461a      	mov	r2, r3
 800448a:	4b53      	ldr	r3, [pc, #332]	; (80045d8 <OdometerHandle+0x168>)
 800448c:	701a      	strb	r2, [r3, #0]
			else if(step == 4)// Doi Nhan nut de chay tiep
			{
				// if (dieu kien nut nhan duoc nhan)step = 5;
			}
--------------------------------------------CODE MAU--------------------------------------------------*/
			  if (step == 0)
 800448e:	4b53      	ldr	r3, [pc, #332]	; (80045dc <OdometerHandle+0x16c>)
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d116      	bne.n	80044c4 <OdometerHandle+0x54>
				{
				  	startPutBall(0);
 8004496:	2000      	movs	r0, #0
 8004498:	f7fc ffa4 	bl	80013e4 <startPutBall>


					if (GamePad.Up)
 800449c:	4b50      	ldr	r3, [pc, #320]	; (80045e0 <OdometerHandle+0x170>)
 800449e:	799b      	ldrb	r3, [r3, #6]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d03f      	beq.n	8004524 <OdometerHandle+0xb4>
					{
						osDelay(500);
 80044a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80044a8:	f006 f977 	bl	800a79a <osDelay>
						if(GamePad.Up)
 80044ac:	4b4c      	ldr	r3, [pc, #304]	; (80045e0 <OdometerHandle+0x170>)
 80044ae:	799b      	ldrb	r3, [r3, #6]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d037      	beq.n	8004524 <OdometerHandle+0xb4>
						{
							Reset_MPU_Angle();
 80044b4:	f7fe fd92 	bl	8002fdc <Reset_MPU_Angle>
							process_ResetFloatingEnc();
 80044b8:	f7fe ff34 	bl	8003324 <process_ResetFloatingEnc>
							step = 1;
 80044bc:	4b47      	ldr	r3, [pc, #284]	; (80045dc <OdometerHandle+0x16c>)
 80044be:	2201      	movs	r2, #1
 80044c0:	701a      	strb	r2, [r3, #0]
 80044c2:	e02f      	b.n	8004524 <OdometerHandle+0xb4>
						}
					}
				}

				else if (step == 1){
 80044c4:	4b45      	ldr	r3, [pc, #276]	; (80045dc <OdometerHandle+0x16c>)
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d116      	bne.n	80044fa <OdometerHandle+0x8a>
//					process_Accel_FloatingEnc(0, 0.8, 1000, 0.2);
					startPutBall(1);
 80044cc:	2001      	movs	r0, #1
 80044ce:	f7fc ff89 	bl	80013e4 <startPutBall>

					if (GamePad.Up)
 80044d2:	4b43      	ldr	r3, [pc, #268]	; (80045e0 <OdometerHandle+0x170>)
 80044d4:	799b      	ldrb	r3, [r3, #6]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d024      	beq.n	8004524 <OdometerHandle+0xb4>
					{
						osDelay(500);
 80044da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80044de:	f006 f95c 	bl	800a79a <osDelay>
						if(GamePad.Up)
 80044e2:	4b3f      	ldr	r3, [pc, #252]	; (80045e0 <OdometerHandle+0x170>)
 80044e4:	799b      	ldrb	r3, [r3, #6]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d01c      	beq.n	8004524 <OdometerHandle+0xb4>
						{
							Reset_MPU_Angle();
 80044ea:	f7fe fd77 	bl	8002fdc <Reset_MPU_Angle>
							process_ResetFloatingEnc();
 80044ee:	f7fe ff19 	bl	8003324 <process_ResetFloatingEnc>
							step = 2;
 80044f2:	4b3a      	ldr	r3, [pc, #232]	; (80045dc <OdometerHandle+0x16c>)
 80044f4:	2202      	movs	r2, #2
 80044f6:	701a      	strb	r2, [r3, #0]
 80044f8:	e014      	b.n	8004524 <OdometerHandle+0xb4>
						}
					}
				}
				else if (step == 2){
 80044fa:	4b38      	ldr	r3, [pc, #224]	; (80045dc <OdometerHandle+0x16c>)
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d110      	bne.n	8004524 <OdometerHandle+0xb4>
					use_pidTheta = 1;
 8004502:	4b38      	ldr	r3, [pc, #224]	; (80045e4 <OdometerHandle+0x174>)
 8004504:	2201      	movs	r2, #1
 8004506:	701a      	strb	r2, [r3, #0]
					process_Accel_FloatingEnc(0,300,3000,0.1,900,10);
 8004508:	eef2 2a04 	vmov.f32	s5, #36	; 0x41200000  10.0
 800450c:	ed9f 2a36 	vldr	s4, [pc, #216]	; 80045e8 <OdometerHandle+0x178>
 8004510:	eddf 1a36 	vldr	s3, [pc, #216]	; 80045ec <OdometerHandle+0x17c>
 8004514:	ed9f 1a36 	vldr	s2, [pc, #216]	; 80045f0 <OdometerHandle+0x180>
 8004518:	eddf 0a36 	vldr	s1, [pc, #216]	; 80045f4 <OdometerHandle+0x184>
 800451c:	ed9f 0a36 	vldr	s0, [pc, #216]	; 80045f8 <OdometerHandle+0x188>
 8004520:	f7fe fda6 	bl	8003070 <process_Accel_FloatingEnc>
				}

			process_SetFloatingEnc();
 8004524:	f7fe feea 	bl	80032fc <process_SetFloatingEnc>
			if (GamePad.Down && GamePad.Cross)//Chuyen Sang Che Do GamePad
 8004528:	4b2d      	ldr	r3, [pc, #180]	; (80045e0 <OdometerHandle+0x170>)
 800452a:	7a1b      	ldrb	r3, [r3, #8]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d011      	beq.n	8004554 <OdometerHandle+0xe4>
 8004530:	4b2b      	ldr	r3, [pc, #172]	; (80045e0 <OdometerHandle+0x170>)
 8004532:	7b1b      	ldrb	r3, [r3, #12]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00d      	beq.n	8004554 <OdometerHandle+0xe4>
			{
				osDelay(100);
 8004538:	2064      	movs	r0, #100	; 0x64
 800453a:	f006 f92e 	bl	800a79a <osDelay>
				if (GamePad.Down && GamePad.Cross)
 800453e:	4b28      	ldr	r3, [pc, #160]	; (80045e0 <OdometerHandle+0x170>)
 8004540:	7a1b      	ldrb	r3, [r3, #8]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d006      	beq.n	8004554 <OdometerHandle+0xe4>
 8004546:	4b26      	ldr	r3, [pc, #152]	; (80045e0 <OdometerHandle+0x170>)
 8004548:	7b1b      	ldrb	r3, [r3, #12]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d002      	beq.n	8004554 <OdometerHandle+0xe4>
				{
					Gamepad = 1;
 800454e:	4b2b      	ldr	r3, [pc, #172]	; (80045fc <OdometerHandle+0x18c>)
 8004550:	2201      	movs	r2, #1
 8004552:	701a      	strb	r2, [r3, #0]
				}
			}

			if((GamePad.Square == 1)&&(GamePad.Right == 1))// Xa day
 8004554:	4b22      	ldr	r3, [pc, #136]	; (80045e0 <OdometerHandle+0x170>)
 8004556:	7a5b      	ldrb	r3, [r3, #9]
 8004558:	2b01      	cmp	r3, #1
 800455a:	d111      	bne.n	8004580 <OdometerHandle+0x110>
 800455c:	4b20      	ldr	r3, [pc, #128]	; (80045e0 <OdometerHandle+0x170>)
 800455e:	79db      	ldrb	r3, [r3, #7]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d10d      	bne.n	8004580 <OdometerHandle+0x110>
			{
				osDelay(100);
 8004564:	2064      	movs	r0, #100	; 0x64
 8004566:	f006 f918 	bl	800a79a <osDelay>
				if((GamePad.Square == 1)&&(GamePad.Right == 1))
 800456a:	4b1d      	ldr	r3, [pc, #116]	; (80045e0 <OdometerHandle+0x170>)
 800456c:	7a5b      	ldrb	r3, [r3, #9]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d106      	bne.n	8004580 <OdometerHandle+0x110>
 8004572:	4b1b      	ldr	r3, [pc, #108]	; (80045e0 <OdometerHandle+0x170>)
 8004574:	79db      	ldrb	r3, [r3, #7]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d102      	bne.n	8004580 <OdometerHandle+0x110>
				{
					xaDay = 1;
 800457a:	4b21      	ldr	r3, [pc, #132]	; (8004600 <OdometerHandle+0x190>)
 800457c:	2201      	movs	r2, #1
 800457e:	701a      	strb	r2, [r3, #0]
				}
			}

			if (Gamepad == 1)
 8004580:	4b1e      	ldr	r3, [pc, #120]	; (80045fc <OdometerHandle+0x18c>)
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d108      	bne.n	800459a <OdometerHandle+0x12a>
			{
				uControlX = 	-GamePad.XLeftCtr;
 8004588:	4b15      	ldr	r3, [pc, #84]	; (80045e0 <OdometerHandle+0x170>)
 800458a:	edd3 7a06 	vldr	s15, [r3, #24]
 800458e:	eef1 7a67 	vneg.f32	s15, s15
 8004592:	4b1c      	ldr	r3, [pc, #112]	; (8004604 <OdometerHandle+0x194>)
 8004594:	edc3 7a00 	vstr	s15, [r3]
 8004598:	e010      	b.n	80045bc <OdometerHandle+0x14c>
//				uControlY = 	GamePad.YLeftCtr;
//				uControlTheta = GamePad.XRightCtr;
			}
			else {
				process_Signal_RotationMatrixTransform(u, v, r);
 800459a:	4b1b      	ldr	r3, [pc, #108]	; (8004608 <OdometerHandle+0x198>)
 800459c:	edd3 7a00 	vldr	s15, [r3]
 80045a0:	4b1a      	ldr	r3, [pc, #104]	; (800460c <OdometerHandle+0x19c>)
 80045a2:	ed93 7a00 	vldr	s14, [r3]
 80045a6:	4b1a      	ldr	r3, [pc, #104]	; (8004610 <OdometerHandle+0x1a0>)
 80045a8:	edd3 6a00 	vldr	s13, [r3]
 80045ac:	eeb0 1a66 	vmov.f32	s2, s13
 80045b0:	eef0 0a47 	vmov.f32	s1, s14
 80045b4:	eeb0 0a67 	vmov.f32	s0, s15
 80045b8:	f7fe febe 	bl	8003338 <process_Signal_RotationMatrixTransform>
			}
///////////////////////////////////////////////////////////////////////////////////////////////////////
			xTaskNotify(TaskInvKineHandle,1,eSetValueWithOverwrite);
 80045bc:	4b15      	ldr	r3, [pc, #84]	; (8004614 <OdometerHandle+0x1a4>)
 80045be:	6818      	ldr	r0, [r3, #0]
 80045c0:	2300      	movs	r3, #0
 80045c2:	2203      	movs	r2, #3
 80045c4:	2101      	movs	r1, #1
 80045c6:	f006 fef7 	bl	800b3b8 <xTaskGenericNotify>
			osDelay(DELTA_T);
 80045ca:	2000      	movs	r0, #0
 80045cc:	f006 f8e5 	bl	800a79a <osDelay>
			CB5 = HAL_GPIO_ReadPin(sensor_5_GPIO_Port, sensor_5_Pin);
 80045d0:	e754      	b.n	800447c <OdometerHandle+0xc>
 80045d2:	bf00      	nop
 80045d4:	40021000 	.word	0x40021000
 80045d8:	200012bb 	.word	0x200012bb
 80045dc:	200011f6 	.word	0x200011f6
 80045e0:	200011c0 	.word	0x200011c0
 80045e4:	20001258 	.word	0x20001258
 80045e8:	44610000 	.word	0x44610000
 80045ec:	3dcccccd 	.word	0x3dcccccd
 80045f0:	453b8000 	.word	0x453b8000
 80045f4:	43960000 	.word	0x43960000
 80045f8:	00000000 	.word	0x00000000
 80045fc:	200011f5 	.word	0x200011f5
 8004600:	200011f4 	.word	0x200011f4
 8004604:	200011e8 	.word	0x200011e8
 8004608:	20001294 	.word	0x20001294
 800460c:	20001298 	.word	0x20001298
 8004610:	2000129c 	.word	0x2000129c
 8004614:	200009f8 	.word	0x200009f8

08004618 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim : TIM handle
  * @retval None
  */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a04      	ldr	r2, [pc, #16]	; (8004638 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d101      	bne.n	800462e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800462a:	f000 fd8f 	bl	800514c <HAL_IncTick>

  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800462e:	bf00      	nop
 8004630:	3708      	adds	r7, #8
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	40002000 	.word	0x40002000

0800463c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800463c:	b480      	push	{r7}
 800463e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004640:	b672      	cpsid	i
}
 8004642:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004644:	e7fe      	b.n	8004644 <Error_Handler+0x8>
	...

08004648 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b082      	sub	sp, #8
 800464c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800464e:	2300      	movs	r3, #0
 8004650:	607b      	str	r3, [r7, #4]
 8004652:	4b12      	ldr	r3, [pc, #72]	; (800469c <HAL_MspInit+0x54>)
 8004654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004656:	4a11      	ldr	r2, [pc, #68]	; (800469c <HAL_MspInit+0x54>)
 8004658:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800465c:	6453      	str	r3, [r2, #68]	; 0x44
 800465e:	4b0f      	ldr	r3, [pc, #60]	; (800469c <HAL_MspInit+0x54>)
 8004660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004662:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004666:	607b      	str	r3, [r7, #4]
 8004668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800466a:	2300      	movs	r3, #0
 800466c:	603b      	str	r3, [r7, #0]
 800466e:	4b0b      	ldr	r3, [pc, #44]	; (800469c <HAL_MspInit+0x54>)
 8004670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004672:	4a0a      	ldr	r2, [pc, #40]	; (800469c <HAL_MspInit+0x54>)
 8004674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004678:	6413      	str	r3, [r2, #64]	; 0x40
 800467a:	4b08      	ldr	r3, [pc, #32]	; (800469c <HAL_MspInit+0x54>)
 800467c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004682:	603b      	str	r3, [r7, #0]
 8004684:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004686:	2200      	movs	r2, #0
 8004688:	210f      	movs	r1, #15
 800468a:	f06f 0001 	mvn.w	r0, #1
 800468e:	f002 f879 	bl	8006784 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004692:	bf00      	nop
 8004694:	3708      	adds	r7, #8
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	40023800 	.word	0x40023800

080046a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b08a      	sub	sp, #40	; 0x28
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046a8:	f107 0314 	add.w	r3, r7, #20
 80046ac:	2200      	movs	r2, #0
 80046ae:	601a      	str	r2, [r3, #0]
 80046b0:	605a      	str	r2, [r3, #4]
 80046b2:	609a      	str	r2, [r3, #8]
 80046b4:	60da      	str	r2, [r3, #12]
 80046b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a1b      	ldr	r2, [pc, #108]	; (800472c <HAL_ADC_MspInit+0x8c>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d12f      	bne.n	8004722 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80046c2:	2300      	movs	r3, #0
 80046c4:	613b      	str	r3, [r7, #16]
 80046c6:	4b1a      	ldr	r3, [pc, #104]	; (8004730 <HAL_ADC_MspInit+0x90>)
 80046c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ca:	4a19      	ldr	r2, [pc, #100]	; (8004730 <HAL_ADC_MspInit+0x90>)
 80046cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046d0:	6453      	str	r3, [r2, #68]	; 0x44
 80046d2:	4b17      	ldr	r3, [pc, #92]	; (8004730 <HAL_ADC_MspInit+0x90>)
 80046d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046da:	613b      	str	r3, [r7, #16]
 80046dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80046de:	2300      	movs	r3, #0
 80046e0:	60fb      	str	r3, [r7, #12]
 80046e2:	4b13      	ldr	r3, [pc, #76]	; (8004730 <HAL_ADC_MspInit+0x90>)
 80046e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e6:	4a12      	ldr	r2, [pc, #72]	; (8004730 <HAL_ADC_MspInit+0x90>)
 80046e8:	f043 0304 	orr.w	r3, r3, #4
 80046ec:	6313      	str	r3, [r2, #48]	; 0x30
 80046ee:	4b10      	ldr	r3, [pc, #64]	; (8004730 <HAL_ADC_MspInit+0x90>)
 80046f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f2:	f003 0304 	and.w	r3, r3, #4
 80046f6:	60fb      	str	r3, [r7, #12]
 80046f8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80046fa:	2302      	movs	r3, #2
 80046fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80046fe:	2303      	movs	r3, #3
 8004700:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004702:	2300      	movs	r3, #0
 8004704:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004706:	f107 0314 	add.w	r3, r7, #20
 800470a:	4619      	mov	r1, r3
 800470c:	4809      	ldr	r0, [pc, #36]	; (8004734 <HAL_ADC_MspInit+0x94>)
 800470e:	f002 fc65 	bl	8006fdc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8004712:	2200      	movs	r2, #0
 8004714:	2105      	movs	r1, #5
 8004716:	2012      	movs	r0, #18
 8004718:	f002 f834 	bl	8006784 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800471c:	2012      	movs	r0, #18
 800471e:	f002 f84d 	bl	80067bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004722:	bf00      	nop
 8004724:	3728      	adds	r7, #40	; 0x28
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	40012000 	.word	0x40012000
 8004730:	40023800 	.word	0x40023800
 8004734:	40020800 	.word	0x40020800

08004738 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b08a      	sub	sp, #40	; 0x28
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004740:	f107 0314 	add.w	r3, r7, #20
 8004744:	2200      	movs	r2, #0
 8004746:	601a      	str	r2, [r3, #0]
 8004748:	605a      	str	r2, [r3, #4]
 800474a:	609a      	str	r2, [r3, #8]
 800474c:	60da      	str	r2, [r3, #12]
 800474e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a1d      	ldr	r2, [pc, #116]	; (80047cc <HAL_CAN_MspInit+0x94>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d134      	bne.n	80047c4 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800475a:	2300      	movs	r3, #0
 800475c:	613b      	str	r3, [r7, #16]
 800475e:	4b1c      	ldr	r3, [pc, #112]	; (80047d0 <HAL_CAN_MspInit+0x98>)
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	4a1b      	ldr	r2, [pc, #108]	; (80047d0 <HAL_CAN_MspInit+0x98>)
 8004764:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004768:	6413      	str	r3, [r2, #64]	; 0x40
 800476a:	4b19      	ldr	r3, [pc, #100]	; (80047d0 <HAL_CAN_MspInit+0x98>)
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004772:	613b      	str	r3, [r7, #16]
 8004774:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004776:	2300      	movs	r3, #0
 8004778:	60fb      	str	r3, [r7, #12]
 800477a:	4b15      	ldr	r3, [pc, #84]	; (80047d0 <HAL_CAN_MspInit+0x98>)
 800477c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477e:	4a14      	ldr	r2, [pc, #80]	; (80047d0 <HAL_CAN_MspInit+0x98>)
 8004780:	f043 0301 	orr.w	r3, r3, #1
 8004784:	6313      	str	r3, [r2, #48]	; 0x30
 8004786:	4b12      	ldr	r3, [pc, #72]	; (80047d0 <HAL_CAN_MspInit+0x98>)
 8004788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004792:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004796:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004798:	2302      	movs	r3, #2
 800479a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800479c:	2300      	movs	r3, #0
 800479e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047a0:	2303      	movs	r3, #3
 80047a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80047a4:	2309      	movs	r3, #9
 80047a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047a8:	f107 0314 	add.w	r3, r7, #20
 80047ac:	4619      	mov	r1, r3
 80047ae:	4809      	ldr	r0, [pc, #36]	; (80047d4 <HAL_CAN_MspInit+0x9c>)
 80047b0:	f002 fc14 	bl	8006fdc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80047b4:	2200      	movs	r2, #0
 80047b6:	2105      	movs	r1, #5
 80047b8:	2014      	movs	r0, #20
 80047ba:	f001 ffe3 	bl	8006784 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80047be:	2014      	movs	r0, #20
 80047c0:	f001 fffc 	bl	80067bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80047c4:	bf00      	nop
 80047c6:	3728      	adds	r7, #40	; 0x28
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	40006400 	.word	0x40006400
 80047d0:	40023800 	.word	0x40023800
 80047d4:	40020000 	.word	0x40020000

080047d8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b08c      	sub	sp, #48	; 0x30
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047e0:	f107 031c 	add.w	r3, r7, #28
 80047e4:	2200      	movs	r2, #0
 80047e6:	601a      	str	r2, [r3, #0]
 80047e8:	605a      	str	r2, [r3, #4]
 80047ea:	609a      	str	r2, [r3, #8]
 80047ec:	60da      	str	r2, [r3, #12]
 80047ee:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a46      	ldr	r2, [pc, #280]	; (8004910 <HAL_TIM_Encoder_MspInit+0x138>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d12d      	bne.n	8004856 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80047fa:	2300      	movs	r3, #0
 80047fc:	61bb      	str	r3, [r7, #24]
 80047fe:	4b45      	ldr	r3, [pc, #276]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 8004800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004802:	4a44      	ldr	r2, [pc, #272]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 8004804:	f043 0301 	orr.w	r3, r3, #1
 8004808:	6453      	str	r3, [r2, #68]	; 0x44
 800480a:	4b42      	ldr	r3, [pc, #264]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 800480c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	61bb      	str	r3, [r7, #24]
 8004814:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004816:	2300      	movs	r3, #0
 8004818:	617b      	str	r3, [r7, #20]
 800481a:	4b3e      	ldr	r3, [pc, #248]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 800481c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481e:	4a3d      	ldr	r2, [pc, #244]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 8004820:	f043 0301 	orr.w	r3, r3, #1
 8004824:	6313      	str	r3, [r2, #48]	; 0x30
 8004826:	4b3b      	ldr	r3, [pc, #236]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 8004828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	617b      	str	r3, [r7, #20]
 8004830:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004832:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004836:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004838:	2302      	movs	r3, #2
 800483a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800483c:	2300      	movs	r3, #0
 800483e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004840:	2300      	movs	r3, #0
 8004842:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004844:	2301      	movs	r3, #1
 8004846:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004848:	f107 031c 	add.w	r3, r7, #28
 800484c:	4619      	mov	r1, r3
 800484e:	4832      	ldr	r0, [pc, #200]	; (8004918 <HAL_TIM_Encoder_MspInit+0x140>)
 8004850:	f002 fbc4 	bl	8006fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004854:	e057      	b.n	8004906 <HAL_TIM_Encoder_MspInit+0x12e>
  else if(htim_encoder->Instance==TIM2)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800485e:	d152      	bne.n	8004906 <HAL_TIM_Encoder_MspInit+0x12e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004860:	2300      	movs	r3, #0
 8004862:	613b      	str	r3, [r7, #16]
 8004864:	4b2b      	ldr	r3, [pc, #172]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 8004866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004868:	4a2a      	ldr	r2, [pc, #168]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 800486a:	f043 0301 	orr.w	r3, r3, #1
 800486e:	6413      	str	r3, [r2, #64]	; 0x40
 8004870:	4b28      	ldr	r3, [pc, #160]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 8004872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	613b      	str	r3, [r7, #16]
 800487a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800487c:	2300      	movs	r3, #0
 800487e:	60fb      	str	r3, [r7, #12]
 8004880:	4b24      	ldr	r3, [pc, #144]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 8004882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004884:	4a23      	ldr	r2, [pc, #140]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 8004886:	f043 0301 	orr.w	r3, r3, #1
 800488a:	6313      	str	r3, [r2, #48]	; 0x30
 800488c:	4b21      	ldr	r3, [pc, #132]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 800488e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	60fb      	str	r3, [r7, #12]
 8004896:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004898:	2300      	movs	r3, #0
 800489a:	60bb      	str	r3, [r7, #8]
 800489c:	4b1d      	ldr	r3, [pc, #116]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 800489e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a0:	4a1c      	ldr	r2, [pc, #112]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 80048a2:	f043 0302 	orr.w	r3, r3, #2
 80048a6:	6313      	str	r3, [r2, #48]	; 0x30
 80048a8:	4b1a      	ldr	r3, [pc, #104]	; (8004914 <HAL_TIM_Encoder_MspInit+0x13c>)
 80048aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	60bb      	str	r3, [r7, #8]
 80048b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80048b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048ba:	2302      	movs	r3, #2
 80048bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048be:	2300      	movs	r3, #0
 80048c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048c2:	2300      	movs	r3, #0
 80048c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80048c6:	2301      	movs	r3, #1
 80048c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ca:	f107 031c 	add.w	r3, r7, #28
 80048ce:	4619      	mov	r1, r3
 80048d0:	4811      	ldr	r0, [pc, #68]	; (8004918 <HAL_TIM_Encoder_MspInit+0x140>)
 80048d2:	f002 fb83 	bl	8006fdc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80048d6:	2308      	movs	r3, #8
 80048d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048da:	2302      	movs	r3, #2
 80048dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048de:	2300      	movs	r3, #0
 80048e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048e2:	2300      	movs	r3, #0
 80048e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80048e6:	2301      	movs	r3, #1
 80048e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048ea:	f107 031c 	add.w	r3, r7, #28
 80048ee:	4619      	mov	r1, r3
 80048f0:	480a      	ldr	r0, [pc, #40]	; (800491c <HAL_TIM_Encoder_MspInit+0x144>)
 80048f2:	f002 fb73 	bl	8006fdc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80048f6:	2200      	movs	r2, #0
 80048f8:	2105      	movs	r1, #5
 80048fa:	201c      	movs	r0, #28
 80048fc:	f001 ff42 	bl	8006784 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004900:	201c      	movs	r0, #28
 8004902:	f001 ff5b 	bl	80067bc <HAL_NVIC_EnableIRQ>
}
 8004906:	bf00      	nop
 8004908:	3730      	adds	r7, #48	; 0x30
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	40010000 	.word	0x40010000
 8004914:	40023800 	.word	0x40023800
 8004918:	40020000 	.word	0x40020000
 800491c:	40020400 	.word	0x40020400

08004920 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a2c      	ldr	r2, [pc, #176]	; (80049e0 <HAL_TIM_Base_MspInit+0xc0>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d10e      	bne.n	8004950 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004932:	2300      	movs	r3, #0
 8004934:	617b      	str	r3, [r7, #20]
 8004936:	4b2b      	ldr	r3, [pc, #172]	; (80049e4 <HAL_TIM_Base_MspInit+0xc4>)
 8004938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493a:	4a2a      	ldr	r2, [pc, #168]	; (80049e4 <HAL_TIM_Base_MspInit+0xc4>)
 800493c:	f043 0302 	orr.w	r3, r3, #2
 8004940:	6413      	str	r3, [r2, #64]	; 0x40
 8004942:	4b28      	ldr	r3, [pc, #160]	; (80049e4 <HAL_TIM_Base_MspInit+0xc4>)
 8004944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	617b      	str	r3, [r7, #20]
 800494c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 800494e:	e042      	b.n	80049d6 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM4)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a24      	ldr	r2, [pc, #144]	; (80049e8 <HAL_TIM_Base_MspInit+0xc8>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d116      	bne.n	8004988 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800495a:	2300      	movs	r3, #0
 800495c:	613b      	str	r3, [r7, #16]
 800495e:	4b21      	ldr	r3, [pc, #132]	; (80049e4 <HAL_TIM_Base_MspInit+0xc4>)
 8004960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004962:	4a20      	ldr	r2, [pc, #128]	; (80049e4 <HAL_TIM_Base_MspInit+0xc4>)
 8004964:	f043 0304 	orr.w	r3, r3, #4
 8004968:	6413      	str	r3, [r2, #64]	; 0x40
 800496a:	4b1e      	ldr	r3, [pc, #120]	; (80049e4 <HAL_TIM_Base_MspInit+0xc4>)
 800496c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496e:	f003 0304 	and.w	r3, r3, #4
 8004972:	613b      	str	r3, [r7, #16]
 8004974:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8004976:	2200      	movs	r2, #0
 8004978:	2105      	movs	r1, #5
 800497a:	201e      	movs	r0, #30
 800497c:	f001 ff02 	bl	8006784 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004980:	201e      	movs	r0, #30
 8004982:	f001 ff1b 	bl	80067bc <HAL_NVIC_EnableIRQ>
}
 8004986:	e026      	b.n	80049d6 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a17      	ldr	r2, [pc, #92]	; (80049ec <HAL_TIM_Base_MspInit+0xcc>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d10e      	bne.n	80049b0 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004992:	2300      	movs	r3, #0
 8004994:	60fb      	str	r3, [r7, #12]
 8004996:	4b13      	ldr	r3, [pc, #76]	; (80049e4 <HAL_TIM_Base_MspInit+0xc4>)
 8004998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499a:	4a12      	ldr	r2, [pc, #72]	; (80049e4 <HAL_TIM_Base_MspInit+0xc4>)
 800499c:	f043 0308 	orr.w	r3, r3, #8
 80049a0:	6413      	str	r3, [r2, #64]	; 0x40
 80049a2:	4b10      	ldr	r3, [pc, #64]	; (80049e4 <HAL_TIM_Base_MspInit+0xc4>)
 80049a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a6:	f003 0308 	and.w	r3, r3, #8
 80049aa:	60fb      	str	r3, [r7, #12]
 80049ac:	68fb      	ldr	r3, [r7, #12]
}
 80049ae:	e012      	b.n	80049d6 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM10)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a0e      	ldr	r2, [pc, #56]	; (80049f0 <HAL_TIM_Base_MspInit+0xd0>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d10d      	bne.n	80049d6 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80049ba:	2300      	movs	r3, #0
 80049bc:	60bb      	str	r3, [r7, #8]
 80049be:	4b09      	ldr	r3, [pc, #36]	; (80049e4 <HAL_TIM_Base_MspInit+0xc4>)
 80049c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049c2:	4a08      	ldr	r2, [pc, #32]	; (80049e4 <HAL_TIM_Base_MspInit+0xc4>)
 80049c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049c8:	6453      	str	r3, [r2, #68]	; 0x44
 80049ca:	4b06      	ldr	r3, [pc, #24]	; (80049e4 <HAL_TIM_Base_MspInit+0xc4>)
 80049cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049d2:	60bb      	str	r3, [r7, #8]
 80049d4:	68bb      	ldr	r3, [r7, #8]
}
 80049d6:	bf00      	nop
 80049d8:	3718      	adds	r7, #24
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	40000400 	.word	0x40000400
 80049e4:	40023800 	.word	0x40023800
 80049e8:	40000800 	.word	0x40000800
 80049ec:	40000c00 	.word	0x40000c00
 80049f0:	40014400 	.word	0x40014400

080049f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b08a      	sub	sp, #40	; 0x28
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049fc:	f107 0314 	add.w	r3, r7, #20
 8004a00:	2200      	movs	r2, #0
 8004a02:	601a      	str	r2, [r3, #0]
 8004a04:	605a      	str	r2, [r3, #4]
 8004a06:	609a      	str	r2, [r3, #8]
 8004a08:	60da      	str	r2, [r3, #12]
 8004a0a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a24      	ldr	r2, [pc, #144]	; (8004aa4 <HAL_TIM_MspPostInit+0xb0>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d11e      	bne.n	8004a54 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a16:	2300      	movs	r3, #0
 8004a18:	613b      	str	r3, [r7, #16]
 8004a1a:	4b23      	ldr	r3, [pc, #140]	; (8004aa8 <HAL_TIM_MspPostInit+0xb4>)
 8004a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a1e:	4a22      	ldr	r2, [pc, #136]	; (8004aa8 <HAL_TIM_MspPostInit+0xb4>)
 8004a20:	f043 0302 	orr.w	r3, r3, #2
 8004a24:	6313      	str	r3, [r2, #48]	; 0x30
 8004a26:	4b20      	ldr	r3, [pc, #128]	; (8004aa8 <HAL_TIM_MspPostInit+0xb4>)
 8004a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	613b      	str	r3, [r7, #16]
 8004a30:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004a32:	2330      	movs	r3, #48	; 0x30
 8004a34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a36:	2302      	movs	r3, #2
 8004a38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004a42:	2302      	movs	r3, #2
 8004a44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a46:	f107 0314 	add.w	r3, r7, #20
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	4817      	ldr	r0, [pc, #92]	; (8004aac <HAL_TIM_MspPostInit+0xb8>)
 8004a4e:	f002 fac5 	bl	8006fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8004a52:	e022      	b.n	8004a9a <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM5)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a15      	ldr	r2, [pc, #84]	; (8004ab0 <HAL_TIM_MspPostInit+0xbc>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d11d      	bne.n	8004a9a <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a5e:	2300      	movs	r3, #0
 8004a60:	60fb      	str	r3, [r7, #12]
 8004a62:	4b11      	ldr	r3, [pc, #68]	; (8004aa8 <HAL_TIM_MspPostInit+0xb4>)
 8004a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a66:	4a10      	ldr	r2, [pc, #64]	; (8004aa8 <HAL_TIM_MspPostInit+0xb4>)
 8004a68:	f043 0301 	orr.w	r3, r3, #1
 8004a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8004a6e:	4b0e      	ldr	r3, [pc, #56]	; (8004aa8 <HAL_TIM_MspPostInit+0xb4>)
 8004a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	60fb      	str	r3, [r7, #12]
 8004a78:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a7e:	2302      	movs	r3, #2
 8004a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a82:	2300      	movs	r3, #0
 8004a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a86:	2300      	movs	r3, #0
 8004a88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a8e:	f107 0314 	add.w	r3, r7, #20
 8004a92:	4619      	mov	r1, r3
 8004a94:	4807      	ldr	r0, [pc, #28]	; (8004ab4 <HAL_TIM_MspPostInit+0xc0>)
 8004a96:	f002 faa1 	bl	8006fdc <HAL_GPIO_Init>
}
 8004a9a:	bf00      	nop
 8004a9c:	3728      	adds	r7, #40	; 0x28
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	40000400 	.word	0x40000400
 8004aa8:	40023800 	.word	0x40023800
 8004aac:	40020400 	.word	0x40020400
 8004ab0:	40000c00 	.word	0x40000c00
 8004ab4:	40020000 	.word	0x40020000

08004ab8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b08e      	sub	sp, #56	; 0x38
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ac0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	601a      	str	r2, [r3, #0]
 8004ac8:	605a      	str	r2, [r3, #4]
 8004aca:	609a      	str	r2, [r3, #8]
 8004acc:	60da      	str	r2, [r3, #12]
 8004ace:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a86      	ldr	r2, [pc, #536]	; (8004cf0 <HAL_UART_MspInit+0x238>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d163      	bne.n	8004ba2 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ada:	2300      	movs	r3, #0
 8004adc:	623b      	str	r3, [r7, #32]
 8004ade:	4b85      	ldr	r3, [pc, #532]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae2:	4a84      	ldr	r2, [pc, #528]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004ae4:	f043 0310 	orr.w	r3, r3, #16
 8004ae8:	6453      	str	r3, [r2, #68]	; 0x44
 8004aea:	4b82      	ldr	r3, [pc, #520]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aee:	f003 0310 	and.w	r3, r3, #16
 8004af2:	623b      	str	r3, [r7, #32]
 8004af4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004af6:	2300      	movs	r3, #0
 8004af8:	61fb      	str	r3, [r7, #28]
 8004afa:	4b7e      	ldr	r3, [pc, #504]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afe:	4a7d      	ldr	r2, [pc, #500]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004b00:	f043 0302 	orr.w	r3, r3, #2
 8004b04:	6313      	str	r3, [r2, #48]	; 0x30
 8004b06:	4b7b      	ldr	r3, [pc, #492]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b0a:	f003 0302 	and.w	r3, r3, #2
 8004b0e:	61fb      	str	r3, [r7, #28]
 8004b10:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004b12:	23c0      	movs	r3, #192	; 0xc0
 8004b14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b16:	2302      	movs	r3, #2
 8004b18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004b22:	2307      	movs	r3, #7
 8004b24:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	4872      	ldr	r0, [pc, #456]	; (8004cf8 <HAL_UART_MspInit+0x240>)
 8004b2e:	f002 fa55 	bl	8006fdc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004b32:	4b72      	ldr	r3, [pc, #456]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b34:	4a72      	ldr	r2, [pc, #456]	; (8004d00 <HAL_UART_MspInit+0x248>)
 8004b36:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004b38:	4b70      	ldr	r3, [pc, #448]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004b3e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b40:	4b6e      	ldr	r3, [pc, #440]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b46:	4b6d      	ldr	r3, [pc, #436]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b48:	2200      	movs	r2, #0
 8004b4a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b4c:	4b6b      	ldr	r3, [pc, #428]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b52:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b54:	4b69      	ldr	r3, [pc, #420]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b56:	2200      	movs	r2, #0
 8004b58:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b5a:	4b68      	ldr	r3, [pc, #416]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004b60:	4b66      	ldr	r3, [pc, #408]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b66:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b68:	4b64      	ldr	r3, [pc, #400]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b6e:	4b63      	ldr	r3, [pc, #396]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b70:	2200      	movs	r2, #0
 8004b72:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004b74:	4861      	ldr	r0, [pc, #388]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b76:	f001 fe2f 	bl	80067d8 <HAL_DMA_Init>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d001      	beq.n	8004b84 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8004b80:	f7ff fd5c 	bl	800463c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a5d      	ldr	r2, [pc, #372]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b88:	639a      	str	r2, [r3, #56]	; 0x38
 8004b8a:	4a5c      	ldr	r2, [pc, #368]	; (8004cfc <HAL_UART_MspInit+0x244>)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004b90:	2200      	movs	r2, #0
 8004b92:	2105      	movs	r1, #5
 8004b94:	2025      	movs	r0, #37	; 0x25
 8004b96:	f001 fdf5 	bl	8006784 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004b9a:	2025      	movs	r0, #37	; 0x25
 8004b9c:	f001 fe0e 	bl	80067bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004ba0:	e0a1      	b.n	8004ce6 <HAL_UART_MspInit+0x22e>
  else if(huart->Instance==USART2)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a57      	ldr	r2, [pc, #348]	; (8004d04 <HAL_UART_MspInit+0x24c>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d162      	bne.n	8004c72 <HAL_UART_MspInit+0x1ba>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004bac:	2300      	movs	r3, #0
 8004bae:	61bb      	str	r3, [r7, #24]
 8004bb0:	4b50      	ldr	r3, [pc, #320]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb4:	4a4f      	ldr	r2, [pc, #316]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004bb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bba:	6413      	str	r3, [r2, #64]	; 0x40
 8004bbc:	4b4d      	ldr	r3, [pc, #308]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bc4:	61bb      	str	r3, [r7, #24]
 8004bc6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bc8:	2300      	movs	r3, #0
 8004bca:	617b      	str	r3, [r7, #20]
 8004bcc:	4b49      	ldr	r3, [pc, #292]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd0:	4a48      	ldr	r2, [pc, #288]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004bd2:	f043 0308 	orr.w	r3, r3, #8
 8004bd6:	6313      	str	r3, [r2, #48]	; 0x30
 8004bd8:	4b46      	ldr	r3, [pc, #280]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bdc:	f003 0308 	and.w	r3, r3, #8
 8004be0:	617b      	str	r3, [r7, #20]
 8004be2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8004be4:	2360      	movs	r3, #96	; 0x60
 8004be6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004be8:	2302      	movs	r3, #2
 8004bea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bec:	2300      	movs	r3, #0
 8004bee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004bf4:	2307      	movs	r3, #7
 8004bf6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004bf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	4842      	ldr	r0, [pc, #264]	; (8004d08 <HAL_UART_MspInit+0x250>)
 8004c00:	f002 f9ec 	bl	8006fdc <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004c04:	4b41      	ldr	r3, [pc, #260]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c06:	4a42      	ldr	r2, [pc, #264]	; (8004d10 <HAL_UART_MspInit+0x258>)
 8004c08:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8004c0a:	4b40      	ldr	r3, [pc, #256]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c0c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004c10:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c12:	4b3e      	ldr	r3, [pc, #248]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c14:	2240      	movs	r2, #64	; 0x40
 8004c16:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c18:	4b3c      	ldr	r3, [pc, #240]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c1e:	4b3b      	ldr	r3, [pc, #236]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004c24:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c26:	4b39      	ldr	r3, [pc, #228]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c28:	2200      	movs	r2, #0
 8004c2a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c2c:	4b37      	ldr	r3, [pc, #220]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c2e:	2200      	movs	r2, #0
 8004c30:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004c32:	4b36      	ldr	r3, [pc, #216]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c34:	2200      	movs	r2, #0
 8004c36:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004c38:	4b34      	ldr	r3, [pc, #208]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c3e:	4b33      	ldr	r3, [pc, #204]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004c44:	4831      	ldr	r0, [pc, #196]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c46:	f001 fdc7 	bl	80067d8 <HAL_DMA_Init>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d001      	beq.n	8004c54 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8004c50:	f7ff fcf4 	bl	800463c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a2d      	ldr	r2, [pc, #180]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c58:	635a      	str	r2, [r3, #52]	; 0x34
 8004c5a:	4a2c      	ldr	r2, [pc, #176]	; (8004d0c <HAL_UART_MspInit+0x254>)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8004c60:	2200      	movs	r2, #0
 8004c62:	2105      	movs	r1, #5
 8004c64:	2026      	movs	r0, #38	; 0x26
 8004c66:	f001 fd8d 	bl	8006784 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004c6a:	2026      	movs	r0, #38	; 0x26
 8004c6c:	f001 fda6 	bl	80067bc <HAL_NVIC_EnableIRQ>
}
 8004c70:	e039      	b.n	8004ce6 <HAL_UART_MspInit+0x22e>
  else if(huart->Instance==USART3)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a27      	ldr	r2, [pc, #156]	; (8004d14 <HAL_UART_MspInit+0x25c>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d134      	bne.n	8004ce6 <HAL_UART_MspInit+0x22e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	613b      	str	r3, [r7, #16]
 8004c80:	4b1c      	ldr	r3, [pc, #112]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c84:	4a1b      	ldr	r2, [pc, #108]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004c86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c8a:	6413      	str	r3, [r2, #64]	; 0x40
 8004c8c:	4b19      	ldr	r3, [pc, #100]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c94:	613b      	str	r3, [r7, #16]
 8004c96:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c98:	2300      	movs	r3, #0
 8004c9a:	60fb      	str	r3, [r7, #12]
 8004c9c:	4b15      	ldr	r3, [pc, #84]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca0:	4a14      	ldr	r2, [pc, #80]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004ca2:	f043 0302 	orr.w	r3, r3, #2
 8004ca6:	6313      	str	r3, [r2, #48]	; 0x30
 8004ca8:	4b12      	ldr	r3, [pc, #72]	; (8004cf4 <HAL_UART_MspInit+0x23c>)
 8004caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cac:	f003 0302 	and.w	r3, r3, #2
 8004cb0:	60fb      	str	r3, [r7, #12]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004cb4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004cb8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cba:	2302      	movs	r3, #2
 8004cbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004cc6:	2307      	movs	r3, #7
 8004cc8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004cce:	4619      	mov	r1, r3
 8004cd0:	4809      	ldr	r0, [pc, #36]	; (8004cf8 <HAL_UART_MspInit+0x240>)
 8004cd2:	f002 f983 	bl	8006fdc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	2105      	movs	r1, #5
 8004cda:	2027      	movs	r0, #39	; 0x27
 8004cdc:	f001 fd52 	bl	8006784 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004ce0:	2027      	movs	r0, #39	; 0x27
 8004ce2:	f001 fd6b 	bl	80067bc <HAL_NVIC_EnableIRQ>
}
 8004ce6:	bf00      	nop
 8004ce8:	3738      	adds	r7, #56	; 0x38
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	40011000 	.word	0x40011000
 8004cf4:	40023800 	.word	0x40023800
 8004cf8:	40020400 	.word	0x40020400
 8004cfc:	20000934 	.word	0x20000934
 8004d00:	40026440 	.word	0x40026440
 8004d04:	40004400 	.word	0x40004400
 8004d08:	40020c00 	.word	0x40020c00
 8004d0c:	20000994 	.word	0x20000994
 8004d10:	400260a0 	.word	0x400260a0
 8004d14:	40004800 	.word	0x40004800

08004d18 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b08e      	sub	sp, #56	; 0x38
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8004d20:	2300      	movs	r3, #0
 8004d22:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8004d24:	2300      	movs	r3, #0
 8004d26:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8004d28:	2300      	movs	r3, #0
 8004d2a:	60fb      	str	r3, [r7, #12]
 8004d2c:	4b33      	ldr	r3, [pc, #204]	; (8004dfc <HAL_InitTick+0xe4>)
 8004d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d30:	4a32      	ldr	r2, [pc, #200]	; (8004dfc <HAL_InitTick+0xe4>)
 8004d32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d36:	6413      	str	r3, [r2, #64]	; 0x40
 8004d38:	4b30      	ldr	r3, [pc, #192]	; (8004dfc <HAL_InitTick+0xe4>)
 8004d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d40:	60fb      	str	r3, [r7, #12]
 8004d42:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004d44:	f107 0210 	add.w	r2, r7, #16
 8004d48:	f107 0314 	add.w	r3, r7, #20
 8004d4c:	4611      	mov	r1, r2
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f002 ffaa 	bl	8007ca8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004d54:	6a3b      	ldr	r3, [r7, #32]
 8004d56:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d103      	bne.n	8004d66 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004d5e:	f002 ff7b 	bl	8007c58 <HAL_RCC_GetPCLK1Freq>
 8004d62:	6378      	str	r0, [r7, #52]	; 0x34
 8004d64:	e004      	b.n	8004d70 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004d66:	f002 ff77 	bl	8007c58 <HAL_RCC_GetPCLK1Freq>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	005b      	lsls	r3, r3, #1
 8004d6e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004d70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d72:	4a23      	ldr	r2, [pc, #140]	; (8004e00 <HAL_InitTick+0xe8>)
 8004d74:	fba2 2303 	umull	r2, r3, r2, r3
 8004d78:	0c9b      	lsrs	r3, r3, #18
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8004d7e:	4b21      	ldr	r3, [pc, #132]	; (8004e04 <HAL_InitTick+0xec>)
 8004d80:	4a21      	ldr	r2, [pc, #132]	; (8004e08 <HAL_InitTick+0xf0>)
 8004d82:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8004d84:	4b1f      	ldr	r3, [pc, #124]	; (8004e04 <HAL_InitTick+0xec>)
 8004d86:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004d8a:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8004d8c:	4a1d      	ldr	r2, [pc, #116]	; (8004e04 <HAL_InitTick+0xec>)
 8004d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d90:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8004d92:	4b1c      	ldr	r3, [pc, #112]	; (8004e04 <HAL_InitTick+0xec>)
 8004d94:	2200      	movs	r2, #0
 8004d96:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d98:	4b1a      	ldr	r3, [pc, #104]	; (8004e04 <HAL_InitTick+0xec>)
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d9e:	4b19      	ldr	r3, [pc, #100]	; (8004e04 <HAL_InitTick+0xec>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8004da4:	4817      	ldr	r0, [pc, #92]	; (8004e04 <HAL_InitTick+0xec>)
 8004da6:	f002 ffb1 	bl	8007d0c <HAL_TIM_Base_Init>
 8004daa:	4603      	mov	r3, r0
 8004dac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8004db0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d11b      	bne.n	8004df0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8004db8:	4812      	ldr	r0, [pc, #72]	; (8004e04 <HAL_InitTick+0xec>)
 8004dba:	f002 fff7 	bl	8007dac <HAL_TIM_Base_Start_IT>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8004dc4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d111      	bne.n	8004df0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004dcc:	202d      	movs	r0, #45	; 0x2d
 8004dce:	f001 fcf5 	bl	80067bc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2b0f      	cmp	r3, #15
 8004dd6:	d808      	bhi.n	8004dea <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8004dd8:	2200      	movs	r2, #0
 8004dda:	6879      	ldr	r1, [r7, #4]
 8004ddc:	202d      	movs	r0, #45	; 0x2d
 8004dde:	f001 fcd1 	bl	8006784 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004de2:	4a0a      	ldr	r2, [pc, #40]	; (8004e0c <HAL_InitTick+0xf4>)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6013      	str	r3, [r2, #0]
 8004de8:	e002      	b.n	8004df0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004df0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3738      	adds	r7, #56	; 0x38
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	40023800 	.word	0x40023800
 8004e00:	431bde83 	.word	0x431bde83
 8004e04:	200012bc 	.word	0x200012bc
 8004e08:	40002000 	.word	0x40002000
 8004e0c:	20000010 	.word	0x20000010

08004e10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e10:	b480      	push	{r7}
 8004e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004e14:	e7fe      	b.n	8004e14 <NMI_Handler+0x4>

08004e16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e16:	b480      	push	{r7}
 8004e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e1a:	e7fe      	b.n	8004e1a <HardFault_Handler+0x4>

08004e1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e20:	e7fe      	b.n	8004e20 <MemManage_Handler+0x4>

08004e22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e22:	b480      	push	{r7}
 8004e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e26:	e7fe      	b.n	8004e26 <BusFault_Handler+0x4>

08004e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e2c:	e7fe      	b.n	8004e2c <UsageFault_Handler+0x4>

08004e2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e32:	bf00      	nop
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004e40:	4802      	ldr	r0, [pc, #8]	; (8004e4c <DMA1_Stream6_IRQHandler+0x10>)
 8004e42:	f001 fe61 	bl	8006b08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004e46:	bf00      	nop
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	20000994 	.word	0x20000994

08004e50 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004e54:	4802      	ldr	r0, [pc, #8]	; (8004e60 <ADC_IRQHandler+0x10>)
 8004e56:	f000 f9dc 	bl	8005212 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004e5a:	bf00      	nop
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	20000648 	.word	0x20000648

08004e64 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004e68:	4802      	ldr	r0, [pc, #8]	; (8004e74 <CAN1_RX0_IRQHandler+0x10>)
 8004e6a:	f001 f9b8 	bl	80061de <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004e6e:	bf00      	nop
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	20000690 	.word	0x20000690

08004e78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004e7c:	4802      	ldr	r0, [pc, #8]	; (8004e88 <TIM2_IRQHandler+0x10>)
 8004e7e:	f003 fa5b 	bl	8008338 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004e82:	bf00      	nop
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	20000700 	.word	0x20000700

08004e8c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004e90:	4802      	ldr	r0, [pc, #8]	; (8004e9c <TIM4_IRQHandler+0x10>)
 8004e92:	f003 fa51 	bl	8008338 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004e96:	bf00      	nop
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	20000790 	.word	0x20000790

08004ea0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004ea4:	4802      	ldr	r0, [pc, #8]	; (8004eb0 <USART1_IRQHandler+0x10>)
 8004ea6:	f004 fa25 	bl	80092f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004eaa:	bf00      	nop
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	20000868 	.word	0x20000868

08004eb4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004eb8:	4802      	ldr	r0, [pc, #8]	; (8004ec4 <USART2_IRQHandler+0x10>)
 8004eba:	f004 fa1b 	bl	80092f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004ebe:	bf00      	nop
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	200008ac 	.word	0x200008ac

08004ec8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004ecc:	4802      	ldr	r0, [pc, #8]	; (8004ed8 <USART3_IRQHandler+0x10>)
 8004ece:	f004 fa11 	bl	80092f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004ed2:	bf00      	nop
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	200008f0 	.word	0x200008f0

08004edc <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8004ee0:	4802      	ldr	r0, [pc, #8]	; (8004eec <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8004ee2:	f003 fa29 	bl	8008338 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8004ee6:	bf00      	nop
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	200012bc 	.word	0x200012bc

08004ef0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004ef4:	4802      	ldr	r0, [pc, #8]	; (8004f00 <DMA2_Stream2_IRQHandler+0x10>)
 8004ef6:	f001 fe07 	bl	8006b08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004efa:	bf00      	nop
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	20000934 	.word	0x20000934

08004f04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004f04:	b480      	push	{r7}
 8004f06:	af00      	add	r7, sp, #0
  return 1;
 8004f08:	2301      	movs	r3, #1
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <_kill>:

int _kill(int pid, int sig)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b082      	sub	sp, #8
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004f1e:	f007 fec1 	bl	800cca4 <__errno>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2216      	movs	r2, #22
 8004f26:	601a      	str	r2, [r3, #0]
  return -1;
 8004f28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3708      	adds	r7, #8
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <_exit>:

void _exit (int status)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f7ff ffe7 	bl	8004f14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004f46:	e7fe      	b.n	8004f46 <_exit+0x12>

08004f48 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b086      	sub	sp, #24
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f54:	2300      	movs	r3, #0
 8004f56:	617b      	str	r3, [r7, #20]
 8004f58:	e00a      	b.n	8004f70 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004f5a:	f3af 8000 	nop.w
 8004f5e:	4601      	mov	r1, r0
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	1c5a      	adds	r2, r3, #1
 8004f64:	60ba      	str	r2, [r7, #8]
 8004f66:	b2ca      	uxtb	r2, r1
 8004f68:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	617b      	str	r3, [r7, #20]
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	dbf0      	blt.n	8004f5a <_read+0x12>
  }

  return len;
 8004f78:	687b      	ldr	r3, [r7, #4]
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3718      	adds	r7, #24
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}

08004f82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004f82:	b580      	push	{r7, lr}
 8004f84:	b086      	sub	sp, #24
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	60f8      	str	r0, [r7, #12]
 8004f8a:	60b9      	str	r1, [r7, #8]
 8004f8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f8e:	2300      	movs	r3, #0
 8004f90:	617b      	str	r3, [r7, #20]
 8004f92:	e009      	b.n	8004fa8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	1c5a      	adds	r2, r3, #1
 8004f98:	60ba      	str	r2, [r7, #8]
 8004f9a:	781b      	ldrb	r3, [r3, #0]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	617b      	str	r3, [r7, #20]
 8004fa8:	697a      	ldr	r2, [r7, #20]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	dbf1      	blt.n	8004f94 <_write+0x12>
  }
  return len;
 8004fb0:	687b      	ldr	r3, [r7, #4]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3718      	adds	r7, #24
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}

08004fba <_close>:

int _close(int file)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b083      	sub	sp, #12
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004fc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr

08004fd2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b083      	sub	sp, #12
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
 8004fda:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004fe2:	605a      	str	r2, [r3, #4]
  return 0;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	370c      	adds	r7, #12
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr

08004ff2 <_isatty>:

int _isatty(int file)
{
 8004ff2:	b480      	push	{r7}
 8004ff4:	b083      	sub	sp, #12
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004ffa:	2301      	movs	r3, #1
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr

08005008 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
	...

08005024 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b086      	sub	sp, #24
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800502c:	4a14      	ldr	r2, [pc, #80]	; (8005080 <_sbrk+0x5c>)
 800502e:	4b15      	ldr	r3, [pc, #84]	; (8005084 <_sbrk+0x60>)
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005038:	4b13      	ldr	r3, [pc, #76]	; (8005088 <_sbrk+0x64>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d102      	bne.n	8005046 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005040:	4b11      	ldr	r3, [pc, #68]	; (8005088 <_sbrk+0x64>)
 8005042:	4a12      	ldr	r2, [pc, #72]	; (800508c <_sbrk+0x68>)
 8005044:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005046:	4b10      	ldr	r3, [pc, #64]	; (8005088 <_sbrk+0x64>)
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4413      	add	r3, r2
 800504e:	693a      	ldr	r2, [r7, #16]
 8005050:	429a      	cmp	r2, r3
 8005052:	d207      	bcs.n	8005064 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005054:	f007 fe26 	bl	800cca4 <__errno>
 8005058:	4603      	mov	r3, r0
 800505a:	220c      	movs	r2, #12
 800505c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800505e:	f04f 33ff 	mov.w	r3, #4294967295
 8005062:	e009      	b.n	8005078 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005064:	4b08      	ldr	r3, [pc, #32]	; (8005088 <_sbrk+0x64>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800506a:	4b07      	ldr	r3, [pc, #28]	; (8005088 <_sbrk+0x64>)
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4413      	add	r3, r2
 8005072:	4a05      	ldr	r2, [pc, #20]	; (8005088 <_sbrk+0x64>)
 8005074:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005076:	68fb      	ldr	r3, [r7, #12]
}
 8005078:	4618      	mov	r0, r3
 800507a:	3718      	adds	r7, #24
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	20020000 	.word	0x20020000
 8005084:	00000400 	.word	0x00000400
 8005088:	20001304 	.word	0x20001304
 800508c:	200051b0 	.word	0x200051b0

08005090 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005090:	b480      	push	{r7}
 8005092:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005094:	4b06      	ldr	r3, [pc, #24]	; (80050b0 <SystemInit+0x20>)
 8005096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800509a:	4a05      	ldr	r2, [pc, #20]	; (80050b0 <SystemInit+0x20>)
 800509c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80050a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80050a4:	bf00      	nop
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	e000ed00 	.word	0xe000ed00

080050b4 <Reset_Handler>:
 80050b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80050ec <LoopFillZerobss+0x12>
 80050b8:	480d      	ldr	r0, [pc, #52]	; (80050f0 <LoopFillZerobss+0x16>)
 80050ba:	490e      	ldr	r1, [pc, #56]	; (80050f4 <LoopFillZerobss+0x1a>)
 80050bc:	4a0e      	ldr	r2, [pc, #56]	; (80050f8 <LoopFillZerobss+0x1e>)
 80050be:	2300      	movs	r3, #0
 80050c0:	e002      	b.n	80050c8 <LoopCopyDataInit>

080050c2 <CopyDataInit>:
 80050c2:	58d4      	ldr	r4, [r2, r3]
 80050c4:	50c4      	str	r4, [r0, r3]
 80050c6:	3304      	adds	r3, #4

080050c8 <LoopCopyDataInit>:
 80050c8:	18c4      	adds	r4, r0, r3
 80050ca:	428c      	cmp	r4, r1
 80050cc:	d3f9      	bcc.n	80050c2 <CopyDataInit>
 80050ce:	4a0b      	ldr	r2, [pc, #44]	; (80050fc <LoopFillZerobss+0x22>)
 80050d0:	4c0b      	ldr	r4, [pc, #44]	; (8005100 <LoopFillZerobss+0x26>)
 80050d2:	2300      	movs	r3, #0
 80050d4:	e001      	b.n	80050da <LoopFillZerobss>

080050d6 <FillZerobss>:
 80050d6:	6013      	str	r3, [r2, #0]
 80050d8:	3204      	adds	r2, #4

080050da <LoopFillZerobss>:
 80050da:	42a2      	cmp	r2, r4
 80050dc:	d3fb      	bcc.n	80050d6 <FillZerobss>
 80050de:	f7ff ffd7 	bl	8005090 <SystemInit>
 80050e2:	f007 fde5 	bl	800ccb0 <__libc_init_array>
 80050e6:	f7fe f9eb 	bl	80034c0 <main>
 80050ea:	4770      	bx	lr
 80050ec:	20020000 	.word	0x20020000
 80050f0:	20000000 	.word	0x20000000
 80050f4:	200001f8 	.word	0x200001f8
 80050f8:	08011908 	.word	0x08011908
 80050fc:	200001f8 	.word	0x200001f8
 8005100:	200051ac 	.word	0x200051ac

08005104 <CAN1_RX1_IRQHandler>:
 8005104:	e7fe      	b.n	8005104 <CAN1_RX1_IRQHandler>
	...

08005108 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800510c:	4b0e      	ldr	r3, [pc, #56]	; (8005148 <HAL_Init+0x40>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a0d      	ldr	r2, [pc, #52]	; (8005148 <HAL_Init+0x40>)
 8005112:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005116:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005118:	4b0b      	ldr	r3, [pc, #44]	; (8005148 <HAL_Init+0x40>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a0a      	ldr	r2, [pc, #40]	; (8005148 <HAL_Init+0x40>)
 800511e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005122:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005124:	4b08      	ldr	r3, [pc, #32]	; (8005148 <HAL_Init+0x40>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a07      	ldr	r2, [pc, #28]	; (8005148 <HAL_Init+0x40>)
 800512a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800512e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005130:	2003      	movs	r0, #3
 8005132:	f001 fb1c 	bl	800676e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005136:	200f      	movs	r0, #15
 8005138:	f7ff fdee 	bl	8004d18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800513c:	f7ff fa84 	bl	8004648 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	40023c00 	.word	0x40023c00

0800514c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800514c:	b480      	push	{r7}
 800514e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005150:	4b06      	ldr	r3, [pc, #24]	; (800516c <HAL_IncTick+0x20>)
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	461a      	mov	r2, r3
 8005156:	4b06      	ldr	r3, [pc, #24]	; (8005170 <HAL_IncTick+0x24>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4413      	add	r3, r2
 800515c:	4a04      	ldr	r2, [pc, #16]	; (8005170 <HAL_IncTick+0x24>)
 800515e:	6013      	str	r3, [r2, #0]
}
 8005160:	bf00      	nop
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	20000014 	.word	0x20000014
 8005170:	20001308 	.word	0x20001308

08005174 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005174:	b480      	push	{r7}
 8005176:	af00      	add	r7, sp, #0
  return uwTick;
 8005178:	4b03      	ldr	r3, [pc, #12]	; (8005188 <HAL_GetTick+0x14>)
 800517a:	681b      	ldr	r3, [r3, #0]
}
 800517c:	4618      	mov	r0, r3
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
 8005186:	bf00      	nop
 8005188:	20001308 	.word	0x20001308

0800518c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005194:	2300      	movs	r3, #0
 8005196:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d101      	bne.n	80051a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e033      	b.n	800520a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d109      	bne.n	80051be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f7ff fa78 	bl	80046a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c2:	f003 0310 	and.w	r3, r3, #16
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d118      	bne.n	80051fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80051d2:	f023 0302 	bic.w	r3, r3, #2
 80051d6:	f043 0202 	orr.w	r2, r3, #2
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 fa68 	bl	80056b4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ee:	f023 0303 	bic.w	r3, r3, #3
 80051f2:	f043 0201 	orr.w	r2, r3, #1
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	641a      	str	r2, [r3, #64]	; 0x40
 80051fa:	e001      	b.n	8005200 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005208:	7bfb      	ldrb	r3, [r7, #15]
}
 800520a:	4618      	mov	r0, r3
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}

08005212 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8005212:	b580      	push	{r7, lr}
 8005214:	b086      	sub	sp, #24
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800521a:	2300      	movs	r3, #0
 800521c:	617b      	str	r3, [r7, #20]
 800521e:	2300      	movs	r3, #0
 8005220:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	f003 0302 	and.w	r3, r3, #2
 8005238:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	f003 0320 	and.w	r3, r3, #32
 8005240:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d049      	beq.n	80052dc <HAL_ADC_IRQHandler+0xca>
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d046      	beq.n	80052dc <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005252:	f003 0310 	and.w	r3, r3, #16
 8005256:	2b00      	cmp	r3, #0
 8005258:	d105      	bne.n	8005266 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005270:	2b00      	cmp	r3, #0
 8005272:	d12b      	bne.n	80052cc <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005278:	2b00      	cmp	r3, #0
 800527a:	d127      	bne.n	80052cc <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005282:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005286:	2b00      	cmp	r3, #0
 8005288:	d006      	beq.n	8005298 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005294:	2b00      	cmp	r3, #0
 8005296:	d119      	bne.n	80052cc <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f022 0220 	bic.w	r2, r2, #32
 80052a6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d105      	bne.n	80052cc <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c4:	f043 0201 	orr.w	r2, r3, #1
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f000 f8b0 	bl	8005432 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f06f 0212 	mvn.w	r2, #18
 80052da:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f003 0304 	and.w	r3, r3, #4
 80052e2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052ea:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d057      	beq.n	80053a2 <HAL_ADC_IRQHandler+0x190>
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d054      	beq.n	80053a2 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fc:	f003 0310 	and.w	r3, r3, #16
 8005300:	2b00      	cmp	r3, #0
 8005302:	d105      	bne.n	8005310 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005308:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d139      	bne.n	8005392 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005324:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005328:	2b00      	cmp	r3, #0
 800532a:	d006      	beq.n	800533a <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005336:	2b00      	cmp	r3, #0
 8005338:	d12b      	bne.n	8005392 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8005344:	2b00      	cmp	r3, #0
 8005346:	d124      	bne.n	8005392 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005352:	2b00      	cmp	r3, #0
 8005354:	d11d      	bne.n	8005392 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800535a:	2b00      	cmp	r3, #0
 800535c:	d119      	bne.n	8005392 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	685a      	ldr	r2, [r3, #4]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800536c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005372:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005382:	2b00      	cmp	r3, #0
 8005384:	d105      	bne.n	8005392 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538a:	f043 0201 	orr.w	r2, r3, #1
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 fa8a 	bl	80058ac <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f06f 020c 	mvn.w	r2, #12
 80053a0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f003 0301 	and.w	r3, r3, #1
 80053a8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b0:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d017      	beq.n	80053e8 <HAL_ADC_IRQHandler+0x1d6>
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d014      	beq.n	80053e8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 0301 	and.w	r3, r3, #1
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d10d      	bne.n	80053e8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 f834 	bl	8005446 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f06f 0201 	mvn.w	r2, #1
 80053e6:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f003 0320 	and.w	r3, r3, #32
 80053ee:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80053f6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d015      	beq.n	800542a <HAL_ADC_IRQHandler+0x218>
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d012      	beq.n	800542a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005408:	f043 0202 	orr.w	r2, r3, #2
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f06f 0220 	mvn.w	r2, #32
 8005418:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 f81d 	bl	800545a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f06f 0220 	mvn.w	r2, #32
 8005428:	601a      	str	r2, [r3, #0]
  }
}
 800542a:	bf00      	nop
 800542c:	3718      	adds	r7, #24
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005432:	b480      	push	{r7}
 8005434:	b083      	sub	sp, #12
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800543a:	bf00      	nop
 800543c:	370c      	adds	r7, #12
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr

08005446 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8005446:	b480      	push	{r7}
 8005448:	b083      	sub	sp, #12
 800544a:	af00      	add	r7, sp, #0
 800544c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800544e:	bf00      	nop
 8005450:	370c      	adds	r7, #12
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr

0800545a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800545a:	b480      	push	{r7}
 800545c:	b083      	sub	sp, #12
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005462:	bf00      	nop
 8005464:	370c      	adds	r7, #12
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
	...

08005470 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800547a:	2300      	movs	r3, #0
 800547c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005484:	2b01      	cmp	r3, #1
 8005486:	d101      	bne.n	800548c <HAL_ADC_ConfigChannel+0x1c>
 8005488:	2302      	movs	r3, #2
 800548a:	e105      	b.n	8005698 <HAL_ADC_ConfigChannel+0x228>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2b09      	cmp	r3, #9
 800549a:	d925      	bls.n	80054e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68d9      	ldr	r1, [r3, #12]
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	461a      	mov	r2, r3
 80054aa:	4613      	mov	r3, r2
 80054ac:	005b      	lsls	r3, r3, #1
 80054ae:	4413      	add	r3, r2
 80054b0:	3b1e      	subs	r3, #30
 80054b2:	2207      	movs	r2, #7
 80054b4:	fa02 f303 	lsl.w	r3, r2, r3
 80054b8:	43da      	mvns	r2, r3
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	400a      	ands	r2, r1
 80054c0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68d9      	ldr	r1, [r3, #12]
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	689a      	ldr	r2, [r3, #8]
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	4618      	mov	r0, r3
 80054d4:	4603      	mov	r3, r0
 80054d6:	005b      	lsls	r3, r3, #1
 80054d8:	4403      	add	r3, r0
 80054da:	3b1e      	subs	r3, #30
 80054dc:	409a      	lsls	r2, r3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	430a      	orrs	r2, r1
 80054e4:	60da      	str	r2, [r3, #12]
 80054e6:	e022      	b.n	800552e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6919      	ldr	r1, [r3, #16]
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	461a      	mov	r2, r3
 80054f6:	4613      	mov	r3, r2
 80054f8:	005b      	lsls	r3, r3, #1
 80054fa:	4413      	add	r3, r2
 80054fc:	2207      	movs	r2, #7
 80054fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005502:	43da      	mvns	r2, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	400a      	ands	r2, r1
 800550a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	6919      	ldr	r1, [r3, #16]
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	689a      	ldr	r2, [r3, #8]
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	b29b      	uxth	r3, r3
 800551c:	4618      	mov	r0, r3
 800551e:	4603      	mov	r3, r0
 8005520:	005b      	lsls	r3, r3, #1
 8005522:	4403      	add	r3, r0
 8005524:	409a      	lsls	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	430a      	orrs	r2, r1
 800552c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	2b06      	cmp	r3, #6
 8005534:	d824      	bhi.n	8005580 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	4613      	mov	r3, r2
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	4413      	add	r3, r2
 8005546:	3b05      	subs	r3, #5
 8005548:	221f      	movs	r2, #31
 800554a:	fa02 f303 	lsl.w	r3, r2, r3
 800554e:	43da      	mvns	r2, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	400a      	ands	r2, r1
 8005556:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	b29b      	uxth	r3, r3
 8005564:	4618      	mov	r0, r3
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	685a      	ldr	r2, [r3, #4]
 800556a:	4613      	mov	r3, r2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	4413      	add	r3, r2
 8005570:	3b05      	subs	r3, #5
 8005572:	fa00 f203 	lsl.w	r2, r0, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	430a      	orrs	r2, r1
 800557c:	635a      	str	r2, [r3, #52]	; 0x34
 800557e:	e04c      	b.n	800561a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	2b0c      	cmp	r3, #12
 8005586:	d824      	bhi.n	80055d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	4613      	mov	r3, r2
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	4413      	add	r3, r2
 8005598:	3b23      	subs	r3, #35	; 0x23
 800559a:	221f      	movs	r2, #31
 800559c:	fa02 f303 	lsl.w	r3, r2, r3
 80055a0:	43da      	mvns	r2, r3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	400a      	ands	r2, r1
 80055a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	4618      	mov	r0, r3
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	685a      	ldr	r2, [r3, #4]
 80055bc:	4613      	mov	r3, r2
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	4413      	add	r3, r2
 80055c2:	3b23      	subs	r3, #35	; 0x23
 80055c4:	fa00 f203 	lsl.w	r2, r0, r3
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	430a      	orrs	r2, r1
 80055ce:	631a      	str	r2, [r3, #48]	; 0x30
 80055d0:	e023      	b.n	800561a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	4613      	mov	r3, r2
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	4413      	add	r3, r2
 80055e2:	3b41      	subs	r3, #65	; 0x41
 80055e4:	221f      	movs	r2, #31
 80055e6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ea:	43da      	mvns	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	400a      	ands	r2, r1
 80055f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	b29b      	uxth	r3, r3
 8005600:	4618      	mov	r0, r3
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	685a      	ldr	r2, [r3, #4]
 8005606:	4613      	mov	r3, r2
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	4413      	add	r3, r2
 800560c:	3b41      	subs	r3, #65	; 0x41
 800560e:	fa00 f203 	lsl.w	r2, r0, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	430a      	orrs	r2, r1
 8005618:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800561a:	4b22      	ldr	r3, [pc, #136]	; (80056a4 <HAL_ADC_ConfigChannel+0x234>)
 800561c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a21      	ldr	r2, [pc, #132]	; (80056a8 <HAL_ADC_ConfigChannel+0x238>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d109      	bne.n	800563c <HAL_ADC_ConfigChannel+0x1cc>
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2b12      	cmp	r3, #18
 800562e:	d105      	bne.n	800563c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a19      	ldr	r2, [pc, #100]	; (80056a8 <HAL_ADC_ConfigChannel+0x238>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d123      	bne.n	800568e <HAL_ADC_ConfigChannel+0x21e>
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2b10      	cmp	r3, #16
 800564c:	d003      	beq.n	8005656 <HAL_ADC_ConfigChannel+0x1e6>
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	2b11      	cmp	r3, #17
 8005654:	d11b      	bne.n	800568e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2b10      	cmp	r3, #16
 8005668:	d111      	bne.n	800568e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800566a:	4b10      	ldr	r3, [pc, #64]	; (80056ac <HAL_ADC_ConfigChannel+0x23c>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a10      	ldr	r2, [pc, #64]	; (80056b0 <HAL_ADC_ConfigChannel+0x240>)
 8005670:	fba2 2303 	umull	r2, r3, r2, r3
 8005674:	0c9a      	lsrs	r2, r3, #18
 8005676:	4613      	mov	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	4413      	add	r3, r2
 800567c:	005b      	lsls	r3, r3, #1
 800567e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005680:	e002      	b.n	8005688 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	3b01      	subs	r3, #1
 8005686:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1f9      	bne.n	8005682 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	4618      	mov	r0, r3
 800569a:	3714      	adds	r7, #20
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr
 80056a4:	40012300 	.word	0x40012300
 80056a8:	40012000 	.word	0x40012000
 80056ac:	2000000c 	.word	0x2000000c
 80056b0:	431bde83 	.word	0x431bde83

080056b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80056bc:	4b79      	ldr	r3, [pc, #484]	; (80058a4 <ADC_Init+0x1f0>)
 80056be:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	685a      	ldr	r2, [r3, #4]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	431a      	orrs	r2, r3
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6859      	ldr	r1, [r3, #4]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	691b      	ldr	r3, [r3, #16]
 80056f4:	021a      	lsls	r2, r3, #8
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	430a      	orrs	r2, r1
 80056fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	685a      	ldr	r2, [r3, #4]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800570c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	6859      	ldr	r1, [r3, #4]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	689a      	ldr	r2, [r3, #8]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	430a      	orrs	r2, r1
 800571e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689a      	ldr	r2, [r3, #8]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800572e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6899      	ldr	r1, [r3, #8]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	68da      	ldr	r2, [r3, #12]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	430a      	orrs	r2, r1
 8005740:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005746:	4a58      	ldr	r2, [pc, #352]	; (80058a8 <ADC_Init+0x1f4>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d022      	beq.n	8005792 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	689a      	ldr	r2, [r3, #8]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800575a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	6899      	ldr	r1, [r3, #8]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	689a      	ldr	r2, [r3, #8]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800577c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6899      	ldr	r1, [r3, #8]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	430a      	orrs	r2, r1
 800578e:	609a      	str	r2, [r3, #8]
 8005790:	e00f      	b.n	80057b2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689a      	ldr	r2, [r3, #8]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80057a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	689a      	ldr	r2, [r3, #8]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80057b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	689a      	ldr	r2, [r3, #8]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f022 0202 	bic.w	r2, r2, #2
 80057c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6899      	ldr	r1, [r3, #8]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	7e1b      	ldrb	r3, [r3, #24]
 80057cc:	005a      	lsls	r2, r3, #1
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	430a      	orrs	r2, r1
 80057d4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d01b      	beq.n	8005818 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	685a      	ldr	r2, [r3, #4]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057ee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	685a      	ldr	r2, [r3, #4]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80057fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	6859      	ldr	r1, [r3, #4]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580a:	3b01      	subs	r3, #1
 800580c:	035a      	lsls	r2, r3, #13
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	430a      	orrs	r2, r1
 8005814:	605a      	str	r2, [r3, #4]
 8005816:	e007      	b.n	8005828 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005826:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005836:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	69db      	ldr	r3, [r3, #28]
 8005842:	3b01      	subs	r3, #1
 8005844:	051a      	lsls	r2, r3, #20
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	430a      	orrs	r2, r1
 800584c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	689a      	ldr	r2, [r3, #8]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800585c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	6899      	ldr	r1, [r3, #8]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800586a:	025a      	lsls	r2, r3, #9
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	430a      	orrs	r2, r1
 8005872:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	689a      	ldr	r2, [r3, #8]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005882:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	6899      	ldr	r1, [r3, #8]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	695b      	ldr	r3, [r3, #20]
 800588e:	029a      	lsls	r2, r3, #10
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	430a      	orrs	r2, r1
 8005896:	609a      	str	r2, [r3, #8]
}
 8005898:	bf00      	nop
 800589a:	3714      	adds	r7, #20
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr
 80058a4:	40012300 	.word	0x40012300
 80058a8:	0f000001 	.word	0x0f000001

080058ac <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr

080058c0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b084      	sub	sp, #16
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d101      	bne.n	80058d2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e0ed      	b.n	8005aae <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d102      	bne.n	80058e4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f7fe ff2a 	bl	8004738 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f042 0201 	orr.w	r2, r2, #1
 80058f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058f4:	f7ff fc3e 	bl	8005174 <HAL_GetTick>
 80058f8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80058fa:	e012      	b.n	8005922 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80058fc:	f7ff fc3a 	bl	8005174 <HAL_GetTick>
 8005900:	4602      	mov	r2, r0
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	2b0a      	cmp	r3, #10
 8005908:	d90b      	bls.n	8005922 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800590e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2205      	movs	r2, #5
 800591a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e0c5      	b.n	8005aae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f003 0301 	and.w	r3, r3, #1
 800592c:	2b00      	cmp	r3, #0
 800592e:	d0e5      	beq.n	80058fc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f022 0202 	bic.w	r2, r2, #2
 800593e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005940:	f7ff fc18 	bl	8005174 <HAL_GetTick>
 8005944:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005946:	e012      	b.n	800596e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005948:	f7ff fc14 	bl	8005174 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	2b0a      	cmp	r3, #10
 8005954:	d90b      	bls.n	800596e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2205      	movs	r2, #5
 8005966:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e09f      	b.n	8005aae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	f003 0302 	and.w	r3, r3, #2
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1e5      	bne.n	8005948 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	7e1b      	ldrb	r3, [r3, #24]
 8005980:	2b01      	cmp	r3, #1
 8005982:	d108      	bne.n	8005996 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005992:	601a      	str	r2, [r3, #0]
 8005994:	e007      	b.n	80059a6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80059a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	7e5b      	ldrb	r3, [r3, #25]
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d108      	bne.n	80059c0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059bc:	601a      	str	r2, [r3, #0]
 80059be:	e007      	b.n	80059d0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	7e9b      	ldrb	r3, [r3, #26]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d108      	bne.n	80059ea <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f042 0220 	orr.w	r2, r2, #32
 80059e6:	601a      	str	r2, [r3, #0]
 80059e8:	e007      	b.n	80059fa <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f022 0220 	bic.w	r2, r2, #32
 80059f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	7edb      	ldrb	r3, [r3, #27]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d108      	bne.n	8005a14 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f022 0210 	bic.w	r2, r2, #16
 8005a10:	601a      	str	r2, [r3, #0]
 8005a12:	e007      	b.n	8005a24 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f042 0210 	orr.w	r2, r2, #16
 8005a22:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	7f1b      	ldrb	r3, [r3, #28]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d108      	bne.n	8005a3e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f042 0208 	orr.w	r2, r2, #8
 8005a3a:	601a      	str	r2, [r3, #0]
 8005a3c:	e007      	b.n	8005a4e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f022 0208 	bic.w	r2, r2, #8
 8005a4c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	7f5b      	ldrb	r3, [r3, #29]
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d108      	bne.n	8005a68 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f042 0204 	orr.w	r2, r2, #4
 8005a64:	601a      	str	r2, [r3, #0]
 8005a66:	e007      	b.n	8005a78 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f022 0204 	bic.w	r2, r2, #4
 8005a76:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689a      	ldr	r2, [r3, #8]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	431a      	orrs	r2, r3
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	431a      	orrs	r2, r3
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	695b      	ldr	r3, [r3, #20]
 8005a8c:	ea42 0103 	orr.w	r1, r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	1e5a      	subs	r2, r3, #1
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005aac:	2300      	movs	r3, #0
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3710      	adds	r7, #16
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
	...

08005ab8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b087      	sub	sp, #28
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ace:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005ad0:	7cfb      	ldrb	r3, [r7, #19]
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d003      	beq.n	8005ade <HAL_CAN_ConfigFilter+0x26>
 8005ad6:	7cfb      	ldrb	r3, [r7, #19]
 8005ad8:	2b02      	cmp	r3, #2
 8005ada:	f040 80be 	bne.w	8005c5a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005ade:	4b65      	ldr	r3, [pc, #404]	; (8005c74 <HAL_CAN_ConfigFilter+0x1bc>)
 8005ae0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ae8:	f043 0201 	orr.w	r2, r3, #1
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005af8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0c:	021b      	lsls	r3, r3, #8
 8005b0e:	431a      	orrs	r2, r3
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	f003 031f 	and.w	r3, r3, #31
 8005b1e:	2201      	movs	r2, #1
 8005b20:	fa02 f303 	lsl.w	r3, r2, r3
 8005b24:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	43db      	mvns	r3, r3
 8005b30:	401a      	ands	r2, r3
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	69db      	ldr	r3, [r3, #28]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d123      	bne.n	8005b88 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	43db      	mvns	r3, r3
 8005b4a:	401a      	ands	r2, r3
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b5e:	683a      	ldr	r2, [r7, #0]
 8005b60:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b62:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	3248      	adds	r2, #72	; 0x48
 8005b68:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b7c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b7e:	6979      	ldr	r1, [r7, #20]
 8005b80:	3348      	adds	r3, #72	; 0x48
 8005b82:	00db      	lsls	r3, r3, #3
 8005b84:	440b      	add	r3, r1
 8005b86:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	69db      	ldr	r3, [r3, #28]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d122      	bne.n	8005bd6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	431a      	orrs	r2, r3
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005bac:	683a      	ldr	r2, [r7, #0]
 8005bae:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005bb0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	3248      	adds	r2, #72	; 0x48
 8005bb6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005bca:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005bcc:	6979      	ldr	r1, [r7, #20]
 8005bce:	3348      	adds	r3, #72	; 0x48
 8005bd0:	00db      	lsls	r3, r3, #3
 8005bd2:	440b      	add	r3, r1
 8005bd4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d109      	bne.n	8005bf2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	43db      	mvns	r3, r3
 8005be8:	401a      	ands	r2, r3
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005bf0:	e007      	b.n	8005c02 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	431a      	orrs	r2, r3
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d109      	bne.n	8005c1e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	43db      	mvns	r3, r3
 8005c14:	401a      	ands	r2, r3
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005c1c:	e007      	b.n	8005c2e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	431a      	orrs	r2, r3
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	6a1b      	ldr	r3, [r3, #32]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d107      	bne.n	8005c46 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	431a      	orrs	r2, r3
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005c4c:	f023 0201 	bic.w	r2, r3, #1
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005c56:	2300      	movs	r3, #0
 8005c58:	e006      	b.n	8005c68 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c5e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
  }
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	371c      	adds	r7, #28
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr
 8005c74:	40006400 	.word	0x40006400

08005c78 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d12e      	bne.n	8005cea <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2202      	movs	r2, #2
 8005c90:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0201 	bic.w	r2, r2, #1
 8005ca2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005ca4:	f7ff fa66 	bl	8005174 <HAL_GetTick>
 8005ca8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005caa:	e012      	b.n	8005cd2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005cac:	f7ff fa62 	bl	8005174 <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	2b0a      	cmp	r3, #10
 8005cb8:	d90b      	bls.n	8005cd2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cbe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2205      	movs	r2, #5
 8005cca:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e012      	b.n	8005cf8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	f003 0301 	and.w	r3, r3, #1
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d1e5      	bne.n	8005cac <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	e006      	b.n	8005cf8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cee:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
  }
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3710      	adds	r7, #16
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}

08005d00 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b089      	sub	sp, #36	; 0x24
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	607a      	str	r2, [r7, #4]
 8005d0c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d14:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005d1e:	7ffb      	ldrb	r3, [r7, #31]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d003      	beq.n	8005d2c <HAL_CAN_AddTxMessage+0x2c>
 8005d24:	7ffb      	ldrb	r3, [r7, #31]
 8005d26:	2b02      	cmp	r3, #2
 8005d28:	f040 80b8 	bne.w	8005e9c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005d2c:	69bb      	ldr	r3, [r7, #24]
 8005d2e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d10a      	bne.n	8005d4c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d105      	bne.n	8005d4c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	f000 80a0 	beq.w	8005e8c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005d4c:	69bb      	ldr	r3, [r7, #24]
 8005d4e:	0e1b      	lsrs	r3, r3, #24
 8005d50:	f003 0303 	and.w	r3, r3, #3
 8005d54:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d907      	bls.n	8005d6c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d60:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e09e      	b.n	8005eaa <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	409a      	lsls	r2, r3
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10d      	bne.n	8005d9a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005d88:	68f9      	ldr	r1, [r7, #12]
 8005d8a:	6809      	ldr	r1, [r1, #0]
 8005d8c:	431a      	orrs	r2, r3
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	3318      	adds	r3, #24
 8005d92:	011b      	lsls	r3, r3, #4
 8005d94:	440b      	add	r3, r1
 8005d96:	601a      	str	r2, [r3, #0]
 8005d98:	e00f      	b.n	8005dba <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005da4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005daa:	68f9      	ldr	r1, [r7, #12]
 8005dac:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005dae:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	3318      	adds	r3, #24
 8005db4:	011b      	lsls	r3, r3, #4
 8005db6:	440b      	add	r3, r1
 8005db8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6819      	ldr	r1, [r3, #0]
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	691a      	ldr	r2, [r3, #16]
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	3318      	adds	r3, #24
 8005dc6:	011b      	lsls	r3, r3, #4
 8005dc8:	440b      	add	r3, r1
 8005dca:	3304      	adds	r3, #4
 8005dcc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	7d1b      	ldrb	r3, [r3, #20]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d111      	bne.n	8005dfa <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	3318      	adds	r3, #24
 8005dde:	011b      	lsls	r3, r3, #4
 8005de0:	4413      	add	r3, r2
 8005de2:	3304      	adds	r3, #4
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	6811      	ldr	r1, [r2, #0]
 8005dea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	3318      	adds	r3, #24
 8005df2:	011b      	lsls	r3, r3, #4
 8005df4:	440b      	add	r3, r1
 8005df6:	3304      	adds	r3, #4
 8005df8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	3307      	adds	r3, #7
 8005dfe:	781b      	ldrb	r3, [r3, #0]
 8005e00:	061a      	lsls	r2, r3, #24
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	3306      	adds	r3, #6
 8005e06:	781b      	ldrb	r3, [r3, #0]
 8005e08:	041b      	lsls	r3, r3, #16
 8005e0a:	431a      	orrs	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	3305      	adds	r3, #5
 8005e10:	781b      	ldrb	r3, [r3, #0]
 8005e12:	021b      	lsls	r3, r3, #8
 8005e14:	4313      	orrs	r3, r2
 8005e16:	687a      	ldr	r2, [r7, #4]
 8005e18:	3204      	adds	r2, #4
 8005e1a:	7812      	ldrb	r2, [r2, #0]
 8005e1c:	4610      	mov	r0, r2
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	6811      	ldr	r1, [r2, #0]
 8005e22:	ea43 0200 	orr.w	r2, r3, r0
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	011b      	lsls	r3, r3, #4
 8005e2a:	440b      	add	r3, r1
 8005e2c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005e30:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	3303      	adds	r3, #3
 8005e36:	781b      	ldrb	r3, [r3, #0]
 8005e38:	061a      	lsls	r2, r3, #24
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	3302      	adds	r3, #2
 8005e3e:	781b      	ldrb	r3, [r3, #0]
 8005e40:	041b      	lsls	r3, r3, #16
 8005e42:	431a      	orrs	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	3301      	adds	r3, #1
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	021b      	lsls	r3, r3, #8
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	7812      	ldrb	r2, [r2, #0]
 8005e52:	4610      	mov	r0, r2
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	6811      	ldr	r1, [r2, #0]
 8005e58:	ea43 0200 	orr.w	r2, r3, r0
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	011b      	lsls	r3, r3, #4
 8005e60:	440b      	add	r3, r1
 8005e62:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005e66:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	3318      	adds	r3, #24
 8005e70:	011b      	lsls	r3, r3, #4
 8005e72:	4413      	add	r3, r2
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	6811      	ldr	r1, [r2, #0]
 8005e7a:	f043 0201 	orr.w	r2, r3, #1
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	3318      	adds	r3, #24
 8005e82:	011b      	lsls	r3, r3, #4
 8005e84:	440b      	add	r3, r1
 8005e86:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	e00e      	b.n	8005eaa <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e90:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e006      	b.n	8005eaa <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
  }
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3724      	adds	r7, #36	; 0x24
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr

08005eb6 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8005eb6:	b480      	push	{r7}
 8005eb8:	b085      	sub	sp, #20
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ec8:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8005eca:	7afb      	ldrb	r3, [r7, #11]
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d002      	beq.n	8005ed6 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8005ed0:	7afb      	ldrb	r3, [r7, #11]
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d11d      	bne.n	8005f12 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d002      	beq.n	8005eea <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d002      	beq.n	8005efe <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	3301      	adds	r3, #1
 8005efc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d002      	beq.n	8005f12 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	3301      	adds	r3, #1
 8005f10:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8005f12:	68fb      	ldr	r3, [r7, #12]
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3714      	adds	r7, #20
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr

08005f20 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005f20:	b480      	push	{r7}
 8005f22:	b087      	sub	sp, #28
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]
 8005f2c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f34:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005f36:	7dfb      	ldrb	r3, [r7, #23]
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d003      	beq.n	8005f44 <HAL_CAN_GetRxMessage+0x24>
 8005f3c:	7dfb      	ldrb	r3, [r7, #23]
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	f040 80f3 	bne.w	800612a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10e      	bne.n	8005f68 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	f003 0303 	and.w	r3, r3, #3
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d116      	bne.n	8005f86 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e0e7      	b.n	8006138 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	f003 0303 	and.w	r3, r3, #3
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d107      	bne.n	8005f86 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f7a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e0d8      	b.n	8006138 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	331b      	adds	r3, #27
 8005f8e:	011b      	lsls	r3, r3, #4
 8005f90:	4413      	add	r3, r2
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 0204 	and.w	r2, r3, #4
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d10c      	bne.n	8005fbe <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	331b      	adds	r3, #27
 8005fac:	011b      	lsls	r3, r3, #4
 8005fae:	4413      	add	r3, r2
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	0d5b      	lsrs	r3, r3, #21
 8005fb4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	601a      	str	r2, [r3, #0]
 8005fbc:	e00b      	b.n	8005fd6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	331b      	adds	r3, #27
 8005fc6:	011b      	lsls	r3, r3, #4
 8005fc8:	4413      	add	r3, r2
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	08db      	lsrs	r3, r3, #3
 8005fce:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	331b      	adds	r3, #27
 8005fde:	011b      	lsls	r3, r3, #4
 8005fe0:	4413      	add	r3, r2
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 0202 	and.w	r2, r3, #2
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	331b      	adds	r3, #27
 8005ff4:	011b      	lsls	r3, r3, #4
 8005ff6:	4413      	add	r3, r2
 8005ff8:	3304      	adds	r3, #4
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 020f 	and.w	r2, r3, #15
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	331b      	adds	r3, #27
 800600c:	011b      	lsls	r3, r3, #4
 800600e:	4413      	add	r3, r2
 8006010:	3304      	adds	r3, #4
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	0a1b      	lsrs	r3, r3, #8
 8006016:	b2da      	uxtb	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	331b      	adds	r3, #27
 8006024:	011b      	lsls	r3, r3, #4
 8006026:	4413      	add	r3, r2
 8006028:	3304      	adds	r3, #4
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	0c1b      	lsrs	r3, r3, #16
 800602e:	b29a      	uxth	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	011b      	lsls	r3, r3, #4
 800603c:	4413      	add	r3, r2
 800603e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	b2da      	uxtb	r2, r3
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	011b      	lsls	r3, r3, #4
 8006052:	4413      	add	r3, r2
 8006054:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	0a1a      	lsrs	r2, r3, #8
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	3301      	adds	r3, #1
 8006060:	b2d2      	uxtb	r2, r2
 8006062:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	011b      	lsls	r3, r3, #4
 800606c:	4413      	add	r3, r2
 800606e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	0c1a      	lsrs	r2, r3, #16
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	3302      	adds	r3, #2
 800607a:	b2d2      	uxtb	r2, r2
 800607c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	011b      	lsls	r3, r3, #4
 8006086:	4413      	add	r3, r2
 8006088:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	0e1a      	lsrs	r2, r3, #24
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	3303      	adds	r3, #3
 8006094:	b2d2      	uxtb	r2, r2
 8006096:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	011b      	lsls	r3, r3, #4
 80060a0:	4413      	add	r3, r2
 80060a2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	3304      	adds	r3, #4
 80060ac:	b2d2      	uxtb	r2, r2
 80060ae:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	011b      	lsls	r3, r3, #4
 80060b8:	4413      	add	r3, r2
 80060ba:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	0a1a      	lsrs	r2, r3, #8
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	3305      	adds	r3, #5
 80060c6:	b2d2      	uxtb	r2, r2
 80060c8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	011b      	lsls	r3, r3, #4
 80060d2:	4413      	add	r3, r2
 80060d4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	0c1a      	lsrs	r2, r3, #16
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	3306      	adds	r3, #6
 80060e0:	b2d2      	uxtb	r2, r2
 80060e2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	011b      	lsls	r3, r3, #4
 80060ec:	4413      	add	r3, r2
 80060ee:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	0e1a      	lsrs	r2, r3, #24
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	3307      	adds	r3, #7
 80060fa:	b2d2      	uxtb	r2, r2
 80060fc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d108      	bne.n	8006116 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68da      	ldr	r2, [r3, #12]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f042 0220 	orr.w	r2, r2, #32
 8006112:	60da      	str	r2, [r3, #12]
 8006114:	e007      	b.n	8006126 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	691a      	ldr	r2, [r3, #16]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f042 0220 	orr.w	r2, r2, #32
 8006124:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8006126:	2300      	movs	r3, #0
 8006128:	e006      	b.n	8006138 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
  }
}
 8006138:	4618      	mov	r0, r3
 800613a:	371c      	adds	r7, #28
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006154:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006156:	7bfb      	ldrb	r3, [r7, #15]
 8006158:	2b01      	cmp	r3, #1
 800615a:	d002      	beq.n	8006162 <HAL_CAN_ActivateNotification+0x1e>
 800615c:	7bfb      	ldrb	r3, [r7, #15]
 800615e:	2b02      	cmp	r3, #2
 8006160:	d109      	bne.n	8006176 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	6959      	ldr	r1, [r3, #20]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	683a      	ldr	r2, [r7, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006172:	2300      	movs	r3, #0
 8006174:	e006      	b.n	8006184 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800617a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006182:	2301      	movs	r3, #1
  }
}
 8006184:	4618      	mov	r0, r3
 8006186:	3714      	adds	r7, #20
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr

08006190 <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80061a0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80061a2:	7bfb      	ldrb	r3, [r7, #15]
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d002      	beq.n	80061ae <HAL_CAN_DeactivateNotification+0x1e>
 80061a8:	7bfb      	ldrb	r3, [r7, #15]
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d10a      	bne.n	80061c4 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	6959      	ldr	r1, [r3, #20]
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	43da      	mvns	r2, r3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	400a      	ands	r2, r1
 80061be:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80061c0:	2300      	movs	r3, #0
 80061c2:	e006      	b.n	80061d2 <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
  }
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3714      	adds	r7, #20
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr

080061de <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80061de:	b580      	push	{r7, lr}
 80061e0:	b08a      	sub	sp, #40	; 0x28
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80061e6:	2300      	movs	r3, #0
 80061e8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	699b      	ldr	r3, [r3, #24]
 8006218:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800621a:	6a3b      	ldr	r3, [r7, #32]
 800621c:	f003 0301 	and.w	r3, r3, #1
 8006220:	2b00      	cmp	r3, #0
 8006222:	d07c      	beq.n	800631e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8006224:	69bb      	ldr	r3, [r7, #24]
 8006226:	f003 0301 	and.w	r3, r3, #1
 800622a:	2b00      	cmp	r3, #0
 800622c:	d023      	beq.n	8006276 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	2201      	movs	r2, #1
 8006234:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	f003 0302 	and.w	r3, r3, #2
 800623c:	2b00      	cmp	r3, #0
 800623e:	d003      	beq.n	8006248 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f000 f983 	bl	800654c <HAL_CAN_TxMailbox0CompleteCallback>
 8006246:	e016      	b.n	8006276 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	f003 0304 	and.w	r3, r3, #4
 800624e:	2b00      	cmp	r3, #0
 8006250:	d004      	beq.n	800625c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8006252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006254:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006258:	627b      	str	r3, [r7, #36]	; 0x24
 800625a:	e00c      	b.n	8006276 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	f003 0308 	and.w	r3, r3, #8
 8006262:	2b00      	cmp	r3, #0
 8006264:	d004      	beq.n	8006270 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8006266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006268:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800626c:	627b      	str	r3, [r7, #36]	; 0x24
 800626e:	e002      	b.n	8006276 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 f989 	bl	8006588 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800627c:	2b00      	cmp	r3, #0
 800627e:	d024      	beq.n	80062ca <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006288:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800628a:	69bb      	ldr	r3, [r7, #24]
 800628c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006290:	2b00      	cmp	r3, #0
 8006292:	d003      	beq.n	800629c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f000 f963 	bl	8006560 <HAL_CAN_TxMailbox1CompleteCallback>
 800629a:	e016      	b.n	80062ca <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d004      	beq.n	80062b0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80062a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80062ac:	627b      	str	r3, [r7, #36]	; 0x24
 80062ae:	e00c      	b.n	80062ca <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d004      	beq.n	80062c4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80062ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80062c0:	627b      	str	r3, [r7, #36]	; 0x24
 80062c2:	e002      	b.n	80062ca <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 f969 	bl	800659c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80062ca:	69bb      	ldr	r3, [r7, #24]
 80062cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d024      	beq.n	800631e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80062dc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d003      	beq.n	80062f0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f943 	bl	8006574 <HAL_CAN_TxMailbox2CompleteCallback>
 80062ee:	e016      	b.n	800631e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d004      	beq.n	8006304 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80062fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006300:	627b      	str	r3, [r7, #36]	; 0x24
 8006302:	e00c      	b.n	800631e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800630a:	2b00      	cmp	r3, #0
 800630c:	d004      	beq.n	8006318 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800630e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006310:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006314:	627b      	str	r3, [r7, #36]	; 0x24
 8006316:	e002      	b.n	800631e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 f949 	bl	80065b0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800631e:	6a3b      	ldr	r3, [r7, #32]
 8006320:	f003 0308 	and.w	r3, r3, #8
 8006324:	2b00      	cmp	r3, #0
 8006326:	d00c      	beq.n	8006342 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	f003 0310 	and.w	r3, r3, #16
 800632e:	2b00      	cmp	r3, #0
 8006330:	d007      	beq.n	8006342 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006334:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006338:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2210      	movs	r2, #16
 8006340:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006342:	6a3b      	ldr	r3, [r7, #32]
 8006344:	f003 0304 	and.w	r3, r3, #4
 8006348:	2b00      	cmp	r3, #0
 800634a:	d00b      	beq.n	8006364 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	f003 0308 	and.w	r3, r3, #8
 8006352:	2b00      	cmp	r3, #0
 8006354:	d006      	beq.n	8006364 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	2208      	movs	r2, #8
 800635c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 f930 	bl	80065c4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8006364:	6a3b      	ldr	r3, [r7, #32]
 8006366:	f003 0302 	and.w	r3, r3, #2
 800636a:	2b00      	cmp	r3, #0
 800636c:	d009      	beq.n	8006382 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	f003 0303 	and.w	r3, r3, #3
 8006378:	2b00      	cmp	r3, #0
 800637a:	d002      	beq.n	8006382 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f7fc fc89 	bl	8002c94 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006382:	6a3b      	ldr	r3, [r7, #32]
 8006384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006388:	2b00      	cmp	r3, #0
 800638a:	d00c      	beq.n	80063a6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	f003 0310 	and.w	r3, r3, #16
 8006392:	2b00      	cmp	r3, #0
 8006394:	d007      	beq.n	80063a6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006398:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800639c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2210      	movs	r2, #16
 80063a4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80063a6:	6a3b      	ldr	r3, [r7, #32]
 80063a8:	f003 0320 	and.w	r3, r3, #32
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00b      	beq.n	80063c8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	f003 0308 	and.w	r3, r3, #8
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d006      	beq.n	80063c8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2208      	movs	r2, #8
 80063c0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 f908 	bl	80065d8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80063c8:	6a3b      	ldr	r3, [r7, #32]
 80063ca:	f003 0310 	and.w	r3, r3, #16
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d009      	beq.n	80063e6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	691b      	ldr	r3, [r3, #16]
 80063d8:	f003 0303 	and.w	r3, r3, #3
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d002      	beq.n	80063e6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f7fc fc85 	bl	8002cf0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80063e6:	6a3b      	ldr	r3, [r7, #32]
 80063e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00b      	beq.n	8006408 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	f003 0310 	and.w	r3, r3, #16
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d006      	beq.n	8006408 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	2210      	movs	r2, #16
 8006400:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 f8f2 	bl	80065ec <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006408:	6a3b      	ldr	r3, [r7, #32]
 800640a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d00b      	beq.n	800642a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006412:	69fb      	ldr	r3, [r7, #28]
 8006414:	f003 0308 	and.w	r3, r3, #8
 8006418:	2b00      	cmp	r3, #0
 800641a:	d006      	beq.n	800642a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2208      	movs	r2, #8
 8006422:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f000 f8eb 	bl	8006600 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800642a:	6a3b      	ldr	r3, [r7, #32]
 800642c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d07b      	beq.n	800652c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	f003 0304 	and.w	r3, r3, #4
 800643a:	2b00      	cmp	r3, #0
 800643c:	d072      	beq.n	8006524 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800643e:	6a3b      	ldr	r3, [r7, #32]
 8006440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006444:	2b00      	cmp	r3, #0
 8006446:	d008      	beq.n	800645a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800644e:	2b00      	cmp	r3, #0
 8006450:	d003      	beq.n	800645a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006454:	f043 0301 	orr.w	r3, r3, #1
 8006458:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800645a:	6a3b      	ldr	r3, [r7, #32]
 800645c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006460:	2b00      	cmp	r3, #0
 8006462:	d008      	beq.n	8006476 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800646a:	2b00      	cmp	r3, #0
 800646c:	d003      	beq.n	8006476 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800646e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006470:	f043 0302 	orr.w	r3, r3, #2
 8006474:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006476:	6a3b      	ldr	r3, [r7, #32]
 8006478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800647c:	2b00      	cmp	r3, #0
 800647e:	d008      	beq.n	8006492 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006486:	2b00      	cmp	r3, #0
 8006488:	d003      	beq.n	8006492 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800648a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648c:	f043 0304 	orr.w	r3, r3, #4
 8006490:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006492:	6a3b      	ldr	r3, [r7, #32]
 8006494:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006498:	2b00      	cmp	r3, #0
 800649a:	d043      	beq.n	8006524 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d03e      	beq.n	8006524 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80064ac:	2b60      	cmp	r3, #96	; 0x60
 80064ae:	d02b      	beq.n	8006508 <HAL_CAN_IRQHandler+0x32a>
 80064b0:	2b60      	cmp	r3, #96	; 0x60
 80064b2:	d82e      	bhi.n	8006512 <HAL_CAN_IRQHandler+0x334>
 80064b4:	2b50      	cmp	r3, #80	; 0x50
 80064b6:	d022      	beq.n	80064fe <HAL_CAN_IRQHandler+0x320>
 80064b8:	2b50      	cmp	r3, #80	; 0x50
 80064ba:	d82a      	bhi.n	8006512 <HAL_CAN_IRQHandler+0x334>
 80064bc:	2b40      	cmp	r3, #64	; 0x40
 80064be:	d019      	beq.n	80064f4 <HAL_CAN_IRQHandler+0x316>
 80064c0:	2b40      	cmp	r3, #64	; 0x40
 80064c2:	d826      	bhi.n	8006512 <HAL_CAN_IRQHandler+0x334>
 80064c4:	2b30      	cmp	r3, #48	; 0x30
 80064c6:	d010      	beq.n	80064ea <HAL_CAN_IRQHandler+0x30c>
 80064c8:	2b30      	cmp	r3, #48	; 0x30
 80064ca:	d822      	bhi.n	8006512 <HAL_CAN_IRQHandler+0x334>
 80064cc:	2b10      	cmp	r3, #16
 80064ce:	d002      	beq.n	80064d6 <HAL_CAN_IRQHandler+0x2f8>
 80064d0:	2b20      	cmp	r3, #32
 80064d2:	d005      	beq.n	80064e0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80064d4:	e01d      	b.n	8006512 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80064d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d8:	f043 0308 	orr.w	r3, r3, #8
 80064dc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80064de:	e019      	b.n	8006514 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80064e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e2:	f043 0310 	orr.w	r3, r3, #16
 80064e6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80064e8:	e014      	b.n	8006514 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80064ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ec:	f043 0320 	orr.w	r3, r3, #32
 80064f0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80064f2:	e00f      	b.n	8006514 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80064f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80064fa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80064fc:	e00a      	b.n	8006514 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80064fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006500:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006504:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006506:	e005      	b.n	8006514 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800650a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800650e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006510:	e000      	b.n	8006514 <HAL_CAN_IRQHandler+0x336>
            break;
 8006512:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	699a      	ldr	r2, [r3, #24]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006522:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2204      	movs	r2, #4
 800652a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800652c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800652e:	2b00      	cmp	r3, #0
 8006530:	d008      	beq.n	8006544 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006538:	431a      	orrs	r2, r3
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f7fc fcba 	bl	8002eb8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006544:	bf00      	nop
 8006546:	3728      	adds	r7, #40	; 0x28
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006554:	bf00      	nop
 8006556:	370c      	adds	r7, #12
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006568:	bf00      	nop
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800657c:	bf00      	nop
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006590:	bf00      	nop
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800659c:	b480      	push	{r7}
 800659e:	b083      	sub	sp, #12
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80065a4:	bf00      	nop
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80065b8:	bf00      	nop
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr

080065c4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b083      	sub	sp, #12
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80065cc:	bf00      	nop
 80065ce:	370c      	adds	r7, #12
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr

080065d8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80065e0:	bf00      	nop
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b083      	sub	sp, #12
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80065f4:	bf00      	nop
 80065f6:	370c      	adds	r7, #12
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr

08006600 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006614:	b480      	push	{r7}
 8006616:	b085      	sub	sp, #20
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f003 0307 	and.w	r3, r3, #7
 8006622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006624:	4b0c      	ldr	r3, [pc, #48]	; (8006658 <__NVIC_SetPriorityGrouping+0x44>)
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800662a:	68ba      	ldr	r2, [r7, #8]
 800662c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006630:	4013      	ands	r3, r2
 8006632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800663c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006646:	4a04      	ldr	r2, [pc, #16]	; (8006658 <__NVIC_SetPriorityGrouping+0x44>)
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	60d3      	str	r3, [r2, #12]
}
 800664c:	bf00      	nop
 800664e:	3714      	adds	r7, #20
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr
 8006658:	e000ed00 	.word	0xe000ed00

0800665c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800665c:	b480      	push	{r7}
 800665e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006660:	4b04      	ldr	r3, [pc, #16]	; (8006674 <__NVIC_GetPriorityGrouping+0x18>)
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	0a1b      	lsrs	r3, r3, #8
 8006666:	f003 0307 	and.w	r3, r3, #7
}
 800666a:	4618      	mov	r0, r3
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr
 8006674:	e000ed00 	.word	0xe000ed00

08006678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006678:	b480      	push	{r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
 800667e:	4603      	mov	r3, r0
 8006680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006686:	2b00      	cmp	r3, #0
 8006688:	db0b      	blt.n	80066a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800668a:	79fb      	ldrb	r3, [r7, #7]
 800668c:	f003 021f 	and.w	r2, r3, #31
 8006690:	4907      	ldr	r1, [pc, #28]	; (80066b0 <__NVIC_EnableIRQ+0x38>)
 8006692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006696:	095b      	lsrs	r3, r3, #5
 8006698:	2001      	movs	r0, #1
 800669a:	fa00 f202 	lsl.w	r2, r0, r2
 800669e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80066a2:	bf00      	nop
 80066a4:	370c      	adds	r7, #12
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	e000e100 	.word	0xe000e100

080066b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	4603      	mov	r3, r0
 80066bc:	6039      	str	r1, [r7, #0]
 80066be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	db0a      	blt.n	80066de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	b2da      	uxtb	r2, r3
 80066cc:	490c      	ldr	r1, [pc, #48]	; (8006700 <__NVIC_SetPriority+0x4c>)
 80066ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066d2:	0112      	lsls	r2, r2, #4
 80066d4:	b2d2      	uxtb	r2, r2
 80066d6:	440b      	add	r3, r1
 80066d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80066dc:	e00a      	b.n	80066f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	b2da      	uxtb	r2, r3
 80066e2:	4908      	ldr	r1, [pc, #32]	; (8006704 <__NVIC_SetPriority+0x50>)
 80066e4:	79fb      	ldrb	r3, [r7, #7]
 80066e6:	f003 030f 	and.w	r3, r3, #15
 80066ea:	3b04      	subs	r3, #4
 80066ec:	0112      	lsls	r2, r2, #4
 80066ee:	b2d2      	uxtb	r2, r2
 80066f0:	440b      	add	r3, r1
 80066f2:	761a      	strb	r2, [r3, #24]
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr
 8006700:	e000e100 	.word	0xe000e100
 8006704:	e000ed00 	.word	0xe000ed00

08006708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006708:	b480      	push	{r7}
 800670a:	b089      	sub	sp, #36	; 0x24
 800670c:	af00      	add	r7, sp, #0
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	60b9      	str	r1, [r7, #8]
 8006712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f003 0307 	and.w	r3, r3, #7
 800671a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	f1c3 0307 	rsb	r3, r3, #7
 8006722:	2b04      	cmp	r3, #4
 8006724:	bf28      	it	cs
 8006726:	2304      	movcs	r3, #4
 8006728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	3304      	adds	r3, #4
 800672e:	2b06      	cmp	r3, #6
 8006730:	d902      	bls.n	8006738 <NVIC_EncodePriority+0x30>
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	3b03      	subs	r3, #3
 8006736:	e000      	b.n	800673a <NVIC_EncodePriority+0x32>
 8006738:	2300      	movs	r3, #0
 800673a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800673c:	f04f 32ff 	mov.w	r2, #4294967295
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	fa02 f303 	lsl.w	r3, r2, r3
 8006746:	43da      	mvns	r2, r3
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	401a      	ands	r2, r3
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006750:	f04f 31ff 	mov.w	r1, #4294967295
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	fa01 f303 	lsl.w	r3, r1, r3
 800675a:	43d9      	mvns	r1, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006760:	4313      	orrs	r3, r2
         );
}
 8006762:	4618      	mov	r0, r3
 8006764:	3724      	adds	r7, #36	; 0x24
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr

0800676e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800676e:	b580      	push	{r7, lr}
 8006770:	b082      	sub	sp, #8
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f7ff ff4c 	bl	8006614 <__NVIC_SetPriorityGrouping>
}
 800677c:	bf00      	nop
 800677e:	3708      	adds	r7, #8
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006784:	b580      	push	{r7, lr}
 8006786:	b086      	sub	sp, #24
 8006788:	af00      	add	r7, sp, #0
 800678a:	4603      	mov	r3, r0
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	607a      	str	r2, [r7, #4]
 8006790:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006792:	2300      	movs	r3, #0
 8006794:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006796:	f7ff ff61 	bl	800665c <__NVIC_GetPriorityGrouping>
 800679a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800679c:	687a      	ldr	r2, [r7, #4]
 800679e:	68b9      	ldr	r1, [r7, #8]
 80067a0:	6978      	ldr	r0, [r7, #20]
 80067a2:	f7ff ffb1 	bl	8006708 <NVIC_EncodePriority>
 80067a6:	4602      	mov	r2, r0
 80067a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067ac:	4611      	mov	r1, r2
 80067ae:	4618      	mov	r0, r3
 80067b0:	f7ff ff80 	bl	80066b4 <__NVIC_SetPriority>
}
 80067b4:	bf00      	nop
 80067b6:	3718      	adds	r7, #24
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}

080067bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b082      	sub	sp, #8
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	4603      	mov	r3, r0
 80067c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80067c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7ff ff54 	bl	8006678 <__NVIC_EnableIRQ>
}
 80067d0:	bf00      	nop
 80067d2:	3708      	adds	r7, #8
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b086      	sub	sp, #24
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80067e0:	2300      	movs	r3, #0
 80067e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80067e4:	f7fe fcc6 	bl	8005174 <HAL_GetTick>
 80067e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d101      	bne.n	80067f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	e099      	b.n	8006928 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2202      	movs	r2, #2
 80067f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f022 0201 	bic.w	r2, r2, #1
 8006812:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006814:	e00f      	b.n	8006836 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006816:	f7fe fcad 	bl	8005174 <HAL_GetTick>
 800681a:	4602      	mov	r2, r0
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	2b05      	cmp	r3, #5
 8006822:	d908      	bls.n	8006836 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2220      	movs	r2, #32
 8006828:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2203      	movs	r2, #3
 800682e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	e078      	b.n	8006928 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 0301 	and.w	r3, r3, #1
 8006840:	2b00      	cmp	r3, #0
 8006842:	d1e8      	bne.n	8006816 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800684c:	697a      	ldr	r2, [r7, #20]
 800684e:	4b38      	ldr	r3, [pc, #224]	; (8006930 <HAL_DMA_Init+0x158>)
 8006850:	4013      	ands	r3, r2
 8006852:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006862:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	691b      	ldr	r3, [r3, #16]
 8006868:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800686e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	699b      	ldr	r3, [r3, #24]
 8006874:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800687a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a1b      	ldr	r3, [r3, #32]
 8006880:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006882:	697a      	ldr	r2, [r7, #20]
 8006884:	4313      	orrs	r3, r2
 8006886:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688c:	2b04      	cmp	r3, #4
 800688e:	d107      	bne.n	80068a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006898:	4313      	orrs	r3, r2
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	4313      	orrs	r3, r2
 800689e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	697a      	ldr	r2, [r7, #20]
 80068a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	f023 0307 	bic.w	r3, r3, #7
 80068b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068bc:	697a      	ldr	r2, [r7, #20]
 80068be:	4313      	orrs	r3, r2
 80068c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c6:	2b04      	cmp	r3, #4
 80068c8:	d117      	bne.n	80068fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ce:	697a      	ldr	r2, [r7, #20]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d00e      	beq.n	80068fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f000 fb01 	bl	8006ee4 <DMA_CheckFifoParam>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d008      	beq.n	80068fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2240      	movs	r2, #64	; 0x40
 80068ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2201      	movs	r2, #1
 80068f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80068f6:	2301      	movs	r3, #1
 80068f8:	e016      	b.n	8006928 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	697a      	ldr	r2, [r7, #20]
 8006900:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 fab8 	bl	8006e78 <DMA_CalcBaseAndBitshift>
 8006908:	4603      	mov	r3, r0
 800690a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006910:	223f      	movs	r2, #63	; 0x3f
 8006912:	409a      	lsls	r2, r3
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2201      	movs	r2, #1
 8006922:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006926:	2300      	movs	r3, #0
}
 8006928:	4618      	mov	r0, r3
 800692a:	3718      	adds	r7, #24
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}
 8006930:	f010803f 	.word	0xf010803f

08006934 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b086      	sub	sp, #24
 8006938:	af00      	add	r7, sp, #0
 800693a:	60f8      	str	r0, [r7, #12]
 800693c:	60b9      	str	r1, [r7, #8]
 800693e:	607a      	str	r2, [r7, #4]
 8006940:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006942:	2300      	movs	r3, #0
 8006944:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800694a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006952:	2b01      	cmp	r3, #1
 8006954:	d101      	bne.n	800695a <HAL_DMA_Start_IT+0x26>
 8006956:	2302      	movs	r3, #2
 8006958:	e040      	b.n	80069dc <HAL_DMA_Start_IT+0xa8>
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2201      	movs	r2, #1
 800695e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006968:	b2db      	uxtb	r3, r3
 800696a:	2b01      	cmp	r3, #1
 800696c:	d12f      	bne.n	80069ce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2202      	movs	r2, #2
 8006972:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2200      	movs	r2, #0
 800697a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	68b9      	ldr	r1, [r7, #8]
 8006982:	68f8      	ldr	r0, [r7, #12]
 8006984:	f000 fa4a 	bl	8006e1c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800698c:	223f      	movs	r2, #63	; 0x3f
 800698e:	409a      	lsls	r2, r3
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f042 0216 	orr.w	r2, r2, #22
 80069a2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d007      	beq.n	80069bc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f042 0208 	orr.w	r2, r2, #8
 80069ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f042 0201 	orr.w	r2, r2, #1
 80069ca:	601a      	str	r2, [r3, #0]
 80069cc:	e005      	b.n	80069da <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80069d6:	2302      	movs	r3, #2
 80069d8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80069da:	7dfb      	ldrb	r3, [r7, #23]
}
 80069dc:	4618      	mov	r0, r3
 80069de:	3718      	adds	r7, #24
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}

080069e4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069f0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80069f2:	f7fe fbbf 	bl	8005174 <HAL_GetTick>
 80069f6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	2b02      	cmp	r3, #2
 8006a02:	d008      	beq.n	8006a16 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2280      	movs	r2, #128	; 0x80
 8006a08:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	e052      	b.n	8006abc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f022 0216 	bic.w	r2, r2, #22
 8006a24:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	695a      	ldr	r2, [r3, #20]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a34:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d103      	bne.n	8006a46 <HAL_DMA_Abort+0x62>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d007      	beq.n	8006a56 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f022 0208 	bic.w	r2, r2, #8
 8006a54:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f022 0201 	bic.w	r2, r2, #1
 8006a64:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a66:	e013      	b.n	8006a90 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006a68:	f7fe fb84 	bl	8005174 <HAL_GetTick>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	2b05      	cmp	r3, #5
 8006a74:	d90c      	bls.n	8006a90 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2220      	movs	r2, #32
 8006a7a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2203      	movs	r2, #3
 8006a80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006a8c:	2303      	movs	r3, #3
 8006a8e:	e015      	b.n	8006abc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d1e4      	bne.n	8006a68 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006aa2:	223f      	movs	r2, #63	; 0x3f
 8006aa4:	409a      	lsls	r2, r3
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2201      	movs	r2, #1
 8006aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006aba:	2300      	movs	r3, #0
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3710      	adds	r7, #16
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	2b02      	cmp	r3, #2
 8006ad6:	d004      	beq.n	8006ae2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2280      	movs	r2, #128	; 0x80
 8006adc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e00c      	b.n	8006afc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2205      	movs	r2, #5
 8006ae6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f022 0201 	bic.w	r2, r2, #1
 8006af8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006afa:	2300      	movs	r3, #0
}
 8006afc:	4618      	mov	r0, r3
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b086      	sub	sp, #24
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006b10:	2300      	movs	r3, #0
 8006b12:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006b14:	4b8e      	ldr	r3, [pc, #568]	; (8006d50 <HAL_DMA_IRQHandler+0x248>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a8e      	ldr	r2, [pc, #568]	; (8006d54 <HAL_DMA_IRQHandler+0x24c>)
 8006b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b1e:	0a9b      	lsrs	r3, r3, #10
 8006b20:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b26:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b32:	2208      	movs	r2, #8
 8006b34:	409a      	lsls	r2, r3
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	4013      	ands	r3, r2
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d01a      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 0304 	and.w	r3, r3, #4
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d013      	beq.n	8006b74 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f022 0204 	bic.w	r2, r2, #4
 8006b5a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b60:	2208      	movs	r2, #8
 8006b62:	409a      	lsls	r2, r3
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b6c:	f043 0201 	orr.w	r2, r3, #1
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b78:	2201      	movs	r2, #1
 8006b7a:	409a      	lsls	r2, r3
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	4013      	ands	r3, r2
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d012      	beq.n	8006baa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	695b      	ldr	r3, [r3, #20]
 8006b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d00b      	beq.n	8006baa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b96:	2201      	movs	r2, #1
 8006b98:	409a      	lsls	r2, r3
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ba2:	f043 0202 	orr.w	r2, r3, #2
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bae:	2204      	movs	r2, #4
 8006bb0:	409a      	lsls	r2, r3
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	4013      	ands	r3, r2
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d012      	beq.n	8006be0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 0302 	and.w	r3, r3, #2
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d00b      	beq.n	8006be0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bcc:	2204      	movs	r2, #4
 8006bce:	409a      	lsls	r2, r3
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bd8:	f043 0204 	orr.w	r2, r3, #4
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006be4:	2210      	movs	r2, #16
 8006be6:	409a      	lsls	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	4013      	ands	r3, r2
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d043      	beq.n	8006c78 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 0308 	and.w	r3, r3, #8
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d03c      	beq.n	8006c78 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c02:	2210      	movs	r2, #16
 8006c04:	409a      	lsls	r2, r3
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d018      	beq.n	8006c4a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d108      	bne.n	8006c38 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d024      	beq.n	8006c78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	4798      	blx	r3
 8006c36:	e01f      	b.n	8006c78 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d01b      	beq.n	8006c78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	4798      	blx	r3
 8006c48:	e016      	b.n	8006c78 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d107      	bne.n	8006c68 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f022 0208 	bic.w	r2, r2, #8
 8006c66:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d003      	beq.n	8006c78 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c7c:	2220      	movs	r2, #32
 8006c7e:	409a      	lsls	r2, r3
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	4013      	ands	r3, r2
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	f000 808f 	beq.w	8006da8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f003 0310 	and.w	r3, r3, #16
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	f000 8087 	beq.w	8006da8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c9e:	2220      	movs	r2, #32
 8006ca0:	409a      	lsls	r2, r3
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	2b05      	cmp	r3, #5
 8006cb0:	d136      	bne.n	8006d20 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	681a      	ldr	r2, [r3, #0]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f022 0216 	bic.w	r2, r2, #22
 8006cc0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	695a      	ldr	r2, [r3, #20]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006cd0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d103      	bne.n	8006ce2 <HAL_DMA_IRQHandler+0x1da>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d007      	beq.n	8006cf2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f022 0208 	bic.w	r2, r2, #8
 8006cf0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006cf6:	223f      	movs	r2, #63	; 0x3f
 8006cf8:	409a      	lsls	r2, r3
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2201      	movs	r2, #1
 8006d02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d07e      	beq.n	8006e14 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	4798      	blx	r3
        }
        return;
 8006d1e:	e079      	b.n	8006e14 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d01d      	beq.n	8006d6a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10d      	bne.n	8006d58 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d031      	beq.n	8006da8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	4798      	blx	r3
 8006d4c:	e02c      	b.n	8006da8 <HAL_DMA_IRQHandler+0x2a0>
 8006d4e:	bf00      	nop
 8006d50:	2000000c 	.word	0x2000000c
 8006d54:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d023      	beq.n	8006da8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	4798      	blx	r3
 8006d68:	e01e      	b.n	8006da8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d10f      	bne.n	8006d98 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f022 0210 	bic.w	r2, r2, #16
 8006d86:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d003      	beq.n	8006da8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d032      	beq.n	8006e16 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006db4:	f003 0301 	and.w	r3, r3, #1
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d022      	beq.n	8006e02 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2205      	movs	r2, #5
 8006dc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f022 0201 	bic.w	r2, r2, #1
 8006dd2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	60bb      	str	r3, [r7, #8]
 8006dda:	697a      	ldr	r2, [r7, #20]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d307      	bcc.n	8006df0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f003 0301 	and.w	r3, r3, #1
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d1f2      	bne.n	8006dd4 <HAL_DMA_IRQHandler+0x2cc>
 8006dee:	e000      	b.n	8006df2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006df0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2201      	movs	r2, #1
 8006df6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d005      	beq.n	8006e16 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	4798      	blx	r3
 8006e12:	e000      	b.n	8006e16 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006e14:	bf00      	nop
    }
  }
}
 8006e16:	3718      	adds	r7, #24
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b085      	sub	sp, #20
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	60f8      	str	r0, [r7, #12]
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	607a      	str	r2, [r7, #4]
 8006e28:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006e38:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	683a      	ldr	r2, [r7, #0]
 8006e40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	2b40      	cmp	r3, #64	; 0x40
 8006e48:	d108      	bne.n	8006e5c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	68ba      	ldr	r2, [r7, #8]
 8006e58:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006e5a:	e007      	b.n	8006e6c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68ba      	ldr	r2, [r7, #8]
 8006e62:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	687a      	ldr	r2, [r7, #4]
 8006e6a:	60da      	str	r2, [r3, #12]
}
 8006e6c:	bf00      	nop
 8006e6e:	3714      	adds	r7, #20
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b085      	sub	sp, #20
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	3b10      	subs	r3, #16
 8006e88:	4a14      	ldr	r2, [pc, #80]	; (8006edc <DMA_CalcBaseAndBitshift+0x64>)
 8006e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e8e:	091b      	lsrs	r3, r3, #4
 8006e90:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006e92:	4a13      	ldr	r2, [pc, #76]	; (8006ee0 <DMA_CalcBaseAndBitshift+0x68>)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	4413      	add	r3, r2
 8006e98:	781b      	ldrb	r3, [r3, #0]
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2b03      	cmp	r3, #3
 8006ea4:	d909      	bls.n	8006eba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006eae:	f023 0303 	bic.w	r3, r3, #3
 8006eb2:	1d1a      	adds	r2, r3, #4
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	659a      	str	r2, [r3, #88]	; 0x58
 8006eb8:	e007      	b.n	8006eca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006ec2:	f023 0303 	bic.w	r3, r3, #3
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	3714      	adds	r7, #20
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop
 8006edc:	aaaaaaab 	.word	0xaaaaaaab
 8006ee0:	08011300 	.word	0x08011300

08006ee4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b085      	sub	sp, #20
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006eec:	2300      	movs	r3, #0
 8006eee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	699b      	ldr	r3, [r3, #24]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d11f      	bne.n	8006f3e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	2b03      	cmp	r3, #3
 8006f02:	d856      	bhi.n	8006fb2 <DMA_CheckFifoParam+0xce>
 8006f04:	a201      	add	r2, pc, #4	; (adr r2, 8006f0c <DMA_CheckFifoParam+0x28>)
 8006f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f0a:	bf00      	nop
 8006f0c:	08006f1d 	.word	0x08006f1d
 8006f10:	08006f2f 	.word	0x08006f2f
 8006f14:	08006f1d 	.word	0x08006f1d
 8006f18:	08006fb3 	.word	0x08006fb3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d046      	beq.n	8006fb6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f2c:	e043      	b.n	8006fb6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f32:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006f36:	d140      	bne.n	8006fba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f3c:	e03d      	b.n	8006fba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	699b      	ldr	r3, [r3, #24]
 8006f42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f46:	d121      	bne.n	8006f8c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	2b03      	cmp	r3, #3
 8006f4c:	d837      	bhi.n	8006fbe <DMA_CheckFifoParam+0xda>
 8006f4e:	a201      	add	r2, pc, #4	; (adr r2, 8006f54 <DMA_CheckFifoParam+0x70>)
 8006f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f54:	08006f65 	.word	0x08006f65
 8006f58:	08006f6b 	.word	0x08006f6b
 8006f5c:	08006f65 	.word	0x08006f65
 8006f60:	08006f7d 	.word	0x08006f7d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	73fb      	strb	r3, [r7, #15]
      break;
 8006f68:	e030      	b.n	8006fcc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d025      	beq.n	8006fc2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f7a:	e022      	b.n	8006fc2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f80:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006f84:	d11f      	bne.n	8006fc6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006f86:	2301      	movs	r3, #1
 8006f88:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006f8a:	e01c      	b.n	8006fc6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	2b02      	cmp	r3, #2
 8006f90:	d903      	bls.n	8006f9a <DMA_CheckFifoParam+0xb6>
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	2b03      	cmp	r3, #3
 8006f96:	d003      	beq.n	8006fa0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006f98:	e018      	b.n	8006fcc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	73fb      	strb	r3, [r7, #15]
      break;
 8006f9e:	e015      	b.n	8006fcc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fa4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d00e      	beq.n	8006fca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	73fb      	strb	r3, [r7, #15]
      break;
 8006fb0:	e00b      	b.n	8006fca <DMA_CheckFifoParam+0xe6>
      break;
 8006fb2:	bf00      	nop
 8006fb4:	e00a      	b.n	8006fcc <DMA_CheckFifoParam+0xe8>
      break;
 8006fb6:	bf00      	nop
 8006fb8:	e008      	b.n	8006fcc <DMA_CheckFifoParam+0xe8>
      break;
 8006fba:	bf00      	nop
 8006fbc:	e006      	b.n	8006fcc <DMA_CheckFifoParam+0xe8>
      break;
 8006fbe:	bf00      	nop
 8006fc0:	e004      	b.n	8006fcc <DMA_CheckFifoParam+0xe8>
      break;
 8006fc2:	bf00      	nop
 8006fc4:	e002      	b.n	8006fcc <DMA_CheckFifoParam+0xe8>
      break;   
 8006fc6:	bf00      	nop
 8006fc8:	e000      	b.n	8006fcc <DMA_CheckFifoParam+0xe8>
      break;
 8006fca:	bf00      	nop
    }
  } 
  
  return status; 
 8006fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3714      	adds	r7, #20
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop

08006fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b089      	sub	sp, #36	; 0x24
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006fea:	2300      	movs	r3, #0
 8006fec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	61fb      	str	r3, [r7, #28]
 8006ff6:	e16b      	b.n	80072d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	69fb      	ldr	r3, [r7, #28]
 8006ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8007000:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	697a      	ldr	r2, [r7, #20]
 8007008:	4013      	ands	r3, r2
 800700a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800700c:	693a      	ldr	r2, [r7, #16]
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	429a      	cmp	r2, r3
 8007012:	f040 815a 	bne.w	80072ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f003 0303 	and.w	r3, r3, #3
 800701e:	2b01      	cmp	r3, #1
 8007020:	d005      	beq.n	800702e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800702a:	2b02      	cmp	r3, #2
 800702c:	d130      	bne.n	8007090 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	005b      	lsls	r3, r3, #1
 8007038:	2203      	movs	r2, #3
 800703a:	fa02 f303 	lsl.w	r3, r2, r3
 800703e:	43db      	mvns	r3, r3
 8007040:	69ba      	ldr	r2, [r7, #24]
 8007042:	4013      	ands	r3, r2
 8007044:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	68da      	ldr	r2, [r3, #12]
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	005b      	lsls	r3, r3, #1
 800704e:	fa02 f303 	lsl.w	r3, r2, r3
 8007052:	69ba      	ldr	r2, [r7, #24]
 8007054:	4313      	orrs	r3, r2
 8007056:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	69ba      	ldr	r2, [r7, #24]
 800705c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007064:	2201      	movs	r2, #1
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	fa02 f303 	lsl.w	r3, r2, r3
 800706c:	43db      	mvns	r3, r3
 800706e:	69ba      	ldr	r2, [r7, #24]
 8007070:	4013      	ands	r3, r2
 8007072:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	091b      	lsrs	r3, r3, #4
 800707a:	f003 0201 	and.w	r2, r3, #1
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	fa02 f303 	lsl.w	r3, r2, r3
 8007084:	69ba      	ldr	r2, [r7, #24]
 8007086:	4313      	orrs	r3, r2
 8007088:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	69ba      	ldr	r2, [r7, #24]
 800708e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	f003 0303 	and.w	r3, r3, #3
 8007098:	2b03      	cmp	r3, #3
 800709a:	d017      	beq.n	80070cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	005b      	lsls	r3, r3, #1
 80070a6:	2203      	movs	r2, #3
 80070a8:	fa02 f303 	lsl.w	r3, r2, r3
 80070ac:	43db      	mvns	r3, r3
 80070ae:	69ba      	ldr	r2, [r7, #24]
 80070b0:	4013      	ands	r3, r2
 80070b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	689a      	ldr	r2, [r3, #8]
 80070b8:	69fb      	ldr	r3, [r7, #28]
 80070ba:	005b      	lsls	r3, r3, #1
 80070bc:	fa02 f303 	lsl.w	r3, r2, r3
 80070c0:	69ba      	ldr	r2, [r7, #24]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	69ba      	ldr	r2, [r7, #24]
 80070ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	f003 0303 	and.w	r3, r3, #3
 80070d4:	2b02      	cmp	r3, #2
 80070d6:	d123      	bne.n	8007120 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	08da      	lsrs	r2, r3, #3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	3208      	adds	r2, #8
 80070e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	f003 0307 	and.w	r3, r3, #7
 80070ec:	009b      	lsls	r3, r3, #2
 80070ee:	220f      	movs	r2, #15
 80070f0:	fa02 f303 	lsl.w	r3, r2, r3
 80070f4:	43db      	mvns	r3, r3
 80070f6:	69ba      	ldr	r2, [r7, #24]
 80070f8:	4013      	ands	r3, r2
 80070fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	691a      	ldr	r2, [r3, #16]
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	f003 0307 	and.w	r3, r3, #7
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	fa02 f303 	lsl.w	r3, r2, r3
 800710c:	69ba      	ldr	r2, [r7, #24]
 800710e:	4313      	orrs	r3, r2
 8007110:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	08da      	lsrs	r2, r3, #3
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	3208      	adds	r2, #8
 800711a:	69b9      	ldr	r1, [r7, #24]
 800711c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	005b      	lsls	r3, r3, #1
 800712a:	2203      	movs	r2, #3
 800712c:	fa02 f303 	lsl.w	r3, r2, r3
 8007130:	43db      	mvns	r3, r3
 8007132:	69ba      	ldr	r2, [r7, #24]
 8007134:	4013      	ands	r3, r2
 8007136:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f003 0203 	and.w	r2, r3, #3
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	005b      	lsls	r3, r3, #1
 8007144:	fa02 f303 	lsl.w	r3, r2, r3
 8007148:	69ba      	ldr	r2, [r7, #24]
 800714a:	4313      	orrs	r3, r2
 800714c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	69ba      	ldr	r2, [r7, #24]
 8007152:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800715c:	2b00      	cmp	r3, #0
 800715e:	f000 80b4 	beq.w	80072ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007162:	2300      	movs	r3, #0
 8007164:	60fb      	str	r3, [r7, #12]
 8007166:	4b60      	ldr	r3, [pc, #384]	; (80072e8 <HAL_GPIO_Init+0x30c>)
 8007168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800716a:	4a5f      	ldr	r2, [pc, #380]	; (80072e8 <HAL_GPIO_Init+0x30c>)
 800716c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007170:	6453      	str	r3, [r2, #68]	; 0x44
 8007172:	4b5d      	ldr	r3, [pc, #372]	; (80072e8 <HAL_GPIO_Init+0x30c>)
 8007174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007176:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800717a:	60fb      	str	r3, [r7, #12]
 800717c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800717e:	4a5b      	ldr	r2, [pc, #364]	; (80072ec <HAL_GPIO_Init+0x310>)
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	089b      	lsrs	r3, r3, #2
 8007184:	3302      	adds	r3, #2
 8007186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800718a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800718c:	69fb      	ldr	r3, [r7, #28]
 800718e:	f003 0303 	and.w	r3, r3, #3
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	220f      	movs	r2, #15
 8007196:	fa02 f303 	lsl.w	r3, r2, r3
 800719a:	43db      	mvns	r3, r3
 800719c:	69ba      	ldr	r2, [r7, #24]
 800719e:	4013      	ands	r3, r2
 80071a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	4a52      	ldr	r2, [pc, #328]	; (80072f0 <HAL_GPIO_Init+0x314>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d02b      	beq.n	8007202 <HAL_GPIO_Init+0x226>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a51      	ldr	r2, [pc, #324]	; (80072f4 <HAL_GPIO_Init+0x318>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d025      	beq.n	80071fe <HAL_GPIO_Init+0x222>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a50      	ldr	r2, [pc, #320]	; (80072f8 <HAL_GPIO_Init+0x31c>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d01f      	beq.n	80071fa <HAL_GPIO_Init+0x21e>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a4f      	ldr	r2, [pc, #316]	; (80072fc <HAL_GPIO_Init+0x320>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d019      	beq.n	80071f6 <HAL_GPIO_Init+0x21a>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a4e      	ldr	r2, [pc, #312]	; (8007300 <HAL_GPIO_Init+0x324>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d013      	beq.n	80071f2 <HAL_GPIO_Init+0x216>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a4d      	ldr	r2, [pc, #308]	; (8007304 <HAL_GPIO_Init+0x328>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d00d      	beq.n	80071ee <HAL_GPIO_Init+0x212>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a4c      	ldr	r2, [pc, #304]	; (8007308 <HAL_GPIO_Init+0x32c>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d007      	beq.n	80071ea <HAL_GPIO_Init+0x20e>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4a4b      	ldr	r2, [pc, #300]	; (800730c <HAL_GPIO_Init+0x330>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d101      	bne.n	80071e6 <HAL_GPIO_Init+0x20a>
 80071e2:	2307      	movs	r3, #7
 80071e4:	e00e      	b.n	8007204 <HAL_GPIO_Init+0x228>
 80071e6:	2308      	movs	r3, #8
 80071e8:	e00c      	b.n	8007204 <HAL_GPIO_Init+0x228>
 80071ea:	2306      	movs	r3, #6
 80071ec:	e00a      	b.n	8007204 <HAL_GPIO_Init+0x228>
 80071ee:	2305      	movs	r3, #5
 80071f0:	e008      	b.n	8007204 <HAL_GPIO_Init+0x228>
 80071f2:	2304      	movs	r3, #4
 80071f4:	e006      	b.n	8007204 <HAL_GPIO_Init+0x228>
 80071f6:	2303      	movs	r3, #3
 80071f8:	e004      	b.n	8007204 <HAL_GPIO_Init+0x228>
 80071fa:	2302      	movs	r3, #2
 80071fc:	e002      	b.n	8007204 <HAL_GPIO_Init+0x228>
 80071fe:	2301      	movs	r3, #1
 8007200:	e000      	b.n	8007204 <HAL_GPIO_Init+0x228>
 8007202:	2300      	movs	r3, #0
 8007204:	69fa      	ldr	r2, [r7, #28]
 8007206:	f002 0203 	and.w	r2, r2, #3
 800720a:	0092      	lsls	r2, r2, #2
 800720c:	4093      	lsls	r3, r2
 800720e:	69ba      	ldr	r2, [r7, #24]
 8007210:	4313      	orrs	r3, r2
 8007212:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007214:	4935      	ldr	r1, [pc, #212]	; (80072ec <HAL_GPIO_Init+0x310>)
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	089b      	lsrs	r3, r3, #2
 800721a:	3302      	adds	r3, #2
 800721c:	69ba      	ldr	r2, [r7, #24]
 800721e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007222:	4b3b      	ldr	r3, [pc, #236]	; (8007310 <HAL_GPIO_Init+0x334>)
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	43db      	mvns	r3, r3
 800722c:	69ba      	ldr	r2, [r7, #24]
 800722e:	4013      	ands	r3, r2
 8007230:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800723a:	2b00      	cmp	r3, #0
 800723c:	d003      	beq.n	8007246 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800723e:	69ba      	ldr	r2, [r7, #24]
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	4313      	orrs	r3, r2
 8007244:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007246:	4a32      	ldr	r2, [pc, #200]	; (8007310 <HAL_GPIO_Init+0x334>)
 8007248:	69bb      	ldr	r3, [r7, #24]
 800724a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800724c:	4b30      	ldr	r3, [pc, #192]	; (8007310 <HAL_GPIO_Init+0x334>)
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	43db      	mvns	r3, r3
 8007256:	69ba      	ldr	r2, [r7, #24]
 8007258:	4013      	ands	r3, r2
 800725a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007264:	2b00      	cmp	r3, #0
 8007266:	d003      	beq.n	8007270 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007268:	69ba      	ldr	r2, [r7, #24]
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	4313      	orrs	r3, r2
 800726e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007270:	4a27      	ldr	r2, [pc, #156]	; (8007310 <HAL_GPIO_Init+0x334>)
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007276:	4b26      	ldr	r3, [pc, #152]	; (8007310 <HAL_GPIO_Init+0x334>)
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	43db      	mvns	r3, r3
 8007280:	69ba      	ldr	r2, [r7, #24]
 8007282:	4013      	ands	r3, r2
 8007284:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800728e:	2b00      	cmp	r3, #0
 8007290:	d003      	beq.n	800729a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007292:	69ba      	ldr	r2, [r7, #24]
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	4313      	orrs	r3, r2
 8007298:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800729a:	4a1d      	ldr	r2, [pc, #116]	; (8007310 <HAL_GPIO_Init+0x334>)
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80072a0:	4b1b      	ldr	r3, [pc, #108]	; (8007310 <HAL_GPIO_Init+0x334>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	43db      	mvns	r3, r3
 80072aa:	69ba      	ldr	r2, [r7, #24]
 80072ac:	4013      	ands	r3, r2
 80072ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d003      	beq.n	80072c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80072bc:	69ba      	ldr	r2, [r7, #24]
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	4313      	orrs	r3, r2
 80072c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80072c4:	4a12      	ldr	r2, [pc, #72]	; (8007310 <HAL_GPIO_Init+0x334>)
 80072c6:	69bb      	ldr	r3, [r7, #24]
 80072c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	3301      	adds	r3, #1
 80072ce:	61fb      	str	r3, [r7, #28]
 80072d0:	69fb      	ldr	r3, [r7, #28]
 80072d2:	2b0f      	cmp	r3, #15
 80072d4:	f67f ae90 	bls.w	8006ff8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80072d8:	bf00      	nop
 80072da:	bf00      	nop
 80072dc:	3724      	adds	r7, #36	; 0x24
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	40023800 	.word	0x40023800
 80072ec:	40013800 	.word	0x40013800
 80072f0:	40020000 	.word	0x40020000
 80072f4:	40020400 	.word	0x40020400
 80072f8:	40020800 	.word	0x40020800
 80072fc:	40020c00 	.word	0x40020c00
 8007300:	40021000 	.word	0x40021000
 8007304:	40021400 	.word	0x40021400
 8007308:	40021800 	.word	0x40021800
 800730c:	40021c00 	.word	0x40021c00
 8007310:	40013c00 	.word	0x40013c00

08007314 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007314:	b480      	push	{r7}
 8007316:	b085      	sub	sp, #20
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	460b      	mov	r3, r1
 800731e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	691a      	ldr	r2, [r3, #16]
 8007324:	887b      	ldrh	r3, [r7, #2]
 8007326:	4013      	ands	r3, r2
 8007328:	2b00      	cmp	r3, #0
 800732a:	d002      	beq.n	8007332 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800732c:	2301      	movs	r3, #1
 800732e:	73fb      	strb	r3, [r7, #15]
 8007330:	e001      	b.n	8007336 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007332:	2300      	movs	r3, #0
 8007334:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007336:	7bfb      	ldrb	r3, [r7, #15]
}
 8007338:	4618      	mov	r0, r3
 800733a:	3714      	adds	r7, #20
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007344:	b480      	push	{r7}
 8007346:	b083      	sub	sp, #12
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	460b      	mov	r3, r1
 800734e:	807b      	strh	r3, [r7, #2]
 8007350:	4613      	mov	r3, r2
 8007352:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007354:	787b      	ldrb	r3, [r7, #1]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d003      	beq.n	8007362 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800735a:	887a      	ldrh	r2, [r7, #2]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007360:	e003      	b.n	800736a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007362:	887b      	ldrh	r3, [r7, #2]
 8007364:	041a      	lsls	r2, r3, #16
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	619a      	str	r2, [r3, #24]
}
 800736a:	bf00      	nop
 800736c:	370c      	adds	r7, #12
 800736e:	46bd      	mov	sp, r7
 8007370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007374:	4770      	bx	lr
	...

08007378 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b086      	sub	sp, #24
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d101      	bne.n	800738a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	e267      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f003 0301 	and.w	r3, r3, #1
 8007392:	2b00      	cmp	r3, #0
 8007394:	d075      	beq.n	8007482 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007396:	4b88      	ldr	r3, [pc, #544]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f003 030c 	and.w	r3, r3, #12
 800739e:	2b04      	cmp	r3, #4
 80073a0:	d00c      	beq.n	80073bc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80073a2:	4b85      	ldr	r3, [pc, #532]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80073aa:	2b08      	cmp	r3, #8
 80073ac:	d112      	bne.n	80073d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80073ae:	4b82      	ldr	r3, [pc, #520]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073ba:	d10b      	bne.n	80073d4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073bc:	4b7e      	ldr	r3, [pc, #504]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d05b      	beq.n	8007480 <HAL_RCC_OscConfig+0x108>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d157      	bne.n	8007480 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e242      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073dc:	d106      	bne.n	80073ec <HAL_RCC_OscConfig+0x74>
 80073de:	4b76      	ldr	r3, [pc, #472]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a75      	ldr	r2, [pc, #468]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 80073e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073e8:	6013      	str	r3, [r2, #0]
 80073ea:	e01d      	b.n	8007428 <HAL_RCC_OscConfig+0xb0>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80073f4:	d10c      	bne.n	8007410 <HAL_RCC_OscConfig+0x98>
 80073f6:	4b70      	ldr	r3, [pc, #448]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a6f      	ldr	r2, [pc, #444]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 80073fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007400:	6013      	str	r3, [r2, #0]
 8007402:	4b6d      	ldr	r3, [pc, #436]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a6c      	ldr	r2, [pc, #432]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 8007408:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800740c:	6013      	str	r3, [r2, #0]
 800740e:	e00b      	b.n	8007428 <HAL_RCC_OscConfig+0xb0>
 8007410:	4b69      	ldr	r3, [pc, #420]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a68      	ldr	r2, [pc, #416]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 8007416:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800741a:	6013      	str	r3, [r2, #0]
 800741c:	4b66      	ldr	r3, [pc, #408]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a65      	ldr	r2, [pc, #404]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 8007422:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007426:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d013      	beq.n	8007458 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007430:	f7fd fea0 	bl	8005174 <HAL_GetTick>
 8007434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007436:	e008      	b.n	800744a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007438:	f7fd fe9c 	bl	8005174 <HAL_GetTick>
 800743c:	4602      	mov	r2, r0
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	2b64      	cmp	r3, #100	; 0x64
 8007444:	d901      	bls.n	800744a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007446:	2303      	movs	r3, #3
 8007448:	e207      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800744a:	4b5b      	ldr	r3, [pc, #364]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007452:	2b00      	cmp	r3, #0
 8007454:	d0f0      	beq.n	8007438 <HAL_RCC_OscConfig+0xc0>
 8007456:	e014      	b.n	8007482 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007458:	f7fd fe8c 	bl	8005174 <HAL_GetTick>
 800745c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800745e:	e008      	b.n	8007472 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007460:	f7fd fe88 	bl	8005174 <HAL_GetTick>
 8007464:	4602      	mov	r2, r0
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	1ad3      	subs	r3, r2, r3
 800746a:	2b64      	cmp	r3, #100	; 0x64
 800746c:	d901      	bls.n	8007472 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800746e:	2303      	movs	r3, #3
 8007470:	e1f3      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007472:	4b51      	ldr	r3, [pc, #324]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1f0      	bne.n	8007460 <HAL_RCC_OscConfig+0xe8>
 800747e:	e000      	b.n	8007482 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f003 0302 	and.w	r3, r3, #2
 800748a:	2b00      	cmp	r3, #0
 800748c:	d063      	beq.n	8007556 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800748e:	4b4a      	ldr	r3, [pc, #296]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	f003 030c 	and.w	r3, r3, #12
 8007496:	2b00      	cmp	r3, #0
 8007498:	d00b      	beq.n	80074b2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800749a:	4b47      	ldr	r3, [pc, #284]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80074a2:	2b08      	cmp	r3, #8
 80074a4:	d11c      	bne.n	80074e0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80074a6:	4b44      	ldr	r3, [pc, #272]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d116      	bne.n	80074e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074b2:	4b41      	ldr	r3, [pc, #260]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 0302 	and.w	r3, r3, #2
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d005      	beq.n	80074ca <HAL_RCC_OscConfig+0x152>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d001      	beq.n	80074ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	e1c7      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074ca:	4b3b      	ldr	r3, [pc, #236]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	00db      	lsls	r3, r3, #3
 80074d8:	4937      	ldr	r1, [pc, #220]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 80074da:	4313      	orrs	r3, r2
 80074dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074de:	e03a      	b.n	8007556 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d020      	beq.n	800752a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80074e8:	4b34      	ldr	r3, [pc, #208]	; (80075bc <HAL_RCC_OscConfig+0x244>)
 80074ea:	2201      	movs	r2, #1
 80074ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074ee:	f7fd fe41 	bl	8005174 <HAL_GetTick>
 80074f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074f4:	e008      	b.n	8007508 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80074f6:	f7fd fe3d 	bl	8005174 <HAL_GetTick>
 80074fa:	4602      	mov	r2, r0
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	1ad3      	subs	r3, r2, r3
 8007500:	2b02      	cmp	r3, #2
 8007502:	d901      	bls.n	8007508 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007504:	2303      	movs	r3, #3
 8007506:	e1a8      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007508:	4b2b      	ldr	r3, [pc, #172]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f003 0302 	and.w	r3, r3, #2
 8007510:	2b00      	cmp	r3, #0
 8007512:	d0f0      	beq.n	80074f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007514:	4b28      	ldr	r3, [pc, #160]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	691b      	ldr	r3, [r3, #16]
 8007520:	00db      	lsls	r3, r3, #3
 8007522:	4925      	ldr	r1, [pc, #148]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 8007524:	4313      	orrs	r3, r2
 8007526:	600b      	str	r3, [r1, #0]
 8007528:	e015      	b.n	8007556 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800752a:	4b24      	ldr	r3, [pc, #144]	; (80075bc <HAL_RCC_OscConfig+0x244>)
 800752c:	2200      	movs	r2, #0
 800752e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007530:	f7fd fe20 	bl	8005174 <HAL_GetTick>
 8007534:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007536:	e008      	b.n	800754a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007538:	f7fd fe1c 	bl	8005174 <HAL_GetTick>
 800753c:	4602      	mov	r2, r0
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	1ad3      	subs	r3, r2, r3
 8007542:	2b02      	cmp	r3, #2
 8007544:	d901      	bls.n	800754a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e187      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800754a:	4b1b      	ldr	r3, [pc, #108]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 0302 	and.w	r3, r3, #2
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1f0      	bne.n	8007538 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 0308 	and.w	r3, r3, #8
 800755e:	2b00      	cmp	r3, #0
 8007560:	d036      	beq.n	80075d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	695b      	ldr	r3, [r3, #20]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d016      	beq.n	8007598 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800756a:	4b15      	ldr	r3, [pc, #84]	; (80075c0 <HAL_RCC_OscConfig+0x248>)
 800756c:	2201      	movs	r2, #1
 800756e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007570:	f7fd fe00 	bl	8005174 <HAL_GetTick>
 8007574:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007576:	e008      	b.n	800758a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007578:	f7fd fdfc 	bl	8005174 <HAL_GetTick>
 800757c:	4602      	mov	r2, r0
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	1ad3      	subs	r3, r2, r3
 8007582:	2b02      	cmp	r3, #2
 8007584:	d901      	bls.n	800758a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e167      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800758a:	4b0b      	ldr	r3, [pc, #44]	; (80075b8 <HAL_RCC_OscConfig+0x240>)
 800758c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800758e:	f003 0302 	and.w	r3, r3, #2
 8007592:	2b00      	cmp	r3, #0
 8007594:	d0f0      	beq.n	8007578 <HAL_RCC_OscConfig+0x200>
 8007596:	e01b      	b.n	80075d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007598:	4b09      	ldr	r3, [pc, #36]	; (80075c0 <HAL_RCC_OscConfig+0x248>)
 800759a:	2200      	movs	r2, #0
 800759c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800759e:	f7fd fde9 	bl	8005174 <HAL_GetTick>
 80075a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80075a4:	e00e      	b.n	80075c4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80075a6:	f7fd fde5 	bl	8005174 <HAL_GetTick>
 80075aa:	4602      	mov	r2, r0
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	1ad3      	subs	r3, r2, r3
 80075b0:	2b02      	cmp	r3, #2
 80075b2:	d907      	bls.n	80075c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80075b4:	2303      	movs	r3, #3
 80075b6:	e150      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
 80075b8:	40023800 	.word	0x40023800
 80075bc:	42470000 	.word	0x42470000
 80075c0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80075c4:	4b88      	ldr	r3, [pc, #544]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 80075c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075c8:	f003 0302 	and.w	r3, r3, #2
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1ea      	bne.n	80075a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f003 0304 	and.w	r3, r3, #4
 80075d8:	2b00      	cmp	r3, #0
 80075da:	f000 8097 	beq.w	800770c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075de:	2300      	movs	r3, #0
 80075e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075e2:	4b81      	ldr	r3, [pc, #516]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 80075e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d10f      	bne.n	800760e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075ee:	2300      	movs	r3, #0
 80075f0:	60bb      	str	r3, [r7, #8]
 80075f2:	4b7d      	ldr	r3, [pc, #500]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 80075f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f6:	4a7c      	ldr	r2, [pc, #496]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 80075f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075fc:	6413      	str	r3, [r2, #64]	; 0x40
 80075fe:	4b7a      	ldr	r3, [pc, #488]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 8007600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007606:	60bb      	str	r3, [r7, #8]
 8007608:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800760a:	2301      	movs	r3, #1
 800760c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800760e:	4b77      	ldr	r3, [pc, #476]	; (80077ec <HAL_RCC_OscConfig+0x474>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007616:	2b00      	cmp	r3, #0
 8007618:	d118      	bne.n	800764c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800761a:	4b74      	ldr	r3, [pc, #464]	; (80077ec <HAL_RCC_OscConfig+0x474>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a73      	ldr	r2, [pc, #460]	; (80077ec <HAL_RCC_OscConfig+0x474>)
 8007620:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007624:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007626:	f7fd fda5 	bl	8005174 <HAL_GetTick>
 800762a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800762c:	e008      	b.n	8007640 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800762e:	f7fd fda1 	bl	8005174 <HAL_GetTick>
 8007632:	4602      	mov	r2, r0
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	1ad3      	subs	r3, r2, r3
 8007638:	2b02      	cmp	r3, #2
 800763a:	d901      	bls.n	8007640 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800763c:	2303      	movs	r3, #3
 800763e:	e10c      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007640:	4b6a      	ldr	r3, [pc, #424]	; (80077ec <HAL_RCC_OscConfig+0x474>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007648:	2b00      	cmp	r3, #0
 800764a:	d0f0      	beq.n	800762e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	689b      	ldr	r3, [r3, #8]
 8007650:	2b01      	cmp	r3, #1
 8007652:	d106      	bne.n	8007662 <HAL_RCC_OscConfig+0x2ea>
 8007654:	4b64      	ldr	r3, [pc, #400]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 8007656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007658:	4a63      	ldr	r2, [pc, #396]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 800765a:	f043 0301 	orr.w	r3, r3, #1
 800765e:	6713      	str	r3, [r2, #112]	; 0x70
 8007660:	e01c      	b.n	800769c <HAL_RCC_OscConfig+0x324>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	2b05      	cmp	r3, #5
 8007668:	d10c      	bne.n	8007684 <HAL_RCC_OscConfig+0x30c>
 800766a:	4b5f      	ldr	r3, [pc, #380]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 800766c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800766e:	4a5e      	ldr	r2, [pc, #376]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 8007670:	f043 0304 	orr.w	r3, r3, #4
 8007674:	6713      	str	r3, [r2, #112]	; 0x70
 8007676:	4b5c      	ldr	r3, [pc, #368]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 8007678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800767a:	4a5b      	ldr	r2, [pc, #364]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 800767c:	f043 0301 	orr.w	r3, r3, #1
 8007680:	6713      	str	r3, [r2, #112]	; 0x70
 8007682:	e00b      	b.n	800769c <HAL_RCC_OscConfig+0x324>
 8007684:	4b58      	ldr	r3, [pc, #352]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 8007686:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007688:	4a57      	ldr	r2, [pc, #348]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 800768a:	f023 0301 	bic.w	r3, r3, #1
 800768e:	6713      	str	r3, [r2, #112]	; 0x70
 8007690:	4b55      	ldr	r3, [pc, #340]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 8007692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007694:	4a54      	ldr	r2, [pc, #336]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 8007696:	f023 0304 	bic.w	r3, r3, #4
 800769a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d015      	beq.n	80076d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076a4:	f7fd fd66 	bl	8005174 <HAL_GetTick>
 80076a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076aa:	e00a      	b.n	80076c2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80076ac:	f7fd fd62 	bl	8005174 <HAL_GetTick>
 80076b0:	4602      	mov	r2, r0
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	1ad3      	subs	r3, r2, r3
 80076b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d901      	bls.n	80076c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80076be:	2303      	movs	r3, #3
 80076c0:	e0cb      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076c2:	4b49      	ldr	r3, [pc, #292]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 80076c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076c6:	f003 0302 	and.w	r3, r3, #2
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d0ee      	beq.n	80076ac <HAL_RCC_OscConfig+0x334>
 80076ce:	e014      	b.n	80076fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076d0:	f7fd fd50 	bl	8005174 <HAL_GetTick>
 80076d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076d6:	e00a      	b.n	80076ee <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80076d8:	f7fd fd4c 	bl	8005174 <HAL_GetTick>
 80076dc:	4602      	mov	r2, r0
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	1ad3      	subs	r3, r2, r3
 80076e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d901      	bls.n	80076ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80076ea:	2303      	movs	r3, #3
 80076ec:	e0b5      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076ee:	4b3e      	ldr	r3, [pc, #248]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 80076f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076f2:	f003 0302 	and.w	r3, r3, #2
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d1ee      	bne.n	80076d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80076fa:	7dfb      	ldrb	r3, [r7, #23]
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d105      	bne.n	800770c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007700:	4b39      	ldr	r3, [pc, #228]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 8007702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007704:	4a38      	ldr	r2, [pc, #224]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 8007706:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800770a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	699b      	ldr	r3, [r3, #24]
 8007710:	2b00      	cmp	r3, #0
 8007712:	f000 80a1 	beq.w	8007858 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007716:	4b34      	ldr	r3, [pc, #208]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	f003 030c 	and.w	r3, r3, #12
 800771e:	2b08      	cmp	r3, #8
 8007720:	d05c      	beq.n	80077dc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	699b      	ldr	r3, [r3, #24]
 8007726:	2b02      	cmp	r3, #2
 8007728:	d141      	bne.n	80077ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800772a:	4b31      	ldr	r3, [pc, #196]	; (80077f0 <HAL_RCC_OscConfig+0x478>)
 800772c:	2200      	movs	r2, #0
 800772e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007730:	f7fd fd20 	bl	8005174 <HAL_GetTick>
 8007734:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007736:	e008      	b.n	800774a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007738:	f7fd fd1c 	bl	8005174 <HAL_GetTick>
 800773c:	4602      	mov	r2, r0
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	1ad3      	subs	r3, r2, r3
 8007742:	2b02      	cmp	r3, #2
 8007744:	d901      	bls.n	800774a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007746:	2303      	movs	r3, #3
 8007748:	e087      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800774a:	4b27      	ldr	r3, [pc, #156]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007752:	2b00      	cmp	r3, #0
 8007754:	d1f0      	bne.n	8007738 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	69da      	ldr	r2, [r3, #28]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6a1b      	ldr	r3, [r3, #32]
 800775e:	431a      	orrs	r2, r3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007764:	019b      	lsls	r3, r3, #6
 8007766:	431a      	orrs	r2, r3
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800776c:	085b      	lsrs	r3, r3, #1
 800776e:	3b01      	subs	r3, #1
 8007770:	041b      	lsls	r3, r3, #16
 8007772:	431a      	orrs	r2, r3
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007778:	061b      	lsls	r3, r3, #24
 800777a:	491b      	ldr	r1, [pc, #108]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 800777c:	4313      	orrs	r3, r2
 800777e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007780:	4b1b      	ldr	r3, [pc, #108]	; (80077f0 <HAL_RCC_OscConfig+0x478>)
 8007782:	2201      	movs	r2, #1
 8007784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007786:	f7fd fcf5 	bl	8005174 <HAL_GetTick>
 800778a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800778c:	e008      	b.n	80077a0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800778e:	f7fd fcf1 	bl	8005174 <HAL_GetTick>
 8007792:	4602      	mov	r2, r0
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	1ad3      	subs	r3, r2, r3
 8007798:	2b02      	cmp	r3, #2
 800779a:	d901      	bls.n	80077a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800779c:	2303      	movs	r3, #3
 800779e:	e05c      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077a0:	4b11      	ldr	r3, [pc, #68]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d0f0      	beq.n	800778e <HAL_RCC_OscConfig+0x416>
 80077ac:	e054      	b.n	8007858 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077ae:	4b10      	ldr	r3, [pc, #64]	; (80077f0 <HAL_RCC_OscConfig+0x478>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077b4:	f7fd fcde 	bl	8005174 <HAL_GetTick>
 80077b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077ba:	e008      	b.n	80077ce <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077bc:	f7fd fcda 	bl	8005174 <HAL_GetTick>
 80077c0:	4602      	mov	r2, r0
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d901      	bls.n	80077ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80077ca:	2303      	movs	r3, #3
 80077cc:	e045      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077ce:	4b06      	ldr	r3, [pc, #24]	; (80077e8 <HAL_RCC_OscConfig+0x470>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1f0      	bne.n	80077bc <HAL_RCC_OscConfig+0x444>
 80077da:	e03d      	b.n	8007858 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	699b      	ldr	r3, [r3, #24]
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d107      	bne.n	80077f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	e038      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
 80077e8:	40023800 	.word	0x40023800
 80077ec:	40007000 	.word	0x40007000
 80077f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80077f4:	4b1b      	ldr	r3, [pc, #108]	; (8007864 <HAL_RCC_OscConfig+0x4ec>)
 80077f6:	685b      	ldr	r3, [r3, #4]
 80077f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	699b      	ldr	r3, [r3, #24]
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d028      	beq.n	8007854 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800780c:	429a      	cmp	r2, r3
 800780e:	d121      	bne.n	8007854 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800781a:	429a      	cmp	r2, r3
 800781c:	d11a      	bne.n	8007854 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800781e:	68fa      	ldr	r2, [r7, #12]
 8007820:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007824:	4013      	ands	r3, r2
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800782a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800782c:	4293      	cmp	r3, r2
 800782e:	d111      	bne.n	8007854 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800783a:	085b      	lsrs	r3, r3, #1
 800783c:	3b01      	subs	r3, #1
 800783e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007840:	429a      	cmp	r2, r3
 8007842:	d107      	bne.n	8007854 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800784e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007850:	429a      	cmp	r2, r3
 8007852:	d001      	beq.n	8007858 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	e000      	b.n	800785a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007858:	2300      	movs	r3, #0
}
 800785a:	4618      	mov	r0, r3
 800785c:	3718      	adds	r7, #24
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	40023800 	.word	0x40023800

08007868 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b084      	sub	sp, #16
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d101      	bne.n	800787c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	e0cc      	b.n	8007a16 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800787c:	4b68      	ldr	r3, [pc, #416]	; (8007a20 <HAL_RCC_ClockConfig+0x1b8>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f003 0307 	and.w	r3, r3, #7
 8007884:	683a      	ldr	r2, [r7, #0]
 8007886:	429a      	cmp	r2, r3
 8007888:	d90c      	bls.n	80078a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800788a:	4b65      	ldr	r3, [pc, #404]	; (8007a20 <HAL_RCC_ClockConfig+0x1b8>)
 800788c:	683a      	ldr	r2, [r7, #0]
 800788e:	b2d2      	uxtb	r2, r2
 8007890:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007892:	4b63      	ldr	r3, [pc, #396]	; (8007a20 <HAL_RCC_ClockConfig+0x1b8>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f003 0307 	and.w	r3, r3, #7
 800789a:	683a      	ldr	r2, [r7, #0]
 800789c:	429a      	cmp	r2, r3
 800789e:	d001      	beq.n	80078a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e0b8      	b.n	8007a16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f003 0302 	and.w	r3, r3, #2
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d020      	beq.n	80078f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f003 0304 	and.w	r3, r3, #4
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d005      	beq.n	80078c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80078bc:	4b59      	ldr	r3, [pc, #356]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	4a58      	ldr	r2, [pc, #352]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 80078c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80078c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f003 0308 	and.w	r3, r3, #8
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d005      	beq.n	80078e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80078d4:	4b53      	ldr	r3, [pc, #332]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	4a52      	ldr	r2, [pc, #328]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 80078da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80078de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078e0:	4b50      	ldr	r3, [pc, #320]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	494d      	ldr	r1, [pc, #308]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 80078ee:	4313      	orrs	r3, r2
 80078f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 0301 	and.w	r3, r3, #1
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d044      	beq.n	8007988 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	2b01      	cmp	r3, #1
 8007904:	d107      	bne.n	8007916 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007906:	4b47      	ldr	r3, [pc, #284]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800790e:	2b00      	cmp	r3, #0
 8007910:	d119      	bne.n	8007946 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	e07f      	b.n	8007a16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	2b02      	cmp	r3, #2
 800791c:	d003      	beq.n	8007926 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007922:	2b03      	cmp	r3, #3
 8007924:	d107      	bne.n	8007936 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007926:	4b3f      	ldr	r3, [pc, #252]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800792e:	2b00      	cmp	r3, #0
 8007930:	d109      	bne.n	8007946 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e06f      	b.n	8007a16 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007936:	4b3b      	ldr	r3, [pc, #236]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f003 0302 	and.w	r3, r3, #2
 800793e:	2b00      	cmp	r3, #0
 8007940:	d101      	bne.n	8007946 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007942:	2301      	movs	r3, #1
 8007944:	e067      	b.n	8007a16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007946:	4b37      	ldr	r3, [pc, #220]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	f023 0203 	bic.w	r2, r3, #3
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	4934      	ldr	r1, [pc, #208]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 8007954:	4313      	orrs	r3, r2
 8007956:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007958:	f7fd fc0c 	bl	8005174 <HAL_GetTick>
 800795c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800795e:	e00a      	b.n	8007976 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007960:	f7fd fc08 	bl	8005174 <HAL_GetTick>
 8007964:	4602      	mov	r2, r0
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	1ad3      	subs	r3, r2, r3
 800796a:	f241 3288 	movw	r2, #5000	; 0x1388
 800796e:	4293      	cmp	r3, r2
 8007970:	d901      	bls.n	8007976 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007972:	2303      	movs	r3, #3
 8007974:	e04f      	b.n	8007a16 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007976:	4b2b      	ldr	r3, [pc, #172]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	f003 020c 	and.w	r2, r3, #12
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	429a      	cmp	r2, r3
 8007986:	d1eb      	bne.n	8007960 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007988:	4b25      	ldr	r3, [pc, #148]	; (8007a20 <HAL_RCC_ClockConfig+0x1b8>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f003 0307 	and.w	r3, r3, #7
 8007990:	683a      	ldr	r2, [r7, #0]
 8007992:	429a      	cmp	r2, r3
 8007994:	d20c      	bcs.n	80079b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007996:	4b22      	ldr	r3, [pc, #136]	; (8007a20 <HAL_RCC_ClockConfig+0x1b8>)
 8007998:	683a      	ldr	r2, [r7, #0]
 800799a:	b2d2      	uxtb	r2, r2
 800799c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800799e:	4b20      	ldr	r3, [pc, #128]	; (8007a20 <HAL_RCC_ClockConfig+0x1b8>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f003 0307 	and.w	r3, r3, #7
 80079a6:	683a      	ldr	r2, [r7, #0]
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d001      	beq.n	80079b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e032      	b.n	8007a16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f003 0304 	and.w	r3, r3, #4
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d008      	beq.n	80079ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80079bc:	4b19      	ldr	r3, [pc, #100]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	68db      	ldr	r3, [r3, #12]
 80079c8:	4916      	ldr	r1, [pc, #88]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 80079ca:	4313      	orrs	r3, r2
 80079cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f003 0308 	and.w	r3, r3, #8
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d009      	beq.n	80079ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80079da:	4b12      	ldr	r3, [pc, #72]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	691b      	ldr	r3, [r3, #16]
 80079e6:	00db      	lsls	r3, r3, #3
 80079e8:	490e      	ldr	r1, [pc, #56]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 80079ea:	4313      	orrs	r3, r2
 80079ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80079ee:	f000 f821 	bl	8007a34 <HAL_RCC_GetSysClockFreq>
 80079f2:	4602      	mov	r2, r0
 80079f4:	4b0b      	ldr	r3, [pc, #44]	; (8007a24 <HAL_RCC_ClockConfig+0x1bc>)
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	091b      	lsrs	r3, r3, #4
 80079fa:	f003 030f 	and.w	r3, r3, #15
 80079fe:	490a      	ldr	r1, [pc, #40]	; (8007a28 <HAL_RCC_ClockConfig+0x1c0>)
 8007a00:	5ccb      	ldrb	r3, [r1, r3]
 8007a02:	fa22 f303 	lsr.w	r3, r2, r3
 8007a06:	4a09      	ldr	r2, [pc, #36]	; (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 8007a08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007a0a:	4b09      	ldr	r3, [pc, #36]	; (8007a30 <HAL_RCC_ClockConfig+0x1c8>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f7fd f982 	bl	8004d18 <HAL_InitTick>

  return HAL_OK;
 8007a14:	2300      	movs	r3, #0
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3710      	adds	r7, #16
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
 8007a1e:	bf00      	nop
 8007a20:	40023c00 	.word	0x40023c00
 8007a24:	40023800 	.word	0x40023800
 8007a28:	080112e8 	.word	0x080112e8
 8007a2c:	2000000c 	.word	0x2000000c
 8007a30:	20000010 	.word	0x20000010

08007a34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a38:	b094      	sub	sp, #80	; 0x50
 8007a3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	647b      	str	r3, [r7, #68]	; 0x44
 8007a40:	2300      	movs	r3, #0
 8007a42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a44:	2300      	movs	r3, #0
 8007a46:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a4c:	4b79      	ldr	r3, [pc, #484]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	f003 030c 	and.w	r3, r3, #12
 8007a54:	2b08      	cmp	r3, #8
 8007a56:	d00d      	beq.n	8007a74 <HAL_RCC_GetSysClockFreq+0x40>
 8007a58:	2b08      	cmp	r3, #8
 8007a5a:	f200 80e1 	bhi.w	8007c20 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d002      	beq.n	8007a68 <HAL_RCC_GetSysClockFreq+0x34>
 8007a62:	2b04      	cmp	r3, #4
 8007a64:	d003      	beq.n	8007a6e <HAL_RCC_GetSysClockFreq+0x3a>
 8007a66:	e0db      	b.n	8007c20 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007a68:	4b73      	ldr	r3, [pc, #460]	; (8007c38 <HAL_RCC_GetSysClockFreq+0x204>)
 8007a6a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007a6c:	e0db      	b.n	8007c26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007a6e:	4b73      	ldr	r3, [pc, #460]	; (8007c3c <HAL_RCC_GetSysClockFreq+0x208>)
 8007a70:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007a72:	e0d8      	b.n	8007c26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007a74:	4b6f      	ldr	r3, [pc, #444]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a7c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007a7e:	4b6d      	ldr	r3, [pc, #436]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d063      	beq.n	8007b52 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a8a:	4b6a      	ldr	r3, [pc, #424]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	099b      	lsrs	r3, r3, #6
 8007a90:	2200      	movs	r2, #0
 8007a92:	63bb      	str	r3, [r7, #56]	; 0x38
 8007a94:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a9c:	633b      	str	r3, [r7, #48]	; 0x30
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	637b      	str	r3, [r7, #52]	; 0x34
 8007aa2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007aa6:	4622      	mov	r2, r4
 8007aa8:	462b      	mov	r3, r5
 8007aaa:	f04f 0000 	mov.w	r0, #0
 8007aae:	f04f 0100 	mov.w	r1, #0
 8007ab2:	0159      	lsls	r1, r3, #5
 8007ab4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ab8:	0150      	lsls	r0, r2, #5
 8007aba:	4602      	mov	r2, r0
 8007abc:	460b      	mov	r3, r1
 8007abe:	4621      	mov	r1, r4
 8007ac0:	1a51      	subs	r1, r2, r1
 8007ac2:	6139      	str	r1, [r7, #16]
 8007ac4:	4629      	mov	r1, r5
 8007ac6:	eb63 0301 	sbc.w	r3, r3, r1
 8007aca:	617b      	str	r3, [r7, #20]
 8007acc:	f04f 0200 	mov.w	r2, #0
 8007ad0:	f04f 0300 	mov.w	r3, #0
 8007ad4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ad8:	4659      	mov	r1, fp
 8007ada:	018b      	lsls	r3, r1, #6
 8007adc:	4651      	mov	r1, sl
 8007ade:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007ae2:	4651      	mov	r1, sl
 8007ae4:	018a      	lsls	r2, r1, #6
 8007ae6:	4651      	mov	r1, sl
 8007ae8:	ebb2 0801 	subs.w	r8, r2, r1
 8007aec:	4659      	mov	r1, fp
 8007aee:	eb63 0901 	sbc.w	r9, r3, r1
 8007af2:	f04f 0200 	mov.w	r2, #0
 8007af6:	f04f 0300 	mov.w	r3, #0
 8007afa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007afe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b06:	4690      	mov	r8, r2
 8007b08:	4699      	mov	r9, r3
 8007b0a:	4623      	mov	r3, r4
 8007b0c:	eb18 0303 	adds.w	r3, r8, r3
 8007b10:	60bb      	str	r3, [r7, #8]
 8007b12:	462b      	mov	r3, r5
 8007b14:	eb49 0303 	adc.w	r3, r9, r3
 8007b18:	60fb      	str	r3, [r7, #12]
 8007b1a:	f04f 0200 	mov.w	r2, #0
 8007b1e:	f04f 0300 	mov.w	r3, #0
 8007b22:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007b26:	4629      	mov	r1, r5
 8007b28:	024b      	lsls	r3, r1, #9
 8007b2a:	4621      	mov	r1, r4
 8007b2c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007b30:	4621      	mov	r1, r4
 8007b32:	024a      	lsls	r2, r1, #9
 8007b34:	4610      	mov	r0, r2
 8007b36:	4619      	mov	r1, r3
 8007b38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007b3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007b40:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007b44:	f7f9 f880 	bl	8000c48 <__aeabi_uldivmod>
 8007b48:	4602      	mov	r2, r0
 8007b4a:	460b      	mov	r3, r1
 8007b4c:	4613      	mov	r3, r2
 8007b4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b50:	e058      	b.n	8007c04 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b52:	4b38      	ldr	r3, [pc, #224]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	099b      	lsrs	r3, r3, #6
 8007b58:	2200      	movs	r2, #0
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	4611      	mov	r1, r2
 8007b5e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007b62:	623b      	str	r3, [r7, #32]
 8007b64:	2300      	movs	r3, #0
 8007b66:	627b      	str	r3, [r7, #36]	; 0x24
 8007b68:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007b6c:	4642      	mov	r2, r8
 8007b6e:	464b      	mov	r3, r9
 8007b70:	f04f 0000 	mov.w	r0, #0
 8007b74:	f04f 0100 	mov.w	r1, #0
 8007b78:	0159      	lsls	r1, r3, #5
 8007b7a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007b7e:	0150      	lsls	r0, r2, #5
 8007b80:	4602      	mov	r2, r0
 8007b82:	460b      	mov	r3, r1
 8007b84:	4641      	mov	r1, r8
 8007b86:	ebb2 0a01 	subs.w	sl, r2, r1
 8007b8a:	4649      	mov	r1, r9
 8007b8c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007b90:	f04f 0200 	mov.w	r2, #0
 8007b94:	f04f 0300 	mov.w	r3, #0
 8007b98:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007b9c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007ba0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007ba4:	ebb2 040a 	subs.w	r4, r2, sl
 8007ba8:	eb63 050b 	sbc.w	r5, r3, fp
 8007bac:	f04f 0200 	mov.w	r2, #0
 8007bb0:	f04f 0300 	mov.w	r3, #0
 8007bb4:	00eb      	lsls	r3, r5, #3
 8007bb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007bba:	00e2      	lsls	r2, r4, #3
 8007bbc:	4614      	mov	r4, r2
 8007bbe:	461d      	mov	r5, r3
 8007bc0:	4643      	mov	r3, r8
 8007bc2:	18e3      	adds	r3, r4, r3
 8007bc4:	603b      	str	r3, [r7, #0]
 8007bc6:	464b      	mov	r3, r9
 8007bc8:	eb45 0303 	adc.w	r3, r5, r3
 8007bcc:	607b      	str	r3, [r7, #4]
 8007bce:	f04f 0200 	mov.w	r2, #0
 8007bd2:	f04f 0300 	mov.w	r3, #0
 8007bd6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007bda:	4629      	mov	r1, r5
 8007bdc:	028b      	lsls	r3, r1, #10
 8007bde:	4621      	mov	r1, r4
 8007be0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007be4:	4621      	mov	r1, r4
 8007be6:	028a      	lsls	r2, r1, #10
 8007be8:	4610      	mov	r0, r2
 8007bea:	4619      	mov	r1, r3
 8007bec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007bee:	2200      	movs	r2, #0
 8007bf0:	61bb      	str	r3, [r7, #24]
 8007bf2:	61fa      	str	r2, [r7, #28]
 8007bf4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007bf8:	f7f9 f826 	bl	8000c48 <__aeabi_uldivmod>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	460b      	mov	r3, r1
 8007c00:	4613      	mov	r3, r2
 8007c02:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007c04:	4b0b      	ldr	r3, [pc, #44]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	0c1b      	lsrs	r3, r3, #16
 8007c0a:	f003 0303 	and.w	r3, r3, #3
 8007c0e:	3301      	adds	r3, #1
 8007c10:	005b      	lsls	r3, r3, #1
 8007c12:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007c14:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007c16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c1c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007c1e:	e002      	b.n	8007c26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007c20:	4b05      	ldr	r3, [pc, #20]	; (8007c38 <HAL_RCC_GetSysClockFreq+0x204>)
 8007c22:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007c24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007c26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3750      	adds	r7, #80	; 0x50
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c32:	bf00      	nop
 8007c34:	40023800 	.word	0x40023800
 8007c38:	00f42400 	.word	0x00f42400
 8007c3c:	007a1200 	.word	0x007a1200

08007c40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c40:	b480      	push	{r7}
 8007c42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c44:	4b03      	ldr	r3, [pc, #12]	; (8007c54 <HAL_RCC_GetHCLKFreq+0x14>)
 8007c46:	681b      	ldr	r3, [r3, #0]
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	2000000c 	.word	0x2000000c

08007c58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007c5c:	f7ff fff0 	bl	8007c40 <HAL_RCC_GetHCLKFreq>
 8007c60:	4602      	mov	r2, r0
 8007c62:	4b05      	ldr	r3, [pc, #20]	; (8007c78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	0a9b      	lsrs	r3, r3, #10
 8007c68:	f003 0307 	and.w	r3, r3, #7
 8007c6c:	4903      	ldr	r1, [pc, #12]	; (8007c7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c6e:	5ccb      	ldrb	r3, [r1, r3]
 8007c70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	40023800 	.word	0x40023800
 8007c7c:	080112f8 	.word	0x080112f8

08007c80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007c84:	f7ff ffdc 	bl	8007c40 <HAL_RCC_GetHCLKFreq>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	4b05      	ldr	r3, [pc, #20]	; (8007ca0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	0b5b      	lsrs	r3, r3, #13
 8007c90:	f003 0307 	and.w	r3, r3, #7
 8007c94:	4903      	ldr	r1, [pc, #12]	; (8007ca4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c96:	5ccb      	ldrb	r3, [r1, r3]
 8007c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	bd80      	pop	{r7, pc}
 8007ca0:	40023800 	.word	0x40023800
 8007ca4:	080112f8 	.word	0x080112f8

08007ca8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b083      	sub	sp, #12
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	220f      	movs	r2, #15
 8007cb6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007cb8:	4b12      	ldr	r3, [pc, #72]	; (8007d04 <HAL_RCC_GetClockConfig+0x5c>)
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	f003 0203 	and.w	r2, r3, #3
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007cc4:	4b0f      	ldr	r3, [pc, #60]	; (8007d04 <HAL_RCC_GetClockConfig+0x5c>)
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007cd0:	4b0c      	ldr	r3, [pc, #48]	; (8007d04 <HAL_RCC_GetClockConfig+0x5c>)
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007cdc:	4b09      	ldr	r3, [pc, #36]	; (8007d04 <HAL_RCC_GetClockConfig+0x5c>)
 8007cde:	689b      	ldr	r3, [r3, #8]
 8007ce0:	08db      	lsrs	r3, r3, #3
 8007ce2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007cea:	4b07      	ldr	r3, [pc, #28]	; (8007d08 <HAL_RCC_GetClockConfig+0x60>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f003 0207 	and.w	r2, r3, #7
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	601a      	str	r2, [r3, #0]
}
 8007cf6:	bf00      	nop
 8007cf8:	370c      	adds	r7, #12
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	40023800 	.word	0x40023800
 8007d08:	40023c00 	.word	0x40023c00

08007d0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b082      	sub	sp, #8
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d101      	bne.n	8007d1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	e041      	b.n	8007da2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d106      	bne.n	8007d38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f7fc fdf4 	bl	8004920 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2202      	movs	r2, #2
 8007d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681a      	ldr	r2, [r3, #0]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	3304      	adds	r3, #4
 8007d48:	4619      	mov	r1, r3
 8007d4a:	4610      	mov	r0, r2
 8007d4c:	f000 fdae 	bl	80088ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2201      	movs	r2, #1
 8007d94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007da0:	2300      	movs	r3, #0
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3708      	adds	r7, #8
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}
	...

08007dac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b085      	sub	sp, #20
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d001      	beq.n	8007dc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e04e      	b.n	8007e62 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2202      	movs	r2, #2
 8007dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	68da      	ldr	r2, [r3, #12]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f042 0201 	orr.w	r2, r2, #1
 8007dda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a23      	ldr	r2, [pc, #140]	; (8007e70 <HAL_TIM_Base_Start_IT+0xc4>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d022      	beq.n	8007e2c <HAL_TIM_Base_Start_IT+0x80>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dee:	d01d      	beq.n	8007e2c <HAL_TIM_Base_Start_IT+0x80>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a1f      	ldr	r2, [pc, #124]	; (8007e74 <HAL_TIM_Base_Start_IT+0xc8>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d018      	beq.n	8007e2c <HAL_TIM_Base_Start_IT+0x80>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a1e      	ldr	r2, [pc, #120]	; (8007e78 <HAL_TIM_Base_Start_IT+0xcc>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d013      	beq.n	8007e2c <HAL_TIM_Base_Start_IT+0x80>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a1c      	ldr	r2, [pc, #112]	; (8007e7c <HAL_TIM_Base_Start_IT+0xd0>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d00e      	beq.n	8007e2c <HAL_TIM_Base_Start_IT+0x80>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a1b      	ldr	r2, [pc, #108]	; (8007e80 <HAL_TIM_Base_Start_IT+0xd4>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d009      	beq.n	8007e2c <HAL_TIM_Base_Start_IT+0x80>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a19      	ldr	r2, [pc, #100]	; (8007e84 <HAL_TIM_Base_Start_IT+0xd8>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d004      	beq.n	8007e2c <HAL_TIM_Base_Start_IT+0x80>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a18      	ldr	r2, [pc, #96]	; (8007e88 <HAL_TIM_Base_Start_IT+0xdc>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d111      	bne.n	8007e50 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	689b      	ldr	r3, [r3, #8]
 8007e32:	f003 0307 	and.w	r3, r3, #7
 8007e36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2b06      	cmp	r3, #6
 8007e3c:	d010      	beq.n	8007e60 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	681a      	ldr	r2, [r3, #0]
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f042 0201 	orr.w	r2, r2, #1
 8007e4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e4e:	e007      	b.n	8007e60 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f042 0201 	orr.w	r2, r2, #1
 8007e5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e60:	2300      	movs	r3, #0
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3714      	adds	r7, #20
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr
 8007e6e:	bf00      	nop
 8007e70:	40010000 	.word	0x40010000
 8007e74:	40000400 	.word	0x40000400
 8007e78:	40000800 	.word	0x40000800
 8007e7c:	40000c00 	.word	0x40000c00
 8007e80:	40010400 	.word	0x40010400
 8007e84:	40014000 	.word	0x40014000
 8007e88:	40001800 	.word	0x40001800

08007e8c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b082      	sub	sp, #8
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d101      	bne.n	8007e9e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e041      	b.n	8007f22 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d106      	bne.n	8007eb8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 f839 	bl	8007f2a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2202      	movs	r2, #2
 8007ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	3304      	adds	r3, #4
 8007ec8:	4619      	mov	r1, r3
 8007eca:	4610      	mov	r0, r2
 8007ecc:	f000 fcee 	bl	80088ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2201      	movs	r2, #1
 8007efc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2201      	movs	r2, #1
 8007f04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2201      	movs	r2, #1
 8007f14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f20:	2300      	movs	r3, #0
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	3708      	adds	r7, #8
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}

08007f2a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007f2a:	b480      	push	{r7}
 8007f2c:	b083      	sub	sp, #12
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007f32:	bf00      	nop
 8007f34:	370c      	adds	r7, #12
 8007f36:	46bd      	mov	sp, r7
 8007f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3c:	4770      	bx	lr
	...

08007f40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b084      	sub	sp, #16
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d109      	bne.n	8007f64 <HAL_TIM_PWM_Start+0x24>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	bf14      	ite	ne
 8007f5c:	2301      	movne	r3, #1
 8007f5e:	2300      	moveq	r3, #0
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	e022      	b.n	8007faa <HAL_TIM_PWM_Start+0x6a>
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	2b04      	cmp	r3, #4
 8007f68:	d109      	bne.n	8007f7e <HAL_TIM_PWM_Start+0x3e>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	bf14      	ite	ne
 8007f76:	2301      	movne	r3, #1
 8007f78:	2300      	moveq	r3, #0
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	e015      	b.n	8007faa <HAL_TIM_PWM_Start+0x6a>
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	2b08      	cmp	r3, #8
 8007f82:	d109      	bne.n	8007f98 <HAL_TIM_PWM_Start+0x58>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	bf14      	ite	ne
 8007f90:	2301      	movne	r3, #1
 8007f92:	2300      	moveq	r3, #0
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	e008      	b.n	8007faa <HAL_TIM_PWM_Start+0x6a>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f9e:	b2db      	uxtb	r3, r3
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	bf14      	ite	ne
 8007fa4:	2301      	movne	r3, #1
 8007fa6:	2300      	moveq	r3, #0
 8007fa8:	b2db      	uxtb	r3, r3
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d001      	beq.n	8007fb2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e07c      	b.n	80080ac <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d104      	bne.n	8007fc2 <HAL_TIM_PWM_Start+0x82>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2202      	movs	r2, #2
 8007fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fc0:	e013      	b.n	8007fea <HAL_TIM_PWM_Start+0xaa>
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	2b04      	cmp	r3, #4
 8007fc6:	d104      	bne.n	8007fd2 <HAL_TIM_PWM_Start+0x92>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2202      	movs	r2, #2
 8007fcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007fd0:	e00b      	b.n	8007fea <HAL_TIM_PWM_Start+0xaa>
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	2b08      	cmp	r3, #8
 8007fd6:	d104      	bne.n	8007fe2 <HAL_TIM_PWM_Start+0xa2>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2202      	movs	r2, #2
 8007fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fe0:	e003      	b.n	8007fea <HAL_TIM_PWM_Start+0xaa>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2202      	movs	r2, #2
 8007fe6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	6839      	ldr	r1, [r7, #0]
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f000 ff44 	bl	8008e80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a2d      	ldr	r2, [pc, #180]	; (80080b4 <HAL_TIM_PWM_Start+0x174>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d004      	beq.n	800800c <HAL_TIM_PWM_Start+0xcc>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a2c      	ldr	r2, [pc, #176]	; (80080b8 <HAL_TIM_PWM_Start+0x178>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d101      	bne.n	8008010 <HAL_TIM_PWM_Start+0xd0>
 800800c:	2301      	movs	r3, #1
 800800e:	e000      	b.n	8008012 <HAL_TIM_PWM_Start+0xd2>
 8008010:	2300      	movs	r3, #0
 8008012:	2b00      	cmp	r3, #0
 8008014:	d007      	beq.n	8008026 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008024:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a22      	ldr	r2, [pc, #136]	; (80080b4 <HAL_TIM_PWM_Start+0x174>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d022      	beq.n	8008076 <HAL_TIM_PWM_Start+0x136>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008038:	d01d      	beq.n	8008076 <HAL_TIM_PWM_Start+0x136>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a1f      	ldr	r2, [pc, #124]	; (80080bc <HAL_TIM_PWM_Start+0x17c>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d018      	beq.n	8008076 <HAL_TIM_PWM_Start+0x136>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a1d      	ldr	r2, [pc, #116]	; (80080c0 <HAL_TIM_PWM_Start+0x180>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d013      	beq.n	8008076 <HAL_TIM_PWM_Start+0x136>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a1c      	ldr	r2, [pc, #112]	; (80080c4 <HAL_TIM_PWM_Start+0x184>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d00e      	beq.n	8008076 <HAL_TIM_PWM_Start+0x136>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a16      	ldr	r2, [pc, #88]	; (80080b8 <HAL_TIM_PWM_Start+0x178>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d009      	beq.n	8008076 <HAL_TIM_PWM_Start+0x136>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a18      	ldr	r2, [pc, #96]	; (80080c8 <HAL_TIM_PWM_Start+0x188>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d004      	beq.n	8008076 <HAL_TIM_PWM_Start+0x136>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a16      	ldr	r2, [pc, #88]	; (80080cc <HAL_TIM_PWM_Start+0x18c>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d111      	bne.n	800809a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	689b      	ldr	r3, [r3, #8]
 800807c:	f003 0307 	and.w	r3, r3, #7
 8008080:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	2b06      	cmp	r3, #6
 8008086:	d010      	beq.n	80080aa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f042 0201 	orr.w	r2, r2, #1
 8008096:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008098:	e007      	b.n	80080aa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	681a      	ldr	r2, [r3, #0]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f042 0201 	orr.w	r2, r2, #1
 80080a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80080aa:	2300      	movs	r3, #0
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3710      	adds	r7, #16
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}
 80080b4:	40010000 	.word	0x40010000
 80080b8:	40010400 	.word	0x40010400
 80080bc:	40000400 	.word	0x40000400
 80080c0:	40000800 	.word	0x40000800
 80080c4:	40000c00 	.word	0x40000c00
 80080c8:	40014000 	.word	0x40014000
 80080cc:	40001800 	.word	0x40001800

080080d0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b086      	sub	sp, #24
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d101      	bne.n	80080e4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e097      	b.n	8008214 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080ea:	b2db      	uxtb	r3, r3
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d106      	bne.n	80080fe <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f7fc fb6d 	bl	80047d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2202      	movs	r2, #2
 8008102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	687a      	ldr	r2, [r7, #4]
 800810e:	6812      	ldr	r2, [r2, #0]
 8008110:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008114:	f023 0307 	bic.w	r3, r3, #7
 8008118:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681a      	ldr	r2, [r3, #0]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	3304      	adds	r3, #4
 8008122:	4619      	mov	r1, r3
 8008124:	4610      	mov	r0, r2
 8008126:	f000 fbc1 	bl	80088ac <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	699b      	ldr	r3, [r3, #24]
 8008138:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	6a1b      	ldr	r3, [r3, #32]
 8008140:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	697a      	ldr	r2, [r7, #20]
 8008148:	4313      	orrs	r3, r2
 800814a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008152:	f023 0303 	bic.w	r3, r3, #3
 8008156:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	689a      	ldr	r2, [r3, #8]
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	699b      	ldr	r3, [r3, #24]
 8008160:	021b      	lsls	r3, r3, #8
 8008162:	4313      	orrs	r3, r2
 8008164:	693a      	ldr	r2, [r7, #16]
 8008166:	4313      	orrs	r3, r2
 8008168:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008170:	f023 030c 	bic.w	r3, r3, #12
 8008174:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800817c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008180:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	68da      	ldr	r2, [r3, #12]
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	69db      	ldr	r3, [r3, #28]
 800818a:	021b      	lsls	r3, r3, #8
 800818c:	4313      	orrs	r3, r2
 800818e:	693a      	ldr	r2, [r7, #16]
 8008190:	4313      	orrs	r3, r2
 8008192:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	691b      	ldr	r3, [r3, #16]
 8008198:	011a      	lsls	r2, r3, #4
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	6a1b      	ldr	r3, [r3, #32]
 800819e:	031b      	lsls	r3, r3, #12
 80081a0:	4313      	orrs	r3, r2
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	4313      	orrs	r3, r2
 80081a6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80081ae:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80081b6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	685a      	ldr	r2, [r3, #4]
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	695b      	ldr	r3, [r3, #20]
 80081c0:	011b      	lsls	r3, r3, #4
 80081c2:	4313      	orrs	r3, r2
 80081c4:	68fa      	ldr	r2, [r7, #12]
 80081c6:	4313      	orrs	r3, r2
 80081c8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	697a      	ldr	r2, [r7, #20]
 80081d0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	693a      	ldr	r2, [r7, #16]
 80081d8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	68fa      	ldr	r2, [r7, #12]
 80081e0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2201      	movs	r2, #1
 80081e6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2201      	movs	r2, #1
 80081ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2201      	movs	r2, #1
 80081f6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2201      	movs	r2, #1
 8008206:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2201      	movs	r2, #1
 800820e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008212:	2300      	movs	r3, #0
}
 8008214:	4618      	mov	r0, r3
 8008216:	3718      	adds	r7, #24
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}

0800821c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b084      	sub	sp, #16
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800822c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008234:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800823c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008244:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d110      	bne.n	800826e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800824c:	7bfb      	ldrb	r3, [r7, #15]
 800824e:	2b01      	cmp	r3, #1
 8008250:	d102      	bne.n	8008258 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008252:	7b7b      	ldrb	r3, [r7, #13]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d001      	beq.n	800825c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008258:	2301      	movs	r3, #1
 800825a:	e069      	b.n	8008330 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2202      	movs	r2, #2
 8008260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2202      	movs	r2, #2
 8008268:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800826c:	e031      	b.n	80082d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	2b04      	cmp	r3, #4
 8008272:	d110      	bne.n	8008296 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008274:	7bbb      	ldrb	r3, [r7, #14]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d102      	bne.n	8008280 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800827a:	7b3b      	ldrb	r3, [r7, #12]
 800827c:	2b01      	cmp	r3, #1
 800827e:	d001      	beq.n	8008284 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008280:	2301      	movs	r3, #1
 8008282:	e055      	b.n	8008330 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2202      	movs	r2, #2
 8008288:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2202      	movs	r2, #2
 8008290:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008294:	e01d      	b.n	80082d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008296:	7bfb      	ldrb	r3, [r7, #15]
 8008298:	2b01      	cmp	r3, #1
 800829a:	d108      	bne.n	80082ae <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800829c:	7bbb      	ldrb	r3, [r7, #14]
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d105      	bne.n	80082ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80082a2:	7b7b      	ldrb	r3, [r7, #13]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d102      	bne.n	80082ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80082a8:	7b3b      	ldrb	r3, [r7, #12]
 80082aa:	2b01      	cmp	r3, #1
 80082ac:	d001      	beq.n	80082b2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	e03e      	b.n	8008330 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2202      	movs	r2, #2
 80082b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2202      	movs	r2, #2
 80082be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2202      	movs	r2, #2
 80082c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2202      	movs	r2, #2
 80082ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d003      	beq.n	80082e0 <HAL_TIM_Encoder_Start+0xc4>
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	2b04      	cmp	r3, #4
 80082dc:	d008      	beq.n	80082f0 <HAL_TIM_Encoder_Start+0xd4>
 80082de:	e00f      	b.n	8008300 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2201      	movs	r2, #1
 80082e6:	2100      	movs	r1, #0
 80082e8:	4618      	mov	r0, r3
 80082ea:	f000 fdc9 	bl	8008e80 <TIM_CCxChannelCmd>
      break;
 80082ee:	e016      	b.n	800831e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	2201      	movs	r2, #1
 80082f6:	2104      	movs	r1, #4
 80082f8:	4618      	mov	r0, r3
 80082fa:	f000 fdc1 	bl	8008e80 <TIM_CCxChannelCmd>
      break;
 80082fe:	e00e      	b.n	800831e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	2201      	movs	r2, #1
 8008306:	2100      	movs	r1, #0
 8008308:	4618      	mov	r0, r3
 800830a:	f000 fdb9 	bl	8008e80 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	2201      	movs	r2, #1
 8008314:	2104      	movs	r1, #4
 8008316:	4618      	mov	r0, r3
 8008318:	f000 fdb2 	bl	8008e80 <TIM_CCxChannelCmd>
      break;
 800831c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	681a      	ldr	r2, [r3, #0]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f042 0201 	orr.w	r2, r2, #1
 800832c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	3710      	adds	r7, #16
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b082      	sub	sp, #8
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	691b      	ldr	r3, [r3, #16]
 8008346:	f003 0302 	and.w	r3, r3, #2
 800834a:	2b02      	cmp	r3, #2
 800834c:	d122      	bne.n	8008394 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	f003 0302 	and.w	r3, r3, #2
 8008358:	2b02      	cmp	r3, #2
 800835a:	d11b      	bne.n	8008394 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f06f 0202 	mvn.w	r2, #2
 8008364:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2201      	movs	r2, #1
 800836a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	699b      	ldr	r3, [r3, #24]
 8008372:	f003 0303 	and.w	r3, r3, #3
 8008376:	2b00      	cmp	r3, #0
 8008378:	d003      	beq.n	8008382 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 fa77 	bl	800886e <HAL_TIM_IC_CaptureCallback>
 8008380:	e005      	b.n	800838e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f000 fa69 	bl	800885a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f000 fa7a 	bl	8008882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2200      	movs	r2, #0
 8008392:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	691b      	ldr	r3, [r3, #16]
 800839a:	f003 0304 	and.w	r3, r3, #4
 800839e:	2b04      	cmp	r3, #4
 80083a0:	d122      	bne.n	80083e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	68db      	ldr	r3, [r3, #12]
 80083a8:	f003 0304 	and.w	r3, r3, #4
 80083ac:	2b04      	cmp	r3, #4
 80083ae:	d11b      	bne.n	80083e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f06f 0204 	mvn.w	r2, #4
 80083b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2202      	movs	r2, #2
 80083be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	699b      	ldr	r3, [r3, #24]
 80083c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d003      	beq.n	80083d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f000 fa4d 	bl	800886e <HAL_TIM_IC_CaptureCallback>
 80083d4:	e005      	b.n	80083e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f000 fa3f 	bl	800885a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083dc:	6878      	ldr	r0, [r7, #4]
 80083de:	f000 fa50 	bl	8008882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2200      	movs	r2, #0
 80083e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	691b      	ldr	r3, [r3, #16]
 80083ee:	f003 0308 	and.w	r3, r3, #8
 80083f2:	2b08      	cmp	r3, #8
 80083f4:	d122      	bne.n	800843c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	68db      	ldr	r3, [r3, #12]
 80083fc:	f003 0308 	and.w	r3, r3, #8
 8008400:	2b08      	cmp	r3, #8
 8008402:	d11b      	bne.n	800843c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f06f 0208 	mvn.w	r2, #8
 800840c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2204      	movs	r2, #4
 8008412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	69db      	ldr	r3, [r3, #28]
 800841a:	f003 0303 	and.w	r3, r3, #3
 800841e:	2b00      	cmp	r3, #0
 8008420:	d003      	beq.n	800842a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 fa23 	bl	800886e <HAL_TIM_IC_CaptureCallback>
 8008428:	e005      	b.n	8008436 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fa15 	bl	800885a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 fa26 	bl	8008882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	f003 0310 	and.w	r3, r3, #16
 8008446:	2b10      	cmp	r3, #16
 8008448:	d122      	bne.n	8008490 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	f003 0310 	and.w	r3, r3, #16
 8008454:	2b10      	cmp	r3, #16
 8008456:	d11b      	bne.n	8008490 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f06f 0210 	mvn.w	r2, #16
 8008460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2208      	movs	r2, #8
 8008466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	69db      	ldr	r3, [r3, #28]
 800846e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008472:	2b00      	cmp	r3, #0
 8008474:	d003      	beq.n	800847e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 f9f9 	bl	800886e <HAL_TIM_IC_CaptureCallback>
 800847c:	e005      	b.n	800848a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f9eb 	bl	800885a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f000 f9fc 	bl	8008882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2200      	movs	r2, #0
 800848e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	f003 0301 	and.w	r3, r3, #1
 800849a:	2b01      	cmp	r3, #1
 800849c:	d10e      	bne.n	80084bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	68db      	ldr	r3, [r3, #12]
 80084a4:	f003 0301 	and.w	r3, r3, #1
 80084a8:	2b01      	cmp	r3, #1
 80084aa:	d107      	bne.n	80084bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f06f 0201 	mvn.w	r2, #1
 80084b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f7fc f8ae 	bl	8004618 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	691b      	ldr	r3, [r3, #16]
 80084c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084c6:	2b80      	cmp	r3, #128	; 0x80
 80084c8:	d10e      	bne.n	80084e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084d4:	2b80      	cmp	r3, #128	; 0x80
 80084d6:	d107      	bne.n	80084e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80084e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f000 fd78 	bl	8008fd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084f2:	2b40      	cmp	r3, #64	; 0x40
 80084f4:	d10e      	bne.n	8008514 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	68db      	ldr	r3, [r3, #12]
 80084fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008500:	2b40      	cmp	r3, #64	; 0x40
 8008502:	d107      	bne.n	8008514 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800850c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 f9c1 	bl	8008896 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	691b      	ldr	r3, [r3, #16]
 800851a:	f003 0320 	and.w	r3, r3, #32
 800851e:	2b20      	cmp	r3, #32
 8008520:	d10e      	bne.n	8008540 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	68db      	ldr	r3, [r3, #12]
 8008528:	f003 0320 	and.w	r3, r3, #32
 800852c:	2b20      	cmp	r3, #32
 800852e:	d107      	bne.n	8008540 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f06f 0220 	mvn.w	r2, #32
 8008538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f000 fd42 	bl	8008fc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008540:	bf00      	nop
 8008542:	3708      	adds	r7, #8
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b086      	sub	sp, #24
 800854c:	af00      	add	r7, sp, #0
 800854e:	60f8      	str	r0, [r7, #12]
 8008550:	60b9      	str	r1, [r7, #8]
 8008552:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008554:	2300      	movs	r3, #0
 8008556:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800855e:	2b01      	cmp	r3, #1
 8008560:	d101      	bne.n	8008566 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008562:	2302      	movs	r3, #2
 8008564:	e0ae      	b.n	80086c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2201      	movs	r2, #1
 800856a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2b0c      	cmp	r3, #12
 8008572:	f200 809f 	bhi.w	80086b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008576:	a201      	add	r2, pc, #4	; (adr r2, 800857c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800857c:	080085b1 	.word	0x080085b1
 8008580:	080086b5 	.word	0x080086b5
 8008584:	080086b5 	.word	0x080086b5
 8008588:	080086b5 	.word	0x080086b5
 800858c:	080085f1 	.word	0x080085f1
 8008590:	080086b5 	.word	0x080086b5
 8008594:	080086b5 	.word	0x080086b5
 8008598:	080086b5 	.word	0x080086b5
 800859c:	08008633 	.word	0x08008633
 80085a0:	080086b5 	.word	0x080086b5
 80085a4:	080086b5 	.word	0x080086b5
 80085a8:	080086b5 	.word	0x080086b5
 80085ac:	08008673 	.word	0x08008673
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	68b9      	ldr	r1, [r7, #8]
 80085b6:	4618      	mov	r0, r3
 80085b8:	f000 fa18 	bl	80089ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	699a      	ldr	r2, [r3, #24]
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f042 0208 	orr.w	r2, r2, #8
 80085ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	699a      	ldr	r2, [r3, #24]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f022 0204 	bic.w	r2, r2, #4
 80085da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	6999      	ldr	r1, [r3, #24]
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	691a      	ldr	r2, [r3, #16]
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	430a      	orrs	r2, r1
 80085ec:	619a      	str	r2, [r3, #24]
      break;
 80085ee:	e064      	b.n	80086ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	68b9      	ldr	r1, [r7, #8]
 80085f6:	4618      	mov	r0, r3
 80085f8:	f000 fa68 	bl	8008acc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	699a      	ldr	r2, [r3, #24]
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800860a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	699a      	ldr	r2, [r3, #24]
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800861a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	6999      	ldr	r1, [r3, #24]
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	691b      	ldr	r3, [r3, #16]
 8008626:	021a      	lsls	r2, r3, #8
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	430a      	orrs	r2, r1
 800862e:	619a      	str	r2, [r3, #24]
      break;
 8008630:	e043      	b.n	80086ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	68b9      	ldr	r1, [r7, #8]
 8008638:	4618      	mov	r0, r3
 800863a:	f000 fabd 	bl	8008bb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	69da      	ldr	r2, [r3, #28]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f042 0208 	orr.w	r2, r2, #8
 800864c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	69da      	ldr	r2, [r3, #28]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f022 0204 	bic.w	r2, r2, #4
 800865c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	69d9      	ldr	r1, [r3, #28]
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	691a      	ldr	r2, [r3, #16]
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	430a      	orrs	r2, r1
 800866e:	61da      	str	r2, [r3, #28]
      break;
 8008670:	e023      	b.n	80086ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	68b9      	ldr	r1, [r7, #8]
 8008678:	4618      	mov	r0, r3
 800867a:	f000 fb11 	bl	8008ca0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	69da      	ldr	r2, [r3, #28]
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800868c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	69da      	ldr	r2, [r3, #28]
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800869c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	69d9      	ldr	r1, [r3, #28]
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	691b      	ldr	r3, [r3, #16]
 80086a8:	021a      	lsls	r2, r3, #8
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	430a      	orrs	r2, r1
 80086b0:	61da      	str	r2, [r3, #28]
      break;
 80086b2:	e002      	b.n	80086ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80086b4:	2301      	movs	r3, #1
 80086b6:	75fb      	strb	r3, [r7, #23]
      break;
 80086b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2200      	movs	r2, #0
 80086be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80086c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3718      	adds	r7, #24
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b084      	sub	sp, #16
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
 80086d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80086d6:	2300      	movs	r3, #0
 80086d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d101      	bne.n	80086e8 <HAL_TIM_ConfigClockSource+0x1c>
 80086e4:	2302      	movs	r3, #2
 80086e6:	e0b4      	b.n	8008852 <HAL_TIM_ConfigClockSource+0x186>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2201      	movs	r2, #1
 80086ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2202      	movs	r2, #2
 80086f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008706:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800870e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	68ba      	ldr	r2, [r7, #8]
 8008716:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008720:	d03e      	beq.n	80087a0 <HAL_TIM_ConfigClockSource+0xd4>
 8008722:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008726:	f200 8087 	bhi.w	8008838 <HAL_TIM_ConfigClockSource+0x16c>
 800872a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800872e:	f000 8086 	beq.w	800883e <HAL_TIM_ConfigClockSource+0x172>
 8008732:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008736:	d87f      	bhi.n	8008838 <HAL_TIM_ConfigClockSource+0x16c>
 8008738:	2b70      	cmp	r3, #112	; 0x70
 800873a:	d01a      	beq.n	8008772 <HAL_TIM_ConfigClockSource+0xa6>
 800873c:	2b70      	cmp	r3, #112	; 0x70
 800873e:	d87b      	bhi.n	8008838 <HAL_TIM_ConfigClockSource+0x16c>
 8008740:	2b60      	cmp	r3, #96	; 0x60
 8008742:	d050      	beq.n	80087e6 <HAL_TIM_ConfigClockSource+0x11a>
 8008744:	2b60      	cmp	r3, #96	; 0x60
 8008746:	d877      	bhi.n	8008838 <HAL_TIM_ConfigClockSource+0x16c>
 8008748:	2b50      	cmp	r3, #80	; 0x50
 800874a:	d03c      	beq.n	80087c6 <HAL_TIM_ConfigClockSource+0xfa>
 800874c:	2b50      	cmp	r3, #80	; 0x50
 800874e:	d873      	bhi.n	8008838 <HAL_TIM_ConfigClockSource+0x16c>
 8008750:	2b40      	cmp	r3, #64	; 0x40
 8008752:	d058      	beq.n	8008806 <HAL_TIM_ConfigClockSource+0x13a>
 8008754:	2b40      	cmp	r3, #64	; 0x40
 8008756:	d86f      	bhi.n	8008838 <HAL_TIM_ConfigClockSource+0x16c>
 8008758:	2b30      	cmp	r3, #48	; 0x30
 800875a:	d064      	beq.n	8008826 <HAL_TIM_ConfigClockSource+0x15a>
 800875c:	2b30      	cmp	r3, #48	; 0x30
 800875e:	d86b      	bhi.n	8008838 <HAL_TIM_ConfigClockSource+0x16c>
 8008760:	2b20      	cmp	r3, #32
 8008762:	d060      	beq.n	8008826 <HAL_TIM_ConfigClockSource+0x15a>
 8008764:	2b20      	cmp	r3, #32
 8008766:	d867      	bhi.n	8008838 <HAL_TIM_ConfigClockSource+0x16c>
 8008768:	2b00      	cmp	r3, #0
 800876a:	d05c      	beq.n	8008826 <HAL_TIM_ConfigClockSource+0x15a>
 800876c:	2b10      	cmp	r3, #16
 800876e:	d05a      	beq.n	8008826 <HAL_TIM_ConfigClockSource+0x15a>
 8008770:	e062      	b.n	8008838 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6818      	ldr	r0, [r3, #0]
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	6899      	ldr	r1, [r3, #8]
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	685a      	ldr	r2, [r3, #4]
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	68db      	ldr	r3, [r3, #12]
 8008782:	f000 fb5d 	bl	8008e40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008794:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	68ba      	ldr	r2, [r7, #8]
 800879c:	609a      	str	r2, [r3, #8]
      break;
 800879e:	e04f      	b.n	8008840 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6818      	ldr	r0, [r3, #0]
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	6899      	ldr	r1, [r3, #8]
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	685a      	ldr	r2, [r3, #4]
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	f000 fb46 	bl	8008e40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	689a      	ldr	r2, [r3, #8]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80087c2:	609a      	str	r2, [r3, #8]
      break;
 80087c4:	e03c      	b.n	8008840 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6818      	ldr	r0, [r3, #0]
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	6859      	ldr	r1, [r3, #4]
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	68db      	ldr	r3, [r3, #12]
 80087d2:	461a      	mov	r2, r3
 80087d4:	f000 faba 	bl	8008d4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	2150      	movs	r1, #80	; 0x50
 80087de:	4618      	mov	r0, r3
 80087e0:	f000 fb13 	bl	8008e0a <TIM_ITRx_SetConfig>
      break;
 80087e4:	e02c      	b.n	8008840 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6818      	ldr	r0, [r3, #0]
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	6859      	ldr	r1, [r3, #4]
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	68db      	ldr	r3, [r3, #12]
 80087f2:	461a      	mov	r2, r3
 80087f4:	f000 fad9 	bl	8008daa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	2160      	movs	r1, #96	; 0x60
 80087fe:	4618      	mov	r0, r3
 8008800:	f000 fb03 	bl	8008e0a <TIM_ITRx_SetConfig>
      break;
 8008804:	e01c      	b.n	8008840 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6818      	ldr	r0, [r3, #0]
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	6859      	ldr	r1, [r3, #4]
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	68db      	ldr	r3, [r3, #12]
 8008812:	461a      	mov	r2, r3
 8008814:	f000 fa9a 	bl	8008d4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	2140      	movs	r1, #64	; 0x40
 800881e:	4618      	mov	r0, r3
 8008820:	f000 faf3 	bl	8008e0a <TIM_ITRx_SetConfig>
      break;
 8008824:	e00c      	b.n	8008840 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681a      	ldr	r2, [r3, #0]
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4619      	mov	r1, r3
 8008830:	4610      	mov	r0, r2
 8008832:	f000 faea 	bl	8008e0a <TIM_ITRx_SetConfig>
      break;
 8008836:	e003      	b.n	8008840 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	73fb      	strb	r3, [r7, #15]
      break;
 800883c:	e000      	b.n	8008840 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800883e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008850:	7bfb      	ldrb	r3, [r7, #15]
}
 8008852:	4618      	mov	r0, r3
 8008854:	3710      	adds	r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}

0800885a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800885a:	b480      	push	{r7}
 800885c:	b083      	sub	sp, #12
 800885e:	af00      	add	r7, sp, #0
 8008860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008862:	bf00      	nop
 8008864:	370c      	adds	r7, #12
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr

0800886e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800886e:	b480      	push	{r7}
 8008870:	b083      	sub	sp, #12
 8008872:	af00      	add	r7, sp, #0
 8008874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008876:	bf00      	nop
 8008878:	370c      	adds	r7, #12
 800887a:	46bd      	mov	sp, r7
 800887c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008880:	4770      	bx	lr

08008882 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008882:	b480      	push	{r7}
 8008884:	b083      	sub	sp, #12
 8008886:	af00      	add	r7, sp, #0
 8008888:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800888a:	bf00      	nop
 800888c:	370c      	adds	r7, #12
 800888e:	46bd      	mov	sp, r7
 8008890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008894:	4770      	bx	lr

08008896 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008896:	b480      	push	{r7}
 8008898:	b083      	sub	sp, #12
 800889a:	af00      	add	r7, sp, #0
 800889c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800889e:	bf00      	nop
 80088a0:	370c      	adds	r7, #12
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr
	...

080088ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b085      	sub	sp, #20
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	4a40      	ldr	r2, [pc, #256]	; (80089c0 <TIM_Base_SetConfig+0x114>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d013      	beq.n	80088ec <TIM_Base_SetConfig+0x40>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088ca:	d00f      	beq.n	80088ec <TIM_Base_SetConfig+0x40>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	4a3d      	ldr	r2, [pc, #244]	; (80089c4 <TIM_Base_SetConfig+0x118>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d00b      	beq.n	80088ec <TIM_Base_SetConfig+0x40>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	4a3c      	ldr	r2, [pc, #240]	; (80089c8 <TIM_Base_SetConfig+0x11c>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d007      	beq.n	80088ec <TIM_Base_SetConfig+0x40>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	4a3b      	ldr	r2, [pc, #236]	; (80089cc <TIM_Base_SetConfig+0x120>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d003      	beq.n	80088ec <TIM_Base_SetConfig+0x40>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	4a3a      	ldr	r2, [pc, #232]	; (80089d0 <TIM_Base_SetConfig+0x124>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d108      	bne.n	80088fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	4a2f      	ldr	r2, [pc, #188]	; (80089c0 <TIM_Base_SetConfig+0x114>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d02b      	beq.n	800895e <TIM_Base_SetConfig+0xb2>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800890c:	d027      	beq.n	800895e <TIM_Base_SetConfig+0xb2>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	4a2c      	ldr	r2, [pc, #176]	; (80089c4 <TIM_Base_SetConfig+0x118>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d023      	beq.n	800895e <TIM_Base_SetConfig+0xb2>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	4a2b      	ldr	r2, [pc, #172]	; (80089c8 <TIM_Base_SetConfig+0x11c>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d01f      	beq.n	800895e <TIM_Base_SetConfig+0xb2>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	4a2a      	ldr	r2, [pc, #168]	; (80089cc <TIM_Base_SetConfig+0x120>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d01b      	beq.n	800895e <TIM_Base_SetConfig+0xb2>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	4a29      	ldr	r2, [pc, #164]	; (80089d0 <TIM_Base_SetConfig+0x124>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d017      	beq.n	800895e <TIM_Base_SetConfig+0xb2>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	4a28      	ldr	r2, [pc, #160]	; (80089d4 <TIM_Base_SetConfig+0x128>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d013      	beq.n	800895e <TIM_Base_SetConfig+0xb2>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	4a27      	ldr	r2, [pc, #156]	; (80089d8 <TIM_Base_SetConfig+0x12c>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d00f      	beq.n	800895e <TIM_Base_SetConfig+0xb2>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	4a26      	ldr	r2, [pc, #152]	; (80089dc <TIM_Base_SetConfig+0x130>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d00b      	beq.n	800895e <TIM_Base_SetConfig+0xb2>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	4a25      	ldr	r2, [pc, #148]	; (80089e0 <TIM_Base_SetConfig+0x134>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d007      	beq.n	800895e <TIM_Base_SetConfig+0xb2>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	4a24      	ldr	r2, [pc, #144]	; (80089e4 <TIM_Base_SetConfig+0x138>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d003      	beq.n	800895e <TIM_Base_SetConfig+0xb2>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	4a23      	ldr	r2, [pc, #140]	; (80089e8 <TIM_Base_SetConfig+0x13c>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d108      	bne.n	8008970 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008964:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	68db      	ldr	r3, [r3, #12]
 800896a:	68fa      	ldr	r2, [r7, #12]
 800896c:	4313      	orrs	r3, r2
 800896e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	695b      	ldr	r3, [r3, #20]
 800897a:	4313      	orrs	r3, r2
 800897c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	68fa      	ldr	r2, [r7, #12]
 8008982:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	689a      	ldr	r2, [r3, #8]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	681a      	ldr	r2, [r3, #0]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	4a0a      	ldr	r2, [pc, #40]	; (80089c0 <TIM_Base_SetConfig+0x114>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d003      	beq.n	80089a4 <TIM_Base_SetConfig+0xf8>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	4a0c      	ldr	r2, [pc, #48]	; (80089d0 <TIM_Base_SetConfig+0x124>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d103      	bne.n	80089ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	691a      	ldr	r2, [r3, #16]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2201      	movs	r2, #1
 80089b0:	615a      	str	r2, [r3, #20]
}
 80089b2:	bf00      	nop
 80089b4:	3714      	adds	r7, #20
 80089b6:	46bd      	mov	sp, r7
 80089b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089bc:	4770      	bx	lr
 80089be:	bf00      	nop
 80089c0:	40010000 	.word	0x40010000
 80089c4:	40000400 	.word	0x40000400
 80089c8:	40000800 	.word	0x40000800
 80089cc:	40000c00 	.word	0x40000c00
 80089d0:	40010400 	.word	0x40010400
 80089d4:	40014000 	.word	0x40014000
 80089d8:	40014400 	.word	0x40014400
 80089dc:	40014800 	.word	0x40014800
 80089e0:	40001800 	.word	0x40001800
 80089e4:	40001c00 	.word	0x40001c00
 80089e8:	40002000 	.word	0x40002000

080089ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b087      	sub	sp, #28
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
 80089f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6a1b      	ldr	r3, [r3, #32]
 80089fa:	f023 0201 	bic.w	r2, r3, #1
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6a1b      	ldr	r3, [r3, #32]
 8008a06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	699b      	ldr	r3, [r3, #24]
 8008a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f023 0303 	bic.w	r3, r3, #3
 8008a22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	68fa      	ldr	r2, [r7, #12]
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	f023 0302 	bic.w	r3, r3, #2
 8008a34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	689b      	ldr	r3, [r3, #8]
 8008a3a:	697a      	ldr	r2, [r7, #20]
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	4a20      	ldr	r2, [pc, #128]	; (8008ac4 <TIM_OC1_SetConfig+0xd8>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d003      	beq.n	8008a50 <TIM_OC1_SetConfig+0x64>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	4a1f      	ldr	r2, [pc, #124]	; (8008ac8 <TIM_OC1_SetConfig+0xdc>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d10c      	bne.n	8008a6a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	f023 0308 	bic.w	r3, r3, #8
 8008a56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	68db      	ldr	r3, [r3, #12]
 8008a5c:	697a      	ldr	r2, [r7, #20]
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	f023 0304 	bic.w	r3, r3, #4
 8008a68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	4a15      	ldr	r2, [pc, #84]	; (8008ac4 <TIM_OC1_SetConfig+0xd8>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d003      	beq.n	8008a7a <TIM_OC1_SetConfig+0x8e>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	4a14      	ldr	r2, [pc, #80]	; (8008ac8 <TIM_OC1_SetConfig+0xdc>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d111      	bne.n	8008a9e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008a88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	695b      	ldr	r3, [r3, #20]
 8008a8e:	693a      	ldr	r2, [r7, #16]
 8008a90:	4313      	orrs	r3, r2
 8008a92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	699b      	ldr	r3, [r3, #24]
 8008a98:	693a      	ldr	r2, [r7, #16]
 8008a9a:	4313      	orrs	r3, r2
 8008a9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	693a      	ldr	r2, [r7, #16]
 8008aa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	68fa      	ldr	r2, [r7, #12]
 8008aa8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	685a      	ldr	r2, [r3, #4]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	697a      	ldr	r2, [r7, #20]
 8008ab6:	621a      	str	r2, [r3, #32]
}
 8008ab8:	bf00      	nop
 8008aba:	371c      	adds	r7, #28
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr
 8008ac4:	40010000 	.word	0x40010000
 8008ac8:	40010400 	.word	0x40010400

08008acc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008acc:	b480      	push	{r7}
 8008ace:	b087      	sub	sp, #28
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
 8008ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6a1b      	ldr	r3, [r3, #32]
 8008ada:	f023 0210 	bic.w	r2, r3, #16
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6a1b      	ldr	r3, [r3, #32]
 8008ae6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	699b      	ldr	r3, [r3, #24]
 8008af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	021b      	lsls	r3, r3, #8
 8008b0a:	68fa      	ldr	r2, [r7, #12]
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	f023 0320 	bic.w	r3, r3, #32
 8008b16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	689b      	ldr	r3, [r3, #8]
 8008b1c:	011b      	lsls	r3, r3, #4
 8008b1e:	697a      	ldr	r2, [r7, #20]
 8008b20:	4313      	orrs	r3, r2
 8008b22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	4a22      	ldr	r2, [pc, #136]	; (8008bb0 <TIM_OC2_SetConfig+0xe4>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d003      	beq.n	8008b34 <TIM_OC2_SetConfig+0x68>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4a21      	ldr	r2, [pc, #132]	; (8008bb4 <TIM_OC2_SetConfig+0xe8>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d10d      	bne.n	8008b50 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008b3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	68db      	ldr	r3, [r3, #12]
 8008b40:	011b      	lsls	r3, r3, #4
 8008b42:	697a      	ldr	r2, [r7, #20]
 8008b44:	4313      	orrs	r3, r2
 8008b46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b4e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	4a17      	ldr	r2, [pc, #92]	; (8008bb0 <TIM_OC2_SetConfig+0xe4>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d003      	beq.n	8008b60 <TIM_OC2_SetConfig+0x94>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	4a16      	ldr	r2, [pc, #88]	; (8008bb4 <TIM_OC2_SetConfig+0xe8>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d113      	bne.n	8008b88 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008b66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008b6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	695b      	ldr	r3, [r3, #20]
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	693a      	ldr	r2, [r7, #16]
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	699b      	ldr	r3, [r3, #24]
 8008b80:	009b      	lsls	r3, r3, #2
 8008b82:	693a      	ldr	r2, [r7, #16]
 8008b84:	4313      	orrs	r3, r2
 8008b86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	693a      	ldr	r2, [r7, #16]
 8008b8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	68fa      	ldr	r2, [r7, #12]
 8008b92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	685a      	ldr	r2, [r3, #4]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	697a      	ldr	r2, [r7, #20]
 8008ba0:	621a      	str	r2, [r3, #32]
}
 8008ba2:	bf00      	nop
 8008ba4:	371c      	adds	r7, #28
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bac:	4770      	bx	lr
 8008bae:	bf00      	nop
 8008bb0:	40010000 	.word	0x40010000
 8008bb4:	40010400 	.word	0x40010400

08008bb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b087      	sub	sp, #28
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a1b      	ldr	r3, [r3, #32]
 8008bc6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6a1b      	ldr	r3, [r3, #32]
 8008bd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	69db      	ldr	r3, [r3, #28]
 8008bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f023 0303 	bic.w	r3, r3, #3
 8008bee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	68fa      	ldr	r2, [r7, #12]
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008c00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	689b      	ldr	r3, [r3, #8]
 8008c06:	021b      	lsls	r3, r3, #8
 8008c08:	697a      	ldr	r2, [r7, #20]
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	4a21      	ldr	r2, [pc, #132]	; (8008c98 <TIM_OC3_SetConfig+0xe0>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d003      	beq.n	8008c1e <TIM_OC3_SetConfig+0x66>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	4a20      	ldr	r2, [pc, #128]	; (8008c9c <TIM_OC3_SetConfig+0xe4>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d10d      	bne.n	8008c3a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008c24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	68db      	ldr	r3, [r3, #12]
 8008c2a:	021b      	lsls	r3, r3, #8
 8008c2c:	697a      	ldr	r2, [r7, #20]
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008c38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4a16      	ldr	r2, [pc, #88]	; (8008c98 <TIM_OC3_SetConfig+0xe0>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d003      	beq.n	8008c4a <TIM_OC3_SetConfig+0x92>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a15      	ldr	r2, [pc, #84]	; (8008c9c <TIM_OC3_SetConfig+0xe4>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d113      	bne.n	8008c72 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008c4a:	693b      	ldr	r3, [r7, #16]
 8008c4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008c52:	693b      	ldr	r3, [r7, #16]
 8008c54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008c58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	695b      	ldr	r3, [r3, #20]
 8008c5e:	011b      	lsls	r3, r3, #4
 8008c60:	693a      	ldr	r2, [r7, #16]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	699b      	ldr	r3, [r3, #24]
 8008c6a:	011b      	lsls	r3, r3, #4
 8008c6c:	693a      	ldr	r2, [r7, #16]
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	693a      	ldr	r2, [r7, #16]
 8008c76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	68fa      	ldr	r2, [r7, #12]
 8008c7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	685a      	ldr	r2, [r3, #4]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	697a      	ldr	r2, [r7, #20]
 8008c8a:	621a      	str	r2, [r3, #32]
}
 8008c8c:	bf00      	nop
 8008c8e:	371c      	adds	r7, #28
 8008c90:	46bd      	mov	sp, r7
 8008c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c96:	4770      	bx	lr
 8008c98:	40010000 	.word	0x40010000
 8008c9c:	40010400 	.word	0x40010400

08008ca0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b087      	sub	sp, #28
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6a1b      	ldr	r3, [r3, #32]
 8008cae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6a1b      	ldr	r3, [r3, #32]
 8008cba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	69db      	ldr	r3, [r3, #28]
 8008cc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008cd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	021b      	lsls	r3, r3, #8
 8008cde:	68fa      	ldr	r2, [r7, #12]
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008cea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	689b      	ldr	r3, [r3, #8]
 8008cf0:	031b      	lsls	r3, r3, #12
 8008cf2:	693a      	ldr	r2, [r7, #16]
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	4a12      	ldr	r2, [pc, #72]	; (8008d44 <TIM_OC4_SetConfig+0xa4>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d003      	beq.n	8008d08 <TIM_OC4_SetConfig+0x68>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4a11      	ldr	r2, [pc, #68]	; (8008d48 <TIM_OC4_SetConfig+0xa8>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d109      	bne.n	8008d1c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	695b      	ldr	r3, [r3, #20]
 8008d14:	019b      	lsls	r3, r3, #6
 8008d16:	697a      	ldr	r2, [r7, #20]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	697a      	ldr	r2, [r7, #20]
 8008d20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	68fa      	ldr	r2, [r7, #12]
 8008d26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	685a      	ldr	r2, [r3, #4]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	693a      	ldr	r2, [r7, #16]
 8008d34:	621a      	str	r2, [r3, #32]
}
 8008d36:	bf00      	nop
 8008d38:	371c      	adds	r7, #28
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr
 8008d42:	bf00      	nop
 8008d44:	40010000 	.word	0x40010000
 8008d48:	40010400 	.word	0x40010400

08008d4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b087      	sub	sp, #28
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	60f8      	str	r0, [r7, #12]
 8008d54:	60b9      	str	r1, [r7, #8]
 8008d56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	6a1b      	ldr	r3, [r3, #32]
 8008d5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	6a1b      	ldr	r3, [r3, #32]
 8008d62:	f023 0201 	bic.w	r2, r3, #1
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	699b      	ldr	r3, [r3, #24]
 8008d6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008d76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	011b      	lsls	r3, r3, #4
 8008d7c:	693a      	ldr	r2, [r7, #16]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	f023 030a 	bic.w	r3, r3, #10
 8008d88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008d8a:	697a      	ldr	r2, [r7, #20]
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	693a      	ldr	r2, [r7, #16]
 8008d96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	697a      	ldr	r2, [r7, #20]
 8008d9c:	621a      	str	r2, [r3, #32]
}
 8008d9e:	bf00      	nop
 8008da0:	371c      	adds	r7, #28
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr

08008daa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008daa:	b480      	push	{r7}
 8008dac:	b087      	sub	sp, #28
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	60f8      	str	r0, [r7, #12]
 8008db2:	60b9      	str	r1, [r7, #8]
 8008db4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	6a1b      	ldr	r3, [r3, #32]
 8008dba:	f023 0210 	bic.w	r2, r3, #16
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	699b      	ldr	r3, [r3, #24]
 8008dc6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	6a1b      	ldr	r3, [r3, #32]
 8008dcc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008dd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	031b      	lsls	r3, r3, #12
 8008dda:	697a      	ldr	r2, [r7, #20]
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008de6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	011b      	lsls	r3, r3, #4
 8008dec:	693a      	ldr	r2, [r7, #16]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	697a      	ldr	r2, [r7, #20]
 8008df6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	693a      	ldr	r2, [r7, #16]
 8008dfc:	621a      	str	r2, [r3, #32]
}
 8008dfe:	bf00      	nop
 8008e00:	371c      	adds	r7, #28
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr

08008e0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e0a:	b480      	push	{r7}
 8008e0c:	b085      	sub	sp, #20
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
 8008e12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	689b      	ldr	r3, [r3, #8]
 8008e18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e22:	683a      	ldr	r2, [r7, #0]
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	f043 0307 	orr.w	r3, r3, #7
 8008e2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	68fa      	ldr	r2, [r7, #12]
 8008e32:	609a      	str	r2, [r3, #8]
}
 8008e34:	bf00      	nop
 8008e36:	3714      	adds	r7, #20
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3e:	4770      	bx	lr

08008e40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b087      	sub	sp, #28
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	60f8      	str	r0, [r7, #12]
 8008e48:	60b9      	str	r1, [r7, #8]
 8008e4a:	607a      	str	r2, [r7, #4]
 8008e4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008e5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	021a      	lsls	r2, r3, #8
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	431a      	orrs	r2, r3
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	4313      	orrs	r3, r2
 8008e68:	697a      	ldr	r2, [r7, #20]
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	697a      	ldr	r2, [r7, #20]
 8008e72:	609a      	str	r2, [r3, #8]
}
 8008e74:	bf00      	nop
 8008e76:	371c      	adds	r7, #28
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b087      	sub	sp, #28
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	60f8      	str	r0, [r7, #12]
 8008e88:	60b9      	str	r1, [r7, #8]
 8008e8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	f003 031f 	and.w	r3, r3, #31
 8008e92:	2201      	movs	r2, #1
 8008e94:	fa02 f303 	lsl.w	r3, r2, r3
 8008e98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	6a1a      	ldr	r2, [r3, #32]
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	43db      	mvns	r3, r3
 8008ea2:	401a      	ands	r2, r3
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	6a1a      	ldr	r2, [r3, #32]
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	f003 031f 	and.w	r3, r3, #31
 8008eb2:	6879      	ldr	r1, [r7, #4]
 8008eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8008eb8:	431a      	orrs	r2, r3
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	621a      	str	r2, [r3, #32]
}
 8008ebe:	bf00      	nop
 8008ec0:	371c      	adds	r7, #28
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec8:	4770      	bx	lr
	...

08008ecc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b085      	sub	sp, #20
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008edc:	2b01      	cmp	r3, #1
 8008ede:	d101      	bne.n	8008ee4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ee0:	2302      	movs	r3, #2
 8008ee2:	e05a      	b.n	8008f9a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2202      	movs	r2, #2
 8008ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	685b      	ldr	r3, [r3, #4]
 8008efa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	689b      	ldr	r3, [r3, #8]
 8008f02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	68fa      	ldr	r2, [r7, #12]
 8008f12:	4313      	orrs	r3, r2
 8008f14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	68fa      	ldr	r2, [r7, #12]
 8008f1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a21      	ldr	r2, [pc, #132]	; (8008fa8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d022      	beq.n	8008f6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f30:	d01d      	beq.n	8008f6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a1d      	ldr	r2, [pc, #116]	; (8008fac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d018      	beq.n	8008f6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4a1b      	ldr	r2, [pc, #108]	; (8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d013      	beq.n	8008f6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4a1a      	ldr	r2, [pc, #104]	; (8008fb4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d00e      	beq.n	8008f6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a18      	ldr	r2, [pc, #96]	; (8008fb8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d009      	beq.n	8008f6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4a17      	ldr	r2, [pc, #92]	; (8008fbc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d004      	beq.n	8008f6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a15      	ldr	r2, [pc, #84]	; (8008fc0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d10c      	bne.n	8008f88 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	68ba      	ldr	r2, [r7, #8]
 8008f7c:	4313      	orrs	r3, r2
 8008f7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	68ba      	ldr	r2, [r7, #8]
 8008f86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2200      	movs	r2, #0
 8008f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f98:	2300      	movs	r3, #0
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3714      	adds	r7, #20
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa4:	4770      	bx	lr
 8008fa6:	bf00      	nop
 8008fa8:	40010000 	.word	0x40010000
 8008fac:	40000400 	.word	0x40000400
 8008fb0:	40000800 	.word	0x40000800
 8008fb4:	40000c00 	.word	0x40000c00
 8008fb8:	40010400 	.word	0x40010400
 8008fbc:	40014000 	.word	0x40014000
 8008fc0:	40001800 	.word	0x40001800

08008fc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b083      	sub	sp, #12
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008fcc:	bf00      	nop
 8008fce:	370c      	adds	r7, #12
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b083      	sub	sp, #12
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008fe0:	bf00      	nop
 8008fe2:	370c      	adds	r7, #12
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fea:	4770      	bx	lr

08008fec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b082      	sub	sp, #8
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d101      	bne.n	8008ffe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	e03f      	b.n	800907e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009004:	b2db      	uxtb	r3, r3
 8009006:	2b00      	cmp	r3, #0
 8009008:	d106      	bne.n	8009018 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2200      	movs	r2, #0
 800900e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f7fb fd50 	bl	8004ab8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2224      	movs	r2, #36	; 0x24
 800901c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	68da      	ldr	r2, [r3, #12]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800902e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f001 f807 	bl	800a044 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	691a      	ldr	r2, [r3, #16]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009044:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	695a      	ldr	r2, [r3, #20]
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009054:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	68da      	ldr	r2, [r3, #12]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009064:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2220      	movs	r2, #32
 8009070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2220      	movs	r2, #32
 8009078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800907c:	2300      	movs	r3, #0
}
 800907e:	4618      	mov	r0, r3
 8009080:	3708      	adds	r7, #8
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b08a      	sub	sp, #40	; 0x28
 800908a:	af02      	add	r7, sp, #8
 800908c:	60f8      	str	r0, [r7, #12]
 800908e:	60b9      	str	r1, [r7, #8]
 8009090:	603b      	str	r3, [r7, #0]
 8009092:	4613      	mov	r3, r2
 8009094:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009096:	2300      	movs	r3, #0
 8009098:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090a0:	b2db      	uxtb	r3, r3
 80090a2:	2b20      	cmp	r3, #32
 80090a4:	d17c      	bne.n	80091a0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d002      	beq.n	80090b2 <HAL_UART_Transmit+0x2c>
 80090ac:	88fb      	ldrh	r3, [r7, #6]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d101      	bne.n	80090b6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80090b2:	2301      	movs	r3, #1
 80090b4:	e075      	b.n	80091a2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090bc:	2b01      	cmp	r3, #1
 80090be:	d101      	bne.n	80090c4 <HAL_UART_Transmit+0x3e>
 80090c0:	2302      	movs	r3, #2
 80090c2:	e06e      	b.n	80091a2 <HAL_UART_Transmit+0x11c>
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	2201      	movs	r2, #1
 80090c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2200      	movs	r2, #0
 80090d0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2221      	movs	r2, #33	; 0x21
 80090d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80090da:	f7fc f84b 	bl	8005174 <HAL_GetTick>
 80090de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	88fa      	ldrh	r2, [r7, #6]
 80090e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	88fa      	ldrh	r2, [r7, #6]
 80090ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	689b      	ldr	r3, [r3, #8]
 80090f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090f4:	d108      	bne.n	8009108 <HAL_UART_Transmit+0x82>
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	691b      	ldr	r3, [r3, #16]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d104      	bne.n	8009108 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80090fe:	2300      	movs	r3, #0
 8009100:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	61bb      	str	r3, [r7, #24]
 8009106:	e003      	b.n	8009110 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800910c:	2300      	movs	r3, #0
 800910e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2200      	movs	r2, #0
 8009114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009118:	e02a      	b.n	8009170 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	9300      	str	r3, [sp, #0]
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	2200      	movs	r2, #0
 8009122:	2180      	movs	r1, #128	; 0x80
 8009124:	68f8      	ldr	r0, [r7, #12]
 8009126:	f000 fc81 	bl	8009a2c <UART_WaitOnFlagUntilTimeout>
 800912a:	4603      	mov	r3, r0
 800912c:	2b00      	cmp	r3, #0
 800912e:	d001      	beq.n	8009134 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009130:	2303      	movs	r3, #3
 8009132:	e036      	b.n	80091a2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d10b      	bne.n	8009152 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800913a:	69bb      	ldr	r3, [r7, #24]
 800913c:	881b      	ldrh	r3, [r3, #0]
 800913e:	461a      	mov	r2, r3
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009148:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800914a:	69bb      	ldr	r3, [r7, #24]
 800914c:	3302      	adds	r3, #2
 800914e:	61bb      	str	r3, [r7, #24]
 8009150:	e007      	b.n	8009162 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009152:	69fb      	ldr	r3, [r7, #28]
 8009154:	781a      	ldrb	r2, [r3, #0]
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800915c:	69fb      	ldr	r3, [r7, #28]
 800915e:	3301      	adds	r3, #1
 8009160:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009166:	b29b      	uxth	r3, r3
 8009168:	3b01      	subs	r3, #1
 800916a:	b29a      	uxth	r2, r3
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009174:	b29b      	uxth	r3, r3
 8009176:	2b00      	cmp	r3, #0
 8009178:	d1cf      	bne.n	800911a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	9300      	str	r3, [sp, #0]
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	2200      	movs	r2, #0
 8009182:	2140      	movs	r1, #64	; 0x40
 8009184:	68f8      	ldr	r0, [r7, #12]
 8009186:	f000 fc51 	bl	8009a2c <UART_WaitOnFlagUntilTimeout>
 800918a:	4603      	mov	r3, r0
 800918c:	2b00      	cmp	r3, #0
 800918e:	d001      	beq.n	8009194 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009190:	2303      	movs	r3, #3
 8009192:	e006      	b.n	80091a2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2220      	movs	r2, #32
 8009198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800919c:	2300      	movs	r3, #0
 800919e:	e000      	b.n	80091a2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80091a0:	2302      	movs	r3, #2
  }
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3720      	adds	r7, #32
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}

080091aa <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80091aa:	b480      	push	{r7}
 80091ac:	b085      	sub	sp, #20
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	60f8      	str	r0, [r7, #12]
 80091b2:	60b9      	str	r1, [r7, #8]
 80091b4:	4613      	mov	r3, r2
 80091b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091be:	b2db      	uxtb	r3, r3
 80091c0:	2b20      	cmp	r3, #32
 80091c2:	d130      	bne.n	8009226 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d002      	beq.n	80091d0 <HAL_UART_Transmit_IT+0x26>
 80091ca:	88fb      	ldrh	r3, [r7, #6]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d101      	bne.n	80091d4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80091d0:	2301      	movs	r3, #1
 80091d2:	e029      	b.n	8009228 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091da:	2b01      	cmp	r3, #1
 80091dc:	d101      	bne.n	80091e2 <HAL_UART_Transmit_IT+0x38>
 80091de:	2302      	movs	r3, #2
 80091e0:	e022      	b.n	8009228 <HAL_UART_Transmit_IT+0x7e>
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	2201      	movs	r2, #1
 80091e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	68ba      	ldr	r2, [r7, #8]
 80091ee:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	88fa      	ldrh	r2, [r7, #6]
 80091f4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	88fa      	ldrh	r2, [r7, #6]
 80091fa:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2200      	movs	r2, #0
 8009200:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2221      	movs	r2, #33	; 0x21
 8009206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	2200      	movs	r2, #0
 800920e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	68da      	ldr	r2, [r3, #12]
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009220:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8009222:	2300      	movs	r3, #0
 8009224:	e000      	b.n	8009228 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8009226:	2302      	movs	r3, #2
  }
}
 8009228:	4618      	mov	r0, r3
 800922a:	3714      	adds	r7, #20
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr

08009234 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b084      	sub	sp, #16
 8009238:	af00      	add	r7, sp, #0
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	4613      	mov	r3, r2
 8009240:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009248:	b2db      	uxtb	r3, r3
 800924a:	2b20      	cmp	r3, #32
 800924c:	d11d      	bne.n	800928a <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d002      	beq.n	800925a <HAL_UART_Receive_IT+0x26>
 8009254:	88fb      	ldrh	r3, [r7, #6]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d101      	bne.n	800925e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800925a:	2301      	movs	r3, #1
 800925c:	e016      	b.n	800928c <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009264:	2b01      	cmp	r3, #1
 8009266:	d101      	bne.n	800926c <HAL_UART_Receive_IT+0x38>
 8009268:	2302      	movs	r3, #2
 800926a:	e00f      	b.n	800928c <HAL_UART_Receive_IT+0x58>
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	2201      	movs	r2, #1
 8009270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2200      	movs	r2, #0
 8009278:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800927a:	88fb      	ldrh	r3, [r7, #6]
 800927c:	461a      	mov	r2, r3
 800927e:	68b9      	ldr	r1, [r7, #8]
 8009280:	68f8      	ldr	r0, [r7, #12]
 8009282:	f000 fc41 	bl	8009b08 <UART_Start_Receive_IT>
 8009286:	4603      	mov	r3, r0
 8009288:	e000      	b.n	800928c <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800928a:	2302      	movs	r3, #2
  }
}
 800928c:	4618      	mov	r0, r3
 800928e:	3710      	adds	r7, #16
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}

08009294 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b084      	sub	sp, #16
 8009298:	af00      	add	r7, sp, #0
 800929a:	60f8      	str	r0, [r7, #12]
 800929c:	60b9      	str	r1, [r7, #8]
 800929e:	4613      	mov	r3, r2
 80092a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80092a8:	b2db      	uxtb	r3, r3
 80092aa:	2b20      	cmp	r3, #32
 80092ac:	d11d      	bne.n	80092ea <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d002      	beq.n	80092ba <HAL_UART_Receive_DMA+0x26>
 80092b4:	88fb      	ldrh	r3, [r7, #6]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d101      	bne.n	80092be <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80092ba:	2301      	movs	r3, #1
 80092bc:	e016      	b.n	80092ec <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d101      	bne.n	80092cc <HAL_UART_Receive_DMA+0x38>
 80092c8:	2302      	movs	r3, #2
 80092ca:	e00f      	b.n	80092ec <HAL_UART_Receive_DMA+0x58>
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2201      	movs	r2, #1
 80092d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2200      	movs	r2, #0
 80092d8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80092da:	88fb      	ldrh	r3, [r7, #6]
 80092dc:	461a      	mov	r2, r3
 80092de:	68b9      	ldr	r1, [r7, #8]
 80092e0:	68f8      	ldr	r0, [r7, #12]
 80092e2:	f000 fc4f 	bl	8009b84 <UART_Start_Receive_DMA>
 80092e6:	4603      	mov	r3, r0
 80092e8:	e000      	b.n	80092ec <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80092ea:	2302      	movs	r3, #2
  }
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3710      	adds	r7, #16
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b0ba      	sub	sp, #232	; 0xe8
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	68db      	ldr	r3, [r3, #12]
 800930c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	695b      	ldr	r3, [r3, #20]
 8009316:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800931a:	2300      	movs	r3, #0
 800931c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009320:	2300      	movs	r3, #0
 8009322:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800932a:	f003 030f 	and.w	r3, r3, #15
 800932e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009332:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009336:	2b00      	cmp	r3, #0
 8009338:	d10f      	bne.n	800935a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800933a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800933e:	f003 0320 	and.w	r3, r3, #32
 8009342:	2b00      	cmp	r3, #0
 8009344:	d009      	beq.n	800935a <HAL_UART_IRQHandler+0x66>
 8009346:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800934a:	f003 0320 	and.w	r3, r3, #32
 800934e:	2b00      	cmp	r3, #0
 8009350:	d003      	beq.n	800935a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 fdbb 	bl	8009ece <UART_Receive_IT>
      return;
 8009358:	e256      	b.n	8009808 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800935a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800935e:	2b00      	cmp	r3, #0
 8009360:	f000 80de 	beq.w	8009520 <HAL_UART_IRQHandler+0x22c>
 8009364:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009368:	f003 0301 	and.w	r3, r3, #1
 800936c:	2b00      	cmp	r3, #0
 800936e:	d106      	bne.n	800937e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009374:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009378:	2b00      	cmp	r3, #0
 800937a:	f000 80d1 	beq.w	8009520 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800937e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009382:	f003 0301 	and.w	r3, r3, #1
 8009386:	2b00      	cmp	r3, #0
 8009388:	d00b      	beq.n	80093a2 <HAL_UART_IRQHandler+0xae>
 800938a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800938e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009392:	2b00      	cmp	r3, #0
 8009394:	d005      	beq.n	80093a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800939a:	f043 0201 	orr.w	r2, r3, #1
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80093a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093a6:	f003 0304 	and.w	r3, r3, #4
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d00b      	beq.n	80093c6 <HAL_UART_IRQHandler+0xd2>
 80093ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80093b2:	f003 0301 	and.w	r3, r3, #1
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d005      	beq.n	80093c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093be:	f043 0202 	orr.w	r2, r3, #2
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80093c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093ca:	f003 0302 	and.w	r3, r3, #2
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d00b      	beq.n	80093ea <HAL_UART_IRQHandler+0xf6>
 80093d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80093d6:	f003 0301 	and.w	r3, r3, #1
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d005      	beq.n	80093ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093e2:	f043 0204 	orr.w	r2, r3, #4
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80093ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093ee:	f003 0308 	and.w	r3, r3, #8
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d011      	beq.n	800941a <HAL_UART_IRQHandler+0x126>
 80093f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80093fa:	f003 0320 	and.w	r3, r3, #32
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d105      	bne.n	800940e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009402:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009406:	f003 0301 	and.w	r3, r3, #1
 800940a:	2b00      	cmp	r3, #0
 800940c:	d005      	beq.n	800941a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009412:	f043 0208 	orr.w	r2, r3, #8
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800941e:	2b00      	cmp	r3, #0
 8009420:	f000 81ed 	beq.w	80097fe <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009424:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009428:	f003 0320 	and.w	r3, r3, #32
 800942c:	2b00      	cmp	r3, #0
 800942e:	d008      	beq.n	8009442 <HAL_UART_IRQHandler+0x14e>
 8009430:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009434:	f003 0320 	and.w	r3, r3, #32
 8009438:	2b00      	cmp	r3, #0
 800943a:	d002      	beq.n	8009442 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f000 fd46 	bl	8009ece <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	695b      	ldr	r3, [r3, #20]
 8009448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800944c:	2b40      	cmp	r3, #64	; 0x40
 800944e:	bf0c      	ite	eq
 8009450:	2301      	moveq	r3, #1
 8009452:	2300      	movne	r3, #0
 8009454:	b2db      	uxtb	r3, r3
 8009456:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800945e:	f003 0308 	and.w	r3, r3, #8
 8009462:	2b00      	cmp	r3, #0
 8009464:	d103      	bne.n	800946e <HAL_UART_IRQHandler+0x17a>
 8009466:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800946a:	2b00      	cmp	r3, #0
 800946c:	d04f      	beq.n	800950e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 fc4e 	bl	8009d10 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	695b      	ldr	r3, [r3, #20]
 800947a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800947e:	2b40      	cmp	r3, #64	; 0x40
 8009480:	d141      	bne.n	8009506 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	3314      	adds	r3, #20
 8009488:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009490:	e853 3f00 	ldrex	r3, [r3]
 8009494:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009498:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800949c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	3314      	adds	r3, #20
 80094aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80094ae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80094b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80094ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80094be:	e841 2300 	strex	r3, r2, [r1]
 80094c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80094c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d1d9      	bne.n	8009482 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d013      	beq.n	80094fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094da:	4a7d      	ldr	r2, [pc, #500]	; (80096d0 <HAL_UART_IRQHandler+0x3dc>)
 80094dc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094e2:	4618      	mov	r0, r3
 80094e4:	f7fd faee 	bl	8006ac4 <HAL_DMA_Abort_IT>
 80094e8:	4603      	mov	r3, r0
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d016      	beq.n	800951c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094f4:	687a      	ldr	r2, [r7, #4]
 80094f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80094f8:	4610      	mov	r0, r2
 80094fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094fc:	e00e      	b.n	800951c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f7f9 fce0 	bl	8002ec4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009504:	e00a      	b.n	800951c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f7f9 fcdc 	bl	8002ec4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800950c:	e006      	b.n	800951c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f7f9 fcd8 	bl	8002ec4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800951a:	e170      	b.n	80097fe <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800951c:	bf00      	nop
    return;
 800951e:	e16e      	b.n	80097fe <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009524:	2b01      	cmp	r3, #1
 8009526:	f040 814a 	bne.w	80097be <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800952a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800952e:	f003 0310 	and.w	r3, r3, #16
 8009532:	2b00      	cmp	r3, #0
 8009534:	f000 8143 	beq.w	80097be <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800953c:	f003 0310 	and.w	r3, r3, #16
 8009540:	2b00      	cmp	r3, #0
 8009542:	f000 813c 	beq.w	80097be <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009546:	2300      	movs	r3, #0
 8009548:	60bb      	str	r3, [r7, #8]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	60bb      	str	r3, [r7, #8]
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	60bb      	str	r3, [r7, #8]
 800955a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	695b      	ldr	r3, [r3, #20]
 8009562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009566:	2b40      	cmp	r3, #64	; 0x40
 8009568:	f040 80b4 	bne.w	80096d4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	685b      	ldr	r3, [r3, #4]
 8009574:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009578:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800957c:	2b00      	cmp	r3, #0
 800957e:	f000 8140 	beq.w	8009802 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009586:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800958a:	429a      	cmp	r2, r3
 800958c:	f080 8139 	bcs.w	8009802 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009596:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800959c:	69db      	ldr	r3, [r3, #28]
 800959e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095a2:	f000 8088 	beq.w	80096b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	330c      	adds	r3, #12
 80095ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80095b4:	e853 3f00 	ldrex	r3, [r3]
 80095b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80095bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80095c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80095c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	330c      	adds	r3, #12
 80095ce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80095d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80095d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095da:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80095de:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80095e2:	e841 2300 	strex	r3, r2, [r1]
 80095e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80095ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d1d9      	bne.n	80095a6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	3314      	adds	r3, #20
 80095f8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80095fc:	e853 3f00 	ldrex	r3, [r3]
 8009600:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009602:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009604:	f023 0301 	bic.w	r3, r3, #1
 8009608:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	3314      	adds	r3, #20
 8009612:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009616:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800961a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800961c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800961e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009622:	e841 2300 	strex	r3, r2, [r1]
 8009626:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009628:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800962a:	2b00      	cmp	r3, #0
 800962c:	d1e1      	bne.n	80095f2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	3314      	adds	r3, #20
 8009634:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009636:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009638:	e853 3f00 	ldrex	r3, [r3]
 800963c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800963e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009640:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009644:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	3314      	adds	r3, #20
 800964e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009652:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009654:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009656:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009658:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800965a:	e841 2300 	strex	r3, r2, [r1]
 800965e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009660:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009662:	2b00      	cmp	r3, #0
 8009664:	d1e3      	bne.n	800962e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2220      	movs	r2, #32
 800966a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2200      	movs	r2, #0
 8009672:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	330c      	adds	r3, #12
 800967a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800967c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800967e:	e853 3f00 	ldrex	r3, [r3]
 8009682:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009684:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009686:	f023 0310 	bic.w	r3, r3, #16
 800968a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	330c      	adds	r3, #12
 8009694:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009698:	65ba      	str	r2, [r7, #88]	; 0x58
 800969a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800969c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800969e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80096a0:	e841 2300 	strex	r3, r2, [r1]
 80096a4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80096a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d1e3      	bne.n	8009674 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096b0:	4618      	mov	r0, r3
 80096b2:	f7fd f997 	bl	80069e4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80096be:	b29b      	uxth	r3, r3
 80096c0:	1ad3      	subs	r3, r2, r3
 80096c2:	b29b      	uxth	r3, r3
 80096c4:	4619      	mov	r1, r3
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f000 f8ac 	bl	8009824 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80096cc:	e099      	b.n	8009802 <HAL_UART_IRQHandler+0x50e>
 80096ce:	bf00      	nop
 80096d0:	08009dd7 	.word	0x08009dd7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80096dc:	b29b      	uxth	r3, r3
 80096de:	1ad3      	subs	r3, r2, r3
 80096e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	f000 808b 	beq.w	8009806 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80096f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	f000 8086 	beq.w	8009806 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	330c      	adds	r3, #12
 8009700:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009704:	e853 3f00 	ldrex	r3, [r3]
 8009708:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800970a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800970c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009710:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	330c      	adds	r3, #12
 800971a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800971e:	647a      	str	r2, [r7, #68]	; 0x44
 8009720:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009722:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009724:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009726:	e841 2300 	strex	r3, r2, [r1]
 800972a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800972c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800972e:	2b00      	cmp	r3, #0
 8009730:	d1e3      	bne.n	80096fa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	3314      	adds	r3, #20
 8009738:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800973a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800973c:	e853 3f00 	ldrex	r3, [r3]
 8009740:	623b      	str	r3, [r7, #32]
   return(result);
 8009742:	6a3b      	ldr	r3, [r7, #32]
 8009744:	f023 0301 	bic.w	r3, r3, #1
 8009748:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	3314      	adds	r3, #20
 8009752:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009756:	633a      	str	r2, [r7, #48]	; 0x30
 8009758:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800975a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800975c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800975e:	e841 2300 	strex	r3, r2, [r1]
 8009762:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009766:	2b00      	cmp	r3, #0
 8009768:	d1e3      	bne.n	8009732 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2220      	movs	r2, #32
 800976e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2200      	movs	r2, #0
 8009776:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	330c      	adds	r3, #12
 800977e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009780:	693b      	ldr	r3, [r7, #16]
 8009782:	e853 3f00 	ldrex	r3, [r3]
 8009786:	60fb      	str	r3, [r7, #12]
   return(result);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	f023 0310 	bic.w	r3, r3, #16
 800978e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	330c      	adds	r3, #12
 8009798:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800979c:	61fa      	str	r2, [r7, #28]
 800979e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a0:	69b9      	ldr	r1, [r7, #24]
 80097a2:	69fa      	ldr	r2, [r7, #28]
 80097a4:	e841 2300 	strex	r3, r2, [r1]
 80097a8:	617b      	str	r3, [r7, #20]
   return(result);
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d1e3      	bne.n	8009778 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80097b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80097b4:	4619      	mov	r1, r3
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f000 f834 	bl	8009824 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80097bc:	e023      	b.n	8009806 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80097be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d009      	beq.n	80097de <HAL_UART_IRQHandler+0x4ea>
 80097ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80097ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d003      	beq.n	80097de <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f000 fb11 	bl	8009dfe <UART_Transmit_IT>
    return;
 80097dc:	e014      	b.n	8009808 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80097de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d00e      	beq.n	8009808 <HAL_UART_IRQHandler+0x514>
 80097ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80097ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d008      	beq.n	8009808 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80097f6:	6878      	ldr	r0, [r7, #4]
 80097f8:	f000 fb51 	bl	8009e9e <UART_EndTransmit_IT>
    return;
 80097fc:	e004      	b.n	8009808 <HAL_UART_IRQHandler+0x514>
    return;
 80097fe:	bf00      	nop
 8009800:	e002      	b.n	8009808 <HAL_UART_IRQHandler+0x514>
      return;
 8009802:	bf00      	nop
 8009804:	e000      	b.n	8009808 <HAL_UART_IRQHandler+0x514>
      return;
 8009806:	bf00      	nop
  }
}
 8009808:	37e8      	adds	r7, #232	; 0xe8
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}
 800980e:	bf00      	nop

08009810 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009810:	b480      	push	{r7}
 8009812:	b083      	sub	sp, #12
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009818:	bf00      	nop
 800981a:	370c      	adds	r7, #12
 800981c:	46bd      	mov	sp, r7
 800981e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009822:	4770      	bx	lr

08009824 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009824:	b480      	push	{r7}
 8009826:	b083      	sub	sp, #12
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
 800982c:	460b      	mov	r3, r1
 800982e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009830:	bf00      	nop
 8009832:	370c      	adds	r7, #12
 8009834:	46bd      	mov	sp, r7
 8009836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983a:	4770      	bx	lr

0800983c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b09c      	sub	sp, #112	; 0x70
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009848:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009854:	2b00      	cmp	r3, #0
 8009856:	d172      	bne.n	800993e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009858:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800985a:	2200      	movs	r2, #0
 800985c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800985e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	330c      	adds	r3, #12
 8009864:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009866:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009868:	e853 3f00 	ldrex	r3, [r3]
 800986c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800986e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009870:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009874:	66bb      	str	r3, [r7, #104]	; 0x68
 8009876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	330c      	adds	r3, #12
 800987c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800987e:	65ba      	str	r2, [r7, #88]	; 0x58
 8009880:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009882:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009884:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009886:	e841 2300 	strex	r3, r2, [r1]
 800988a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800988c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800988e:	2b00      	cmp	r3, #0
 8009890:	d1e5      	bne.n	800985e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009892:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	3314      	adds	r3, #20
 8009898:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800989a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800989c:	e853 3f00 	ldrex	r3, [r3]
 80098a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80098a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098a4:	f023 0301 	bic.w	r3, r3, #1
 80098a8:	667b      	str	r3, [r7, #100]	; 0x64
 80098aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	3314      	adds	r3, #20
 80098b0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80098b2:	647a      	str	r2, [r7, #68]	; 0x44
 80098b4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80098b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80098ba:	e841 2300 	strex	r3, r2, [r1]
 80098be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80098c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d1e5      	bne.n	8009892 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	3314      	adds	r3, #20
 80098cc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098d0:	e853 3f00 	ldrex	r3, [r3]
 80098d4:	623b      	str	r3, [r7, #32]
   return(result);
 80098d6:	6a3b      	ldr	r3, [r7, #32]
 80098d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80098dc:	663b      	str	r3, [r7, #96]	; 0x60
 80098de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	3314      	adds	r3, #20
 80098e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80098e6:	633a      	str	r2, [r7, #48]	; 0x30
 80098e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80098ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098ee:	e841 2300 	strex	r3, r2, [r1]
 80098f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80098f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d1e5      	bne.n	80098c6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80098fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098fc:	2220      	movs	r2, #32
 80098fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009902:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009906:	2b01      	cmp	r3, #1
 8009908:	d119      	bne.n	800993e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800990a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	330c      	adds	r3, #12
 8009910:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	e853 3f00 	ldrex	r3, [r3]
 8009918:	60fb      	str	r3, [r7, #12]
   return(result);
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	f023 0310 	bic.w	r3, r3, #16
 8009920:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	330c      	adds	r3, #12
 8009928:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800992a:	61fa      	str	r2, [r7, #28]
 800992c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800992e:	69b9      	ldr	r1, [r7, #24]
 8009930:	69fa      	ldr	r2, [r7, #28]
 8009932:	e841 2300 	strex	r3, r2, [r1]
 8009936:	617b      	str	r3, [r7, #20]
   return(result);
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d1e5      	bne.n	800990a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800993e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009942:	2b01      	cmp	r3, #1
 8009944:	d106      	bne.n	8009954 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009946:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009948:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800994a:	4619      	mov	r1, r3
 800994c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800994e:	f7ff ff69 	bl	8009824 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009952:	e002      	b.n	800995a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009954:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009956:	f7f9 fa4f 	bl	8002df8 <HAL_UART_RxCpltCallback>
}
 800995a:	bf00      	nop
 800995c:	3770      	adds	r7, #112	; 0x70
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}

08009962 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009962:	b580      	push	{r7, lr}
 8009964:	b084      	sub	sp, #16
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800996e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009974:	2b01      	cmp	r3, #1
 8009976:	d108      	bne.n	800998a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800997c:	085b      	lsrs	r3, r3, #1
 800997e:	b29b      	uxth	r3, r3
 8009980:	4619      	mov	r1, r3
 8009982:	68f8      	ldr	r0, [r7, #12]
 8009984:	f7ff ff4e 	bl	8009824 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009988:	e002      	b.n	8009990 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800998a:	68f8      	ldr	r0, [r7, #12]
 800998c:	f7ff ff40 	bl	8009810 <HAL_UART_RxHalfCpltCallback>
}
 8009990:	bf00      	nop
 8009992:	3710      	adds	r7, #16
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}

08009998 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80099a0:	2300      	movs	r3, #0
 80099a2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099a8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	695b      	ldr	r3, [r3, #20]
 80099b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099b4:	2b80      	cmp	r3, #128	; 0x80
 80099b6:	bf0c      	ite	eq
 80099b8:	2301      	moveq	r3, #1
 80099ba:	2300      	movne	r3, #0
 80099bc:	b2db      	uxtb	r3, r3
 80099be:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	2b21      	cmp	r3, #33	; 0x21
 80099ca:	d108      	bne.n	80099de <UART_DMAError+0x46>
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d005      	beq.n	80099de <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	2200      	movs	r2, #0
 80099d6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80099d8:	68b8      	ldr	r0, [r7, #8]
 80099da:	f000 f971 	bl	8009cc0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	695b      	ldr	r3, [r3, #20]
 80099e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099e8:	2b40      	cmp	r3, #64	; 0x40
 80099ea:	bf0c      	ite	eq
 80099ec:	2301      	moveq	r3, #1
 80099ee:	2300      	movne	r3, #0
 80099f0:	b2db      	uxtb	r3, r3
 80099f2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80099fa:	b2db      	uxtb	r3, r3
 80099fc:	2b22      	cmp	r3, #34	; 0x22
 80099fe:	d108      	bne.n	8009a12 <UART_DMAError+0x7a>
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d005      	beq.n	8009a12 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009a0c:	68b8      	ldr	r0, [r7, #8]
 8009a0e:	f000 f97f 	bl	8009d10 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a16:	f043 0210 	orr.w	r2, r3, #16
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009a1e:	68b8      	ldr	r0, [r7, #8]
 8009a20:	f7f9 fa50 	bl	8002ec4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a24:	bf00      	nop
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b090      	sub	sp, #64	; 0x40
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	60b9      	str	r1, [r7, #8]
 8009a36:	603b      	str	r3, [r7, #0]
 8009a38:	4613      	mov	r3, r2
 8009a3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a3c:	e050      	b.n	8009ae0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a44:	d04c      	beq.n	8009ae0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009a46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d007      	beq.n	8009a5c <UART_WaitOnFlagUntilTimeout+0x30>
 8009a4c:	f7fb fb92 	bl	8005174 <HAL_GetTick>
 8009a50:	4602      	mov	r2, r0
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	1ad3      	subs	r3, r2, r3
 8009a56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d241      	bcs.n	8009ae0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	330c      	adds	r3, #12
 8009a62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a66:	e853 3f00 	ldrex	r3, [r3]
 8009a6a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009a72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	330c      	adds	r3, #12
 8009a7a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009a7c:	637a      	str	r2, [r7, #52]	; 0x34
 8009a7e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a80:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009a82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009a84:	e841 2300 	strex	r3, r2, [r1]
 8009a88:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d1e5      	bne.n	8009a5c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	3314      	adds	r3, #20
 8009a96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	e853 3f00 	ldrex	r3, [r3]
 8009a9e:	613b      	str	r3, [r7, #16]
   return(result);
 8009aa0:	693b      	ldr	r3, [r7, #16]
 8009aa2:	f023 0301 	bic.w	r3, r3, #1
 8009aa6:	63bb      	str	r3, [r7, #56]	; 0x38
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	3314      	adds	r3, #20
 8009aae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ab0:	623a      	str	r2, [r7, #32]
 8009ab2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab4:	69f9      	ldr	r1, [r7, #28]
 8009ab6:	6a3a      	ldr	r2, [r7, #32]
 8009ab8:	e841 2300 	strex	r3, r2, [r1]
 8009abc:	61bb      	str	r3, [r7, #24]
   return(result);
 8009abe:	69bb      	ldr	r3, [r7, #24]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d1e5      	bne.n	8009a90 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2220      	movs	r2, #32
 8009ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2220      	movs	r2, #32
 8009ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009adc:	2303      	movs	r3, #3
 8009ade:	e00f      	b.n	8009b00 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	4013      	ands	r3, r2
 8009aea:	68ba      	ldr	r2, [r7, #8]
 8009aec:	429a      	cmp	r2, r3
 8009aee:	bf0c      	ite	eq
 8009af0:	2301      	moveq	r3, #1
 8009af2:	2300      	movne	r3, #0
 8009af4:	b2db      	uxtb	r3, r3
 8009af6:	461a      	mov	r2, r3
 8009af8:	79fb      	ldrb	r3, [r7, #7]
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d09f      	beq.n	8009a3e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009afe:	2300      	movs	r3, #0
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3740      	adds	r7, #64	; 0x40
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b085      	sub	sp, #20
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	60f8      	str	r0, [r7, #12]
 8009b10:	60b9      	str	r1, [r7, #8]
 8009b12:	4613      	mov	r3, r2
 8009b14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	68ba      	ldr	r2, [r7, #8]
 8009b1a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	88fa      	ldrh	r2, [r7, #6]
 8009b20:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	88fa      	ldrh	r2, [r7, #6]
 8009b26:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	2222      	movs	r2, #34	; 0x22
 8009b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2200      	movs	r2, #0
 8009b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	691b      	ldr	r3, [r3, #16]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d007      	beq.n	8009b56 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	68da      	ldr	r2, [r3, #12]
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009b54:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	695a      	ldr	r2, [r3, #20]
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f042 0201 	orr.w	r2, r2, #1
 8009b64:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	68da      	ldr	r2, [r3, #12]
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	f042 0220 	orr.w	r2, r2, #32
 8009b74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009b76:	2300      	movs	r3, #0
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3714      	adds	r7, #20
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b82:	4770      	bx	lr

08009b84 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b098      	sub	sp, #96	; 0x60
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	60f8      	str	r0, [r7, #12]
 8009b8c:	60b9      	str	r1, [r7, #8]
 8009b8e:	4613      	mov	r3, r2
 8009b90:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009b92:	68ba      	ldr	r2, [r7, #8]
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	88fa      	ldrh	r2, [r7, #6]
 8009b9c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	2222      	movs	r2, #34	; 0x22
 8009ba8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bb0:	4a40      	ldr	r2, [pc, #256]	; (8009cb4 <UART_Start_Receive_DMA+0x130>)
 8009bb2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bb8:	4a3f      	ldr	r2, [pc, #252]	; (8009cb8 <UART_Start_Receive_DMA+0x134>)
 8009bba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bc0:	4a3e      	ldr	r2, [pc, #248]	; (8009cbc <UART_Start_Receive_DMA+0x138>)
 8009bc2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bc8:	2200      	movs	r2, #0
 8009bca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009bcc:	f107 0308 	add.w	r3, r7, #8
 8009bd0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	3304      	adds	r3, #4
 8009bdc:	4619      	mov	r1, r3
 8009bde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009be0:	681a      	ldr	r2, [r3, #0]
 8009be2:	88fb      	ldrh	r3, [r7, #6]
 8009be4:	f7fc fea6 	bl	8006934 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009be8:	2300      	movs	r3, #0
 8009bea:	613b      	str	r3, [r7, #16]
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	613b      	str	r3, [r7, #16]
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	613b      	str	r3, [r7, #16]
 8009bfc:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	2200      	movs	r2, #0
 8009c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	691b      	ldr	r3, [r3, #16]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d019      	beq.n	8009c42 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	330c      	adds	r3, #12
 8009c14:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c18:	e853 3f00 	ldrex	r3, [r3]
 8009c1c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009c1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c24:	65bb      	str	r3, [r7, #88]	; 0x58
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	330c      	adds	r3, #12
 8009c2c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009c2e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009c30:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c32:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009c34:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009c36:	e841 2300 	strex	r3, r2, [r1]
 8009c3a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009c3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d1e5      	bne.n	8009c0e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	3314      	adds	r3, #20
 8009c48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c4c:	e853 3f00 	ldrex	r3, [r3]
 8009c50:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c54:	f043 0301 	orr.w	r3, r3, #1
 8009c58:	657b      	str	r3, [r7, #84]	; 0x54
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	3314      	adds	r3, #20
 8009c60:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009c62:	63ba      	str	r2, [r7, #56]	; 0x38
 8009c64:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c66:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009c68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c6a:	e841 2300 	strex	r3, r2, [r1]
 8009c6e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d1e5      	bne.n	8009c42 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	3314      	adds	r3, #20
 8009c7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c7e:	69bb      	ldr	r3, [r7, #24]
 8009c80:	e853 3f00 	ldrex	r3, [r3]
 8009c84:	617b      	str	r3, [r7, #20]
   return(result);
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c8c:	653b      	str	r3, [r7, #80]	; 0x50
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	3314      	adds	r3, #20
 8009c94:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009c96:	627a      	str	r2, [r7, #36]	; 0x24
 8009c98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9a:	6a39      	ldr	r1, [r7, #32]
 8009c9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c9e:	e841 2300 	strex	r3, r2, [r1]
 8009ca2:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ca4:	69fb      	ldr	r3, [r7, #28]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d1e5      	bne.n	8009c76 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8009caa:	2300      	movs	r3, #0
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3760      	adds	r7, #96	; 0x60
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}
 8009cb4:	0800983d 	.word	0x0800983d
 8009cb8:	08009963 	.word	0x08009963
 8009cbc:	08009999 	.word	0x08009999

08009cc0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b089      	sub	sp, #36	; 0x24
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	330c      	adds	r3, #12
 8009cce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	e853 3f00 	ldrex	r3, [r3]
 8009cd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009cde:	61fb      	str	r3, [r7, #28]
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	330c      	adds	r3, #12
 8009ce6:	69fa      	ldr	r2, [r7, #28]
 8009ce8:	61ba      	str	r2, [r7, #24]
 8009cea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cec:	6979      	ldr	r1, [r7, #20]
 8009cee:	69ba      	ldr	r2, [r7, #24]
 8009cf0:	e841 2300 	strex	r3, r2, [r1]
 8009cf4:	613b      	str	r3, [r7, #16]
   return(result);
 8009cf6:	693b      	ldr	r3, [r7, #16]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d1e5      	bne.n	8009cc8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2220      	movs	r2, #32
 8009d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009d04:	bf00      	nop
 8009d06:	3724      	adds	r7, #36	; 0x24
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0e:	4770      	bx	lr

08009d10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d10:	b480      	push	{r7}
 8009d12:	b095      	sub	sp, #84	; 0x54
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	330c      	adds	r3, #12
 8009d1e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d22:	e853 3f00 	ldrex	r3, [r3]
 8009d26:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009d2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	330c      	adds	r3, #12
 8009d36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009d38:	643a      	str	r2, [r7, #64]	; 0x40
 8009d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d3c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009d3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009d40:	e841 2300 	strex	r3, r2, [r1]
 8009d44:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d1e5      	bne.n	8009d18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	3314      	adds	r3, #20
 8009d52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d54:	6a3b      	ldr	r3, [r7, #32]
 8009d56:	e853 3f00 	ldrex	r3, [r3]
 8009d5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d5c:	69fb      	ldr	r3, [r7, #28]
 8009d5e:	f023 0301 	bic.w	r3, r3, #1
 8009d62:	64bb      	str	r3, [r7, #72]	; 0x48
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	3314      	adds	r3, #20
 8009d6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d6c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009d6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009d72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d74:	e841 2300 	strex	r3, r2, [r1]
 8009d78:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d1e5      	bne.n	8009d4c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d84:	2b01      	cmp	r3, #1
 8009d86:	d119      	bne.n	8009dbc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	330c      	adds	r3, #12
 8009d8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	e853 3f00 	ldrex	r3, [r3]
 8009d96:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	f023 0310 	bic.w	r3, r3, #16
 8009d9e:	647b      	str	r3, [r7, #68]	; 0x44
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	330c      	adds	r3, #12
 8009da6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009da8:	61ba      	str	r2, [r7, #24]
 8009daa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dac:	6979      	ldr	r1, [r7, #20]
 8009dae:	69ba      	ldr	r2, [r7, #24]
 8009db0:	e841 2300 	strex	r3, r2, [r1]
 8009db4:	613b      	str	r3, [r7, #16]
   return(result);
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d1e5      	bne.n	8009d88 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2220      	movs	r2, #32
 8009dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009dca:	bf00      	nop
 8009dcc:	3754      	adds	r7, #84	; 0x54
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr

08009dd6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009dd6:	b580      	push	{r7, lr}
 8009dd8:	b084      	sub	sp, #16
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009de2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2200      	movs	r2, #0
 8009de8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	2200      	movs	r2, #0
 8009dee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009df0:	68f8      	ldr	r0, [r7, #12]
 8009df2:	f7f9 f867 	bl	8002ec4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009df6:	bf00      	nop
 8009df8:	3710      	adds	r7, #16
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}

08009dfe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009dfe:	b480      	push	{r7}
 8009e00:	b085      	sub	sp, #20
 8009e02:	af00      	add	r7, sp, #0
 8009e04:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e0c:	b2db      	uxtb	r3, r3
 8009e0e:	2b21      	cmp	r3, #33	; 0x21
 8009e10:	d13e      	bne.n	8009e90 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	689b      	ldr	r3, [r3, #8]
 8009e16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e1a:	d114      	bne.n	8009e46 <UART_Transmit_IT+0x48>
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	691b      	ldr	r3, [r3, #16]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d110      	bne.n	8009e46 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6a1b      	ldr	r3, [r3, #32]
 8009e28:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	881b      	ldrh	r3, [r3, #0]
 8009e2e:	461a      	mov	r2, r3
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e38:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6a1b      	ldr	r3, [r3, #32]
 8009e3e:	1c9a      	adds	r2, r3, #2
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	621a      	str	r2, [r3, #32]
 8009e44:	e008      	b.n	8009e58 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6a1b      	ldr	r3, [r3, #32]
 8009e4a:	1c59      	adds	r1, r3, #1
 8009e4c:	687a      	ldr	r2, [r7, #4]
 8009e4e:	6211      	str	r1, [r2, #32]
 8009e50:	781a      	ldrb	r2, [r3, #0]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	3b01      	subs	r3, #1
 8009e60:	b29b      	uxth	r3, r3
 8009e62:	687a      	ldr	r2, [r7, #4]
 8009e64:	4619      	mov	r1, r3
 8009e66:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d10f      	bne.n	8009e8c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	68da      	ldr	r2, [r3, #12]
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e7a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	68da      	ldr	r2, [r3, #12]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e8a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	e000      	b.n	8009e92 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009e90:	2302      	movs	r3, #2
  }
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3714      	adds	r7, #20
 8009e96:	46bd      	mov	sp, r7
 8009e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9c:	4770      	bx	lr

08009e9e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009e9e:	b580      	push	{r7, lr}
 8009ea0:	b082      	sub	sp, #8
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	68da      	ldr	r2, [r3, #12]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009eb4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2220      	movs	r2, #32
 8009eba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f7f9 f82a 	bl	8002f18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009ec4:	2300      	movs	r3, #0
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	3708      	adds	r7, #8
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}

08009ece <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009ece:	b580      	push	{r7, lr}
 8009ed0:	b08c      	sub	sp, #48	; 0x30
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	2b22      	cmp	r3, #34	; 0x22
 8009ee0:	f040 80ab 	bne.w	800a03a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	689b      	ldr	r3, [r3, #8]
 8009ee8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009eec:	d117      	bne.n	8009f1e <UART_Receive_IT+0x50>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	691b      	ldr	r3, [r3, #16]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d113      	bne.n	8009f1e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009efe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	b29b      	uxth	r3, r3
 8009f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f0c:	b29a      	uxth	r2, r3
 8009f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f10:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f16:	1c9a      	adds	r2, r3, #2
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	629a      	str	r2, [r3, #40]	; 0x28
 8009f1c:	e026      	b.n	8009f6c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f22:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009f24:	2300      	movs	r3, #0
 8009f26:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f30:	d007      	beq.n	8009f42 <UART_Receive_IT+0x74>
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	689b      	ldr	r3, [r3, #8]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d10a      	bne.n	8009f50 <UART_Receive_IT+0x82>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	691b      	ldr	r3, [r3, #16]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d106      	bne.n	8009f50 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	b2da      	uxtb	r2, r3
 8009f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f4c:	701a      	strb	r2, [r3, #0]
 8009f4e:	e008      	b.n	8009f62 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	b2db      	uxtb	r3, r3
 8009f58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f5c:	b2da      	uxtb	r2, r3
 8009f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f60:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f66:	1c5a      	adds	r2, r3, #1
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f70:	b29b      	uxth	r3, r3
 8009f72:	3b01      	subs	r3, #1
 8009f74:	b29b      	uxth	r3, r3
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	4619      	mov	r1, r3
 8009f7a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d15a      	bne.n	800a036 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	68da      	ldr	r2, [r3, #12]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f022 0220 	bic.w	r2, r2, #32
 8009f8e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	68da      	ldr	r2, [r3, #12]
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009f9e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	695a      	ldr	r2, [r3, #20]
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	f022 0201 	bic.w	r2, r2, #1
 8009fae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2220      	movs	r2, #32
 8009fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fbc:	2b01      	cmp	r3, #1
 8009fbe:	d135      	bne.n	800a02c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	330c      	adds	r3, #12
 8009fcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	e853 3f00 	ldrex	r3, [r3]
 8009fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8009fd6:	693b      	ldr	r3, [r7, #16]
 8009fd8:	f023 0310 	bic.w	r3, r3, #16
 8009fdc:	627b      	str	r3, [r7, #36]	; 0x24
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	330c      	adds	r3, #12
 8009fe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fe6:	623a      	str	r2, [r7, #32]
 8009fe8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fea:	69f9      	ldr	r1, [r7, #28]
 8009fec:	6a3a      	ldr	r2, [r7, #32]
 8009fee:	e841 2300 	strex	r3, r2, [r1]
 8009ff2:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ff4:	69bb      	ldr	r3, [r7, #24]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d1e5      	bne.n	8009fc6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f003 0310 	and.w	r3, r3, #16
 800a004:	2b10      	cmp	r3, #16
 800a006:	d10a      	bne.n	800a01e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a008:	2300      	movs	r3, #0
 800a00a:	60fb      	str	r3, [r7, #12]
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	60fb      	str	r3, [r7, #12]
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	685b      	ldr	r3, [r3, #4]
 800a01a:	60fb      	str	r3, [r7, #12]
 800a01c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a022:	4619      	mov	r1, r3
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f7ff fbfd 	bl	8009824 <HAL_UARTEx_RxEventCallback>
 800a02a:	e002      	b.n	800a032 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f7f8 fee3 	bl	8002df8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a032:	2300      	movs	r3, #0
 800a034:	e002      	b.n	800a03c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a036:	2300      	movs	r3, #0
 800a038:	e000      	b.n	800a03c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a03a:	2302      	movs	r3, #2
  }
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	3730      	adds	r7, #48	; 0x30
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}

0800a044 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a044:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a048:	b0c0      	sub	sp, #256	; 0x100
 800a04a:	af00      	add	r7, sp, #0
 800a04c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	691b      	ldr	r3, [r3, #16]
 800a058:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a05c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a060:	68d9      	ldr	r1, [r3, #12]
 800a062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	ea40 0301 	orr.w	r3, r0, r1
 800a06c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a06e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a072:	689a      	ldr	r2, [r3, #8]
 800a074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a078:	691b      	ldr	r3, [r3, #16]
 800a07a:	431a      	orrs	r2, r3
 800a07c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a080:	695b      	ldr	r3, [r3, #20]
 800a082:	431a      	orrs	r2, r3
 800a084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a088:	69db      	ldr	r3, [r3, #28]
 800a08a:	4313      	orrs	r3, r2
 800a08c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	68db      	ldr	r3, [r3, #12]
 800a098:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a09c:	f021 010c 	bic.w	r1, r1, #12
 800a0a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0a4:	681a      	ldr	r2, [r3, #0]
 800a0a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a0aa:	430b      	orrs	r3, r1
 800a0ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a0ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	695b      	ldr	r3, [r3, #20]
 800a0b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a0ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0be:	6999      	ldr	r1, [r3, #24]
 800a0c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0c4:	681a      	ldr	r2, [r3, #0]
 800a0c6:	ea40 0301 	orr.w	r3, r0, r1
 800a0ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a0cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0d0:	681a      	ldr	r2, [r3, #0]
 800a0d2:	4b8f      	ldr	r3, [pc, #572]	; (800a310 <UART_SetConfig+0x2cc>)
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d005      	beq.n	800a0e4 <UART_SetConfig+0xa0>
 800a0d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0dc:	681a      	ldr	r2, [r3, #0]
 800a0de:	4b8d      	ldr	r3, [pc, #564]	; (800a314 <UART_SetConfig+0x2d0>)
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d104      	bne.n	800a0ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a0e4:	f7fd fdcc 	bl	8007c80 <HAL_RCC_GetPCLK2Freq>
 800a0e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a0ec:	e003      	b.n	800a0f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a0ee:	f7fd fdb3 	bl	8007c58 <HAL_RCC_GetPCLK1Freq>
 800a0f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a0f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0fa:	69db      	ldr	r3, [r3, #28]
 800a0fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a100:	f040 810c 	bne.w	800a31c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a104:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a108:	2200      	movs	r2, #0
 800a10a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a10e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a112:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a116:	4622      	mov	r2, r4
 800a118:	462b      	mov	r3, r5
 800a11a:	1891      	adds	r1, r2, r2
 800a11c:	65b9      	str	r1, [r7, #88]	; 0x58
 800a11e:	415b      	adcs	r3, r3
 800a120:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a122:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a126:	4621      	mov	r1, r4
 800a128:	eb12 0801 	adds.w	r8, r2, r1
 800a12c:	4629      	mov	r1, r5
 800a12e:	eb43 0901 	adc.w	r9, r3, r1
 800a132:	f04f 0200 	mov.w	r2, #0
 800a136:	f04f 0300 	mov.w	r3, #0
 800a13a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a13e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a142:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a146:	4690      	mov	r8, r2
 800a148:	4699      	mov	r9, r3
 800a14a:	4623      	mov	r3, r4
 800a14c:	eb18 0303 	adds.w	r3, r8, r3
 800a150:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a154:	462b      	mov	r3, r5
 800a156:	eb49 0303 	adc.w	r3, r9, r3
 800a15a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a15e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a162:	685b      	ldr	r3, [r3, #4]
 800a164:	2200      	movs	r2, #0
 800a166:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a16a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a16e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a172:	460b      	mov	r3, r1
 800a174:	18db      	adds	r3, r3, r3
 800a176:	653b      	str	r3, [r7, #80]	; 0x50
 800a178:	4613      	mov	r3, r2
 800a17a:	eb42 0303 	adc.w	r3, r2, r3
 800a17e:	657b      	str	r3, [r7, #84]	; 0x54
 800a180:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a184:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a188:	f7f6 fd5e 	bl	8000c48 <__aeabi_uldivmod>
 800a18c:	4602      	mov	r2, r0
 800a18e:	460b      	mov	r3, r1
 800a190:	4b61      	ldr	r3, [pc, #388]	; (800a318 <UART_SetConfig+0x2d4>)
 800a192:	fba3 2302 	umull	r2, r3, r3, r2
 800a196:	095b      	lsrs	r3, r3, #5
 800a198:	011c      	lsls	r4, r3, #4
 800a19a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a19e:	2200      	movs	r2, #0
 800a1a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a1a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a1a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a1ac:	4642      	mov	r2, r8
 800a1ae:	464b      	mov	r3, r9
 800a1b0:	1891      	adds	r1, r2, r2
 800a1b2:	64b9      	str	r1, [r7, #72]	; 0x48
 800a1b4:	415b      	adcs	r3, r3
 800a1b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a1b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a1bc:	4641      	mov	r1, r8
 800a1be:	eb12 0a01 	adds.w	sl, r2, r1
 800a1c2:	4649      	mov	r1, r9
 800a1c4:	eb43 0b01 	adc.w	fp, r3, r1
 800a1c8:	f04f 0200 	mov.w	r2, #0
 800a1cc:	f04f 0300 	mov.w	r3, #0
 800a1d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a1d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a1d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a1dc:	4692      	mov	sl, r2
 800a1de:	469b      	mov	fp, r3
 800a1e0:	4643      	mov	r3, r8
 800a1e2:	eb1a 0303 	adds.w	r3, sl, r3
 800a1e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a1ea:	464b      	mov	r3, r9
 800a1ec:	eb4b 0303 	adc.w	r3, fp, r3
 800a1f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a1f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1f8:	685b      	ldr	r3, [r3, #4]
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a200:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a204:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a208:	460b      	mov	r3, r1
 800a20a:	18db      	adds	r3, r3, r3
 800a20c:	643b      	str	r3, [r7, #64]	; 0x40
 800a20e:	4613      	mov	r3, r2
 800a210:	eb42 0303 	adc.w	r3, r2, r3
 800a214:	647b      	str	r3, [r7, #68]	; 0x44
 800a216:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a21a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a21e:	f7f6 fd13 	bl	8000c48 <__aeabi_uldivmod>
 800a222:	4602      	mov	r2, r0
 800a224:	460b      	mov	r3, r1
 800a226:	4611      	mov	r1, r2
 800a228:	4b3b      	ldr	r3, [pc, #236]	; (800a318 <UART_SetConfig+0x2d4>)
 800a22a:	fba3 2301 	umull	r2, r3, r3, r1
 800a22e:	095b      	lsrs	r3, r3, #5
 800a230:	2264      	movs	r2, #100	; 0x64
 800a232:	fb02 f303 	mul.w	r3, r2, r3
 800a236:	1acb      	subs	r3, r1, r3
 800a238:	00db      	lsls	r3, r3, #3
 800a23a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a23e:	4b36      	ldr	r3, [pc, #216]	; (800a318 <UART_SetConfig+0x2d4>)
 800a240:	fba3 2302 	umull	r2, r3, r3, r2
 800a244:	095b      	lsrs	r3, r3, #5
 800a246:	005b      	lsls	r3, r3, #1
 800a248:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a24c:	441c      	add	r4, r3
 800a24e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a252:	2200      	movs	r2, #0
 800a254:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a258:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a25c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a260:	4642      	mov	r2, r8
 800a262:	464b      	mov	r3, r9
 800a264:	1891      	adds	r1, r2, r2
 800a266:	63b9      	str	r1, [r7, #56]	; 0x38
 800a268:	415b      	adcs	r3, r3
 800a26a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a26c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a270:	4641      	mov	r1, r8
 800a272:	1851      	adds	r1, r2, r1
 800a274:	6339      	str	r1, [r7, #48]	; 0x30
 800a276:	4649      	mov	r1, r9
 800a278:	414b      	adcs	r3, r1
 800a27a:	637b      	str	r3, [r7, #52]	; 0x34
 800a27c:	f04f 0200 	mov.w	r2, #0
 800a280:	f04f 0300 	mov.w	r3, #0
 800a284:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a288:	4659      	mov	r1, fp
 800a28a:	00cb      	lsls	r3, r1, #3
 800a28c:	4651      	mov	r1, sl
 800a28e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a292:	4651      	mov	r1, sl
 800a294:	00ca      	lsls	r2, r1, #3
 800a296:	4610      	mov	r0, r2
 800a298:	4619      	mov	r1, r3
 800a29a:	4603      	mov	r3, r0
 800a29c:	4642      	mov	r2, r8
 800a29e:	189b      	adds	r3, r3, r2
 800a2a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a2a4:	464b      	mov	r3, r9
 800a2a6:	460a      	mov	r2, r1
 800a2a8:	eb42 0303 	adc.w	r3, r2, r3
 800a2ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a2b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a2bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a2c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a2c4:	460b      	mov	r3, r1
 800a2c6:	18db      	adds	r3, r3, r3
 800a2c8:	62bb      	str	r3, [r7, #40]	; 0x28
 800a2ca:	4613      	mov	r3, r2
 800a2cc:	eb42 0303 	adc.w	r3, r2, r3
 800a2d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a2d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a2d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a2da:	f7f6 fcb5 	bl	8000c48 <__aeabi_uldivmod>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	460b      	mov	r3, r1
 800a2e2:	4b0d      	ldr	r3, [pc, #52]	; (800a318 <UART_SetConfig+0x2d4>)
 800a2e4:	fba3 1302 	umull	r1, r3, r3, r2
 800a2e8:	095b      	lsrs	r3, r3, #5
 800a2ea:	2164      	movs	r1, #100	; 0x64
 800a2ec:	fb01 f303 	mul.w	r3, r1, r3
 800a2f0:	1ad3      	subs	r3, r2, r3
 800a2f2:	00db      	lsls	r3, r3, #3
 800a2f4:	3332      	adds	r3, #50	; 0x32
 800a2f6:	4a08      	ldr	r2, [pc, #32]	; (800a318 <UART_SetConfig+0x2d4>)
 800a2f8:	fba2 2303 	umull	r2, r3, r2, r3
 800a2fc:	095b      	lsrs	r3, r3, #5
 800a2fe:	f003 0207 	and.w	r2, r3, #7
 800a302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4422      	add	r2, r4
 800a30a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a30c:	e106      	b.n	800a51c <UART_SetConfig+0x4d8>
 800a30e:	bf00      	nop
 800a310:	40011000 	.word	0x40011000
 800a314:	40011400 	.word	0x40011400
 800a318:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a31c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a320:	2200      	movs	r2, #0
 800a322:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a326:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a32a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a32e:	4642      	mov	r2, r8
 800a330:	464b      	mov	r3, r9
 800a332:	1891      	adds	r1, r2, r2
 800a334:	6239      	str	r1, [r7, #32]
 800a336:	415b      	adcs	r3, r3
 800a338:	627b      	str	r3, [r7, #36]	; 0x24
 800a33a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a33e:	4641      	mov	r1, r8
 800a340:	1854      	adds	r4, r2, r1
 800a342:	4649      	mov	r1, r9
 800a344:	eb43 0501 	adc.w	r5, r3, r1
 800a348:	f04f 0200 	mov.w	r2, #0
 800a34c:	f04f 0300 	mov.w	r3, #0
 800a350:	00eb      	lsls	r3, r5, #3
 800a352:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a356:	00e2      	lsls	r2, r4, #3
 800a358:	4614      	mov	r4, r2
 800a35a:	461d      	mov	r5, r3
 800a35c:	4643      	mov	r3, r8
 800a35e:	18e3      	adds	r3, r4, r3
 800a360:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a364:	464b      	mov	r3, r9
 800a366:	eb45 0303 	adc.w	r3, r5, r3
 800a36a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a36e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a372:	685b      	ldr	r3, [r3, #4]
 800a374:	2200      	movs	r2, #0
 800a376:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a37a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a37e:	f04f 0200 	mov.w	r2, #0
 800a382:	f04f 0300 	mov.w	r3, #0
 800a386:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a38a:	4629      	mov	r1, r5
 800a38c:	008b      	lsls	r3, r1, #2
 800a38e:	4621      	mov	r1, r4
 800a390:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a394:	4621      	mov	r1, r4
 800a396:	008a      	lsls	r2, r1, #2
 800a398:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a39c:	f7f6 fc54 	bl	8000c48 <__aeabi_uldivmod>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	460b      	mov	r3, r1
 800a3a4:	4b60      	ldr	r3, [pc, #384]	; (800a528 <UART_SetConfig+0x4e4>)
 800a3a6:	fba3 2302 	umull	r2, r3, r3, r2
 800a3aa:	095b      	lsrs	r3, r3, #5
 800a3ac:	011c      	lsls	r4, r3, #4
 800a3ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a3b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a3bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a3c0:	4642      	mov	r2, r8
 800a3c2:	464b      	mov	r3, r9
 800a3c4:	1891      	adds	r1, r2, r2
 800a3c6:	61b9      	str	r1, [r7, #24]
 800a3c8:	415b      	adcs	r3, r3
 800a3ca:	61fb      	str	r3, [r7, #28]
 800a3cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a3d0:	4641      	mov	r1, r8
 800a3d2:	1851      	adds	r1, r2, r1
 800a3d4:	6139      	str	r1, [r7, #16]
 800a3d6:	4649      	mov	r1, r9
 800a3d8:	414b      	adcs	r3, r1
 800a3da:	617b      	str	r3, [r7, #20]
 800a3dc:	f04f 0200 	mov.w	r2, #0
 800a3e0:	f04f 0300 	mov.w	r3, #0
 800a3e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a3e8:	4659      	mov	r1, fp
 800a3ea:	00cb      	lsls	r3, r1, #3
 800a3ec:	4651      	mov	r1, sl
 800a3ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a3f2:	4651      	mov	r1, sl
 800a3f4:	00ca      	lsls	r2, r1, #3
 800a3f6:	4610      	mov	r0, r2
 800a3f8:	4619      	mov	r1, r3
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	4642      	mov	r2, r8
 800a3fe:	189b      	adds	r3, r3, r2
 800a400:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a404:	464b      	mov	r3, r9
 800a406:	460a      	mov	r2, r1
 800a408:	eb42 0303 	adc.w	r3, r2, r3
 800a40c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a414:	685b      	ldr	r3, [r3, #4]
 800a416:	2200      	movs	r2, #0
 800a418:	67bb      	str	r3, [r7, #120]	; 0x78
 800a41a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a41c:	f04f 0200 	mov.w	r2, #0
 800a420:	f04f 0300 	mov.w	r3, #0
 800a424:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a428:	4649      	mov	r1, r9
 800a42a:	008b      	lsls	r3, r1, #2
 800a42c:	4641      	mov	r1, r8
 800a42e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a432:	4641      	mov	r1, r8
 800a434:	008a      	lsls	r2, r1, #2
 800a436:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a43a:	f7f6 fc05 	bl	8000c48 <__aeabi_uldivmod>
 800a43e:	4602      	mov	r2, r0
 800a440:	460b      	mov	r3, r1
 800a442:	4611      	mov	r1, r2
 800a444:	4b38      	ldr	r3, [pc, #224]	; (800a528 <UART_SetConfig+0x4e4>)
 800a446:	fba3 2301 	umull	r2, r3, r3, r1
 800a44a:	095b      	lsrs	r3, r3, #5
 800a44c:	2264      	movs	r2, #100	; 0x64
 800a44e:	fb02 f303 	mul.w	r3, r2, r3
 800a452:	1acb      	subs	r3, r1, r3
 800a454:	011b      	lsls	r3, r3, #4
 800a456:	3332      	adds	r3, #50	; 0x32
 800a458:	4a33      	ldr	r2, [pc, #204]	; (800a528 <UART_SetConfig+0x4e4>)
 800a45a:	fba2 2303 	umull	r2, r3, r2, r3
 800a45e:	095b      	lsrs	r3, r3, #5
 800a460:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a464:	441c      	add	r4, r3
 800a466:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a46a:	2200      	movs	r2, #0
 800a46c:	673b      	str	r3, [r7, #112]	; 0x70
 800a46e:	677a      	str	r2, [r7, #116]	; 0x74
 800a470:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a474:	4642      	mov	r2, r8
 800a476:	464b      	mov	r3, r9
 800a478:	1891      	adds	r1, r2, r2
 800a47a:	60b9      	str	r1, [r7, #8]
 800a47c:	415b      	adcs	r3, r3
 800a47e:	60fb      	str	r3, [r7, #12]
 800a480:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a484:	4641      	mov	r1, r8
 800a486:	1851      	adds	r1, r2, r1
 800a488:	6039      	str	r1, [r7, #0]
 800a48a:	4649      	mov	r1, r9
 800a48c:	414b      	adcs	r3, r1
 800a48e:	607b      	str	r3, [r7, #4]
 800a490:	f04f 0200 	mov.w	r2, #0
 800a494:	f04f 0300 	mov.w	r3, #0
 800a498:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a49c:	4659      	mov	r1, fp
 800a49e:	00cb      	lsls	r3, r1, #3
 800a4a0:	4651      	mov	r1, sl
 800a4a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a4a6:	4651      	mov	r1, sl
 800a4a8:	00ca      	lsls	r2, r1, #3
 800a4aa:	4610      	mov	r0, r2
 800a4ac:	4619      	mov	r1, r3
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	4642      	mov	r2, r8
 800a4b2:	189b      	adds	r3, r3, r2
 800a4b4:	66bb      	str	r3, [r7, #104]	; 0x68
 800a4b6:	464b      	mov	r3, r9
 800a4b8:	460a      	mov	r2, r1
 800a4ba:	eb42 0303 	adc.w	r3, r2, r3
 800a4be:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a4c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4c4:	685b      	ldr	r3, [r3, #4]
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	663b      	str	r3, [r7, #96]	; 0x60
 800a4ca:	667a      	str	r2, [r7, #100]	; 0x64
 800a4cc:	f04f 0200 	mov.w	r2, #0
 800a4d0:	f04f 0300 	mov.w	r3, #0
 800a4d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a4d8:	4649      	mov	r1, r9
 800a4da:	008b      	lsls	r3, r1, #2
 800a4dc:	4641      	mov	r1, r8
 800a4de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a4e2:	4641      	mov	r1, r8
 800a4e4:	008a      	lsls	r2, r1, #2
 800a4e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a4ea:	f7f6 fbad 	bl	8000c48 <__aeabi_uldivmod>
 800a4ee:	4602      	mov	r2, r0
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	4b0d      	ldr	r3, [pc, #52]	; (800a528 <UART_SetConfig+0x4e4>)
 800a4f4:	fba3 1302 	umull	r1, r3, r3, r2
 800a4f8:	095b      	lsrs	r3, r3, #5
 800a4fa:	2164      	movs	r1, #100	; 0x64
 800a4fc:	fb01 f303 	mul.w	r3, r1, r3
 800a500:	1ad3      	subs	r3, r2, r3
 800a502:	011b      	lsls	r3, r3, #4
 800a504:	3332      	adds	r3, #50	; 0x32
 800a506:	4a08      	ldr	r2, [pc, #32]	; (800a528 <UART_SetConfig+0x4e4>)
 800a508:	fba2 2303 	umull	r2, r3, r2, r3
 800a50c:	095b      	lsrs	r3, r3, #5
 800a50e:	f003 020f 	and.w	r2, r3, #15
 800a512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	4422      	add	r2, r4
 800a51a:	609a      	str	r2, [r3, #8]
}
 800a51c:	bf00      	nop
 800a51e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a522:	46bd      	mov	sp, r7
 800a524:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a528:	51eb851f 	.word	0x51eb851f

0800a52c <PID_Cal>:
 * @param CurrVal_set giá trị feedback của hệ thống
 * @return
 */

float PID_Cal(PID_Param *pid,float Target_set,float CurrVal_set)
{
 800a52c:	b480      	push	{r7}
 800a52e:	b085      	sub	sp, #20
 800a530:	af00      	add	r7, sp, #0
 800a532:	60f8      	str	r0, [r7, #12]
 800a534:	ed87 0a02 	vstr	s0, [r7, #8]
 800a538:	edc7 0a01 	vstr	s1, [r7, #4]
//-----------------------Input-------------------------//
	e = Target_set - CurrVal_set;
 800a53c:	ed97 7a02 	vldr	s14, [r7, #8]
 800a540:	edd7 7a01 	vldr	s15, [r7, #4]
 800a544:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	edc3 7a00 	vstr	s15, [r3]

	if(!kI) kB = 0;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	edd3 7a05 	vldr	s15, [r3, #20]
 800a554:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a55c:	d104      	bne.n	800a568 <PID_Cal+0x3c>
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	f04f 0200 	mov.w	r2, #0
 800a564:	61da      	str	r2, [r3, #28]
 800a566:	e009      	b.n	800a57c <PID_Cal+0x50>
	else kB = 1/deltaT;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	ed93 7a02 	vldr	s14, [r3, #8]
 800a56e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a572:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	edc3 7a07 	vstr	s15, [r3, #28]

//-----------------------Propotion Term----------------//
	uP = kP*e;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	ed93 7a03 	vldr	s14, [r3, #12]
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	edd3 7a00 	vldr	s15, [r3]
 800a588:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	edc3 7a04 	vstr	s15, [r3, #16]

//-----------------------Integral Term-----------------//
	uI +=(kI*e + kB*(-u + uHat))*deltaT;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	ed93 7a06 	vldr	s14, [r3, #24]
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	edd3 6a05 	vldr	s13, [r3, #20]
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	edd3 7a00 	vldr	s15, [r3]
 800a5a4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	ed93 6a07 	vldr	s12, [r3, #28]
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	edd3 5a0e 	vldr	s11, [r3, #56]	; 0x38
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800a5ba:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800a5be:	ee66 7a27 	vmul.f32	s15, s12, s15
 800a5c2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	edd3 7a02 	vldr	s15, [r3, #8]
 800a5cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a5d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	edc3 7a06 	vstr	s15, [r3, #24]

//-----------------------Derivative Term---------------//
	uD = kD*(e - e_Pre)/deltaT;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	ed93 7a08 	vldr	s14, [r3, #32]
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	edd3 6a00 	vldr	s13, [r3]
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	edd3 7a01 	vldr	s15, [r3, #4]
 800a5ec:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800a5f0:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	ed93 7a02 	vldr	s14, [r3, #8]
 800a5fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	uD_Fil = (1-alpha)*uD_FilPre+alpha*uD;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800a60a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a60e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800a618:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800a628:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a62c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

//-----------------------Previous Value----------------//
	e_Pre = e;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	605a      	str	r2, [r3, #4]
	uD_FilPre = uD_Fil;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	62da      	str	r2, [r3, #44]	; 0x2c

//-----------------------Sum---------------------------//
	u = uP + uI + uD;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	ed93 7a04 	vldr	s14, [r3, #16]
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	edd3 7a06 	vldr	s15, [r3, #24]
 800a652:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800a65c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	if(u >= u_AboveLimit) uHat = u_AboveLimit;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800a672:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a67a:	db04      	blt.n	800a686 <PID_Cal+0x15a>
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	639a      	str	r2, [r3, #56]	; 0x38
 800a684:	e013      	b.n	800a6ae <PID_Cal+0x182>
	else if(u <= u_BelowLimit) uHat = u_BelowLimit;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800a692:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a69a:	d804      	bhi.n	800a6a6 <PID_Cal+0x17a>
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	639a      	str	r2, [r3, #56]	; 0x38
 800a6a4:	e003      	b.n	800a6ae <PID_Cal+0x182>
	else uHat = u;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	639a      	str	r2, [r3, #56]	; 0x38
	return uHat;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6b2:	ee07 3a90 	vmov	s15, r3
}
 800a6b6:	eeb0 0a67 	vmov.f32	s0, s15
 800a6ba:	3714      	adds	r7, #20
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr

0800a6c4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b085      	sub	sp, #20
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a6d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a6d6:	2b84      	cmp	r3, #132	; 0x84
 800a6d8:	d005      	beq.n	800a6e6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a6da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	4413      	add	r3, r2
 800a6e2:	3303      	adds	r3, #3
 800a6e4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3714      	adds	r7, #20
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f2:	4770      	bx	lr

0800a6f4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a6f8:	f000 faf6 	bl	800ace8 <vTaskStartScheduler>
  
  return osOK;
 800a6fc:	2300      	movs	r3, #0
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	bd80      	pop	{r7, pc}

0800a702 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a702:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a704:	b089      	sub	sp, #36	; 0x24
 800a706:	af04      	add	r7, sp, #16
 800a708:	6078      	str	r0, [r7, #4]
 800a70a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	695b      	ldr	r3, [r3, #20]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d020      	beq.n	800a756 <osThreadCreate+0x54>
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	699b      	ldr	r3, [r3, #24]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d01c      	beq.n	800a756 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	685c      	ldr	r4, [r3, #4]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	691e      	ldr	r6, [r3, #16]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a72e:	4618      	mov	r0, r3
 800a730:	f7ff ffc8 	bl	800a6c4 <makeFreeRtosPriority>
 800a734:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	695b      	ldr	r3, [r3, #20]
 800a73a:	687a      	ldr	r2, [r7, #4]
 800a73c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a73e:	9202      	str	r2, [sp, #8]
 800a740:	9301      	str	r3, [sp, #4]
 800a742:	9100      	str	r1, [sp, #0]
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	4632      	mov	r2, r6
 800a748:	4629      	mov	r1, r5
 800a74a:	4620      	mov	r0, r4
 800a74c:	f000 f8ed 	bl	800a92a <xTaskCreateStatic>
 800a750:	4603      	mov	r3, r0
 800a752:	60fb      	str	r3, [r7, #12]
 800a754:	e01c      	b.n	800a790 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	685c      	ldr	r4, [r3, #4]
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a762:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a76a:	4618      	mov	r0, r3
 800a76c:	f7ff ffaa 	bl	800a6c4 <makeFreeRtosPriority>
 800a770:	4602      	mov	r2, r0
 800a772:	f107 030c 	add.w	r3, r7, #12
 800a776:	9301      	str	r3, [sp, #4]
 800a778:	9200      	str	r2, [sp, #0]
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	4632      	mov	r2, r6
 800a77e:	4629      	mov	r1, r5
 800a780:	4620      	mov	r0, r4
 800a782:	f000 f92f 	bl	800a9e4 <xTaskCreate>
 800a786:	4603      	mov	r3, r0
 800a788:	2b01      	cmp	r3, #1
 800a78a:	d001      	beq.n	800a790 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a78c:	2300      	movs	r3, #0
 800a78e:	e000      	b.n	800a792 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a790:	68fb      	ldr	r3, [r7, #12]
}
 800a792:	4618      	mov	r0, r3
 800a794:	3714      	adds	r7, #20
 800a796:	46bd      	mov	sp, r7
 800a798:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a79a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a79a:	b580      	push	{r7, lr}
 800a79c:	b084      	sub	sp, #16
 800a79e:	af00      	add	r7, sp, #0
 800a7a0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d001      	beq.n	800a7b0 <osDelay+0x16>
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	e000      	b.n	800a7b2 <osDelay+0x18>
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	f000 fa64 	bl	800ac80 <vTaskDelay>
  
  return osOK;
 800a7b8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3710      	adds	r7, #16
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}

0800a7c2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a7c2:	b480      	push	{r7}
 800a7c4:	b083      	sub	sp, #12
 800a7c6:	af00      	add	r7, sp, #0
 800a7c8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f103 0208 	add.w	r2, r3, #8
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f04f 32ff 	mov.w	r2, #4294967295
 800a7da:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f103 0208 	add.w	r2, r3, #8
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f103 0208 	add.w	r2, r3, #8
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a7f6:	bf00      	nop
 800a7f8:	370c      	adds	r7, #12
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a800:	4770      	bx	lr

0800a802 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a802:	b480      	push	{r7}
 800a804:	b083      	sub	sp, #12
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2200      	movs	r2, #0
 800a80e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a810:	bf00      	nop
 800a812:	370c      	adds	r7, #12
 800a814:	46bd      	mov	sp, r7
 800a816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81a:	4770      	bx	lr

0800a81c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a81c:	b480      	push	{r7}
 800a81e:	b085      	sub	sp, #20
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
 800a824:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	68fa      	ldr	r2, [r7, #12]
 800a830:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	689a      	ldr	r2, [r3, #8]
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	689b      	ldr	r3, [r3, #8]
 800a83e:	683a      	ldr	r2, [r7, #0]
 800a840:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	683a      	ldr	r2, [r7, #0]
 800a846:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	687a      	ldr	r2, [r7, #4]
 800a84c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	1c5a      	adds	r2, r3, #1
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	601a      	str	r2, [r3, #0]
}
 800a858:	bf00      	nop
 800a85a:	3714      	adds	r7, #20
 800a85c:	46bd      	mov	sp, r7
 800a85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a862:	4770      	bx	lr

0800a864 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a864:	b480      	push	{r7}
 800a866:	b085      	sub	sp, #20
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a87a:	d103      	bne.n	800a884 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	691b      	ldr	r3, [r3, #16]
 800a880:	60fb      	str	r3, [r7, #12]
 800a882:	e00c      	b.n	800a89e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	3308      	adds	r3, #8
 800a888:	60fb      	str	r3, [r7, #12]
 800a88a:	e002      	b.n	800a892 <vListInsert+0x2e>
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	685b      	ldr	r3, [r3, #4]
 800a890:	60fb      	str	r3, [r7, #12]
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	685b      	ldr	r3, [r3, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	68ba      	ldr	r2, [r7, #8]
 800a89a:	429a      	cmp	r2, r3
 800a89c:	d2f6      	bcs.n	800a88c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	685a      	ldr	r2, [r3, #4]
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	685b      	ldr	r3, [r3, #4]
 800a8aa:	683a      	ldr	r2, [r7, #0]
 800a8ac:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	68fa      	ldr	r2, [r7, #12]
 800a8b2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	683a      	ldr	r2, [r7, #0]
 800a8b8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	687a      	ldr	r2, [r7, #4]
 800a8be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	1c5a      	adds	r2, r3, #1
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	601a      	str	r2, [r3, #0]
}
 800a8ca:	bf00      	nop
 800a8cc:	3714      	adds	r7, #20
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d4:	4770      	bx	lr

0800a8d6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a8d6:	b480      	push	{r7}
 800a8d8:	b085      	sub	sp, #20
 800a8da:	af00      	add	r7, sp, #0
 800a8dc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	691b      	ldr	r3, [r3, #16]
 800a8e2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	685b      	ldr	r3, [r3, #4]
 800a8e8:	687a      	ldr	r2, [r7, #4]
 800a8ea:	6892      	ldr	r2, [r2, #8]
 800a8ec:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	689b      	ldr	r3, [r3, #8]
 800a8f2:	687a      	ldr	r2, [r7, #4]
 800a8f4:	6852      	ldr	r2, [r2, #4]
 800a8f6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	685b      	ldr	r3, [r3, #4]
 800a8fc:	687a      	ldr	r2, [r7, #4]
 800a8fe:	429a      	cmp	r2, r3
 800a900:	d103      	bne.n	800a90a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	689a      	ldr	r2, [r3, #8]
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2200      	movs	r2, #0
 800a90e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	1e5a      	subs	r2, r3, #1
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	681b      	ldr	r3, [r3, #0]
}
 800a91e:	4618      	mov	r0, r3
 800a920:	3714      	adds	r7, #20
 800a922:	46bd      	mov	sp, r7
 800a924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a928:	4770      	bx	lr

0800a92a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a92a:	b580      	push	{r7, lr}
 800a92c:	b08e      	sub	sp, #56	; 0x38
 800a92e:	af04      	add	r7, sp, #16
 800a930:	60f8      	str	r0, [r7, #12]
 800a932:	60b9      	str	r1, [r7, #8]
 800a934:	607a      	str	r2, [r7, #4]
 800a936:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d10a      	bne.n	800a954 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a942:	f383 8811 	msr	BASEPRI, r3
 800a946:	f3bf 8f6f 	isb	sy
 800a94a:	f3bf 8f4f 	dsb	sy
 800a94e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a950:	bf00      	nop
 800a952:	e7fe      	b.n	800a952 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a956:	2b00      	cmp	r3, #0
 800a958:	d10a      	bne.n	800a970 <xTaskCreateStatic+0x46>
	__asm volatile
 800a95a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a95e:	f383 8811 	msr	BASEPRI, r3
 800a962:	f3bf 8f6f 	isb	sy
 800a966:	f3bf 8f4f 	dsb	sy
 800a96a:	61fb      	str	r3, [r7, #28]
}
 800a96c:	bf00      	nop
 800a96e:	e7fe      	b.n	800a96e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a970:	23a0      	movs	r3, #160	; 0xa0
 800a972:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	2ba0      	cmp	r3, #160	; 0xa0
 800a978:	d00a      	beq.n	800a990 <xTaskCreateStatic+0x66>
	__asm volatile
 800a97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a97e:	f383 8811 	msr	BASEPRI, r3
 800a982:	f3bf 8f6f 	isb	sy
 800a986:	f3bf 8f4f 	dsb	sy
 800a98a:	61bb      	str	r3, [r7, #24]
}
 800a98c:	bf00      	nop
 800a98e:	e7fe      	b.n	800a98e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a990:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a994:	2b00      	cmp	r3, #0
 800a996:	d01e      	beq.n	800a9d6 <xTaskCreateStatic+0xac>
 800a998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d01b      	beq.n	800a9d6 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a99e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9a0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a9a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a9a6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9aa:	2202      	movs	r2, #2
 800a9ac:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	9303      	str	r3, [sp, #12]
 800a9b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9b6:	9302      	str	r3, [sp, #8]
 800a9b8:	f107 0314 	add.w	r3, r7, #20
 800a9bc:	9301      	str	r3, [sp, #4]
 800a9be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9c0:	9300      	str	r3, [sp, #0]
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	687a      	ldr	r2, [r7, #4]
 800a9c6:	68b9      	ldr	r1, [r7, #8]
 800a9c8:	68f8      	ldr	r0, [r7, #12]
 800a9ca:	f000 f851 	bl	800aa70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a9ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a9d0:	f000 f8ec 	bl	800abac <prvAddNewTaskToReadyList>
 800a9d4:	e001      	b.n	800a9da <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a9da:	697b      	ldr	r3, [r7, #20]
	}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3728      	adds	r7, #40	; 0x28
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}

0800a9e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b08c      	sub	sp, #48	; 0x30
 800a9e8:	af04      	add	r7, sp, #16
 800a9ea:	60f8      	str	r0, [r7, #12]
 800a9ec:	60b9      	str	r1, [r7, #8]
 800a9ee:	603b      	str	r3, [r7, #0]
 800a9f0:	4613      	mov	r3, r2
 800a9f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a9f4:	88fb      	ldrh	r3, [r7, #6]
 800a9f6:	009b      	lsls	r3, r3, #2
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	f001 f935 	bl	800bc68 <pvPortMalloc>
 800a9fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aa00:	697b      	ldr	r3, [r7, #20]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d00e      	beq.n	800aa24 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aa06:	20a0      	movs	r0, #160	; 0xa0
 800aa08:	f001 f92e 	bl	800bc68 <pvPortMalloc>
 800aa0c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aa0e:	69fb      	ldr	r3, [r7, #28]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d003      	beq.n	800aa1c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aa14:	69fb      	ldr	r3, [r7, #28]
 800aa16:	697a      	ldr	r2, [r7, #20]
 800aa18:	631a      	str	r2, [r3, #48]	; 0x30
 800aa1a:	e005      	b.n	800aa28 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aa1c:	6978      	ldr	r0, [r7, #20]
 800aa1e:	f001 f9ef 	bl	800be00 <vPortFree>
 800aa22:	e001      	b.n	800aa28 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aa24:	2300      	movs	r3, #0
 800aa26:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aa28:	69fb      	ldr	r3, [r7, #28]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d017      	beq.n	800aa5e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800aa2e:	69fb      	ldr	r3, [r7, #28]
 800aa30:	2200      	movs	r2, #0
 800aa32:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800aa36:	88fa      	ldrh	r2, [r7, #6]
 800aa38:	2300      	movs	r3, #0
 800aa3a:	9303      	str	r3, [sp, #12]
 800aa3c:	69fb      	ldr	r3, [r7, #28]
 800aa3e:	9302      	str	r3, [sp, #8]
 800aa40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa42:	9301      	str	r3, [sp, #4]
 800aa44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa46:	9300      	str	r3, [sp, #0]
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	68b9      	ldr	r1, [r7, #8]
 800aa4c:	68f8      	ldr	r0, [r7, #12]
 800aa4e:	f000 f80f 	bl	800aa70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aa52:	69f8      	ldr	r0, [r7, #28]
 800aa54:	f000 f8aa 	bl	800abac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800aa58:	2301      	movs	r3, #1
 800aa5a:	61bb      	str	r3, [r7, #24]
 800aa5c:	e002      	b.n	800aa64 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800aa5e:	f04f 33ff 	mov.w	r3, #4294967295
 800aa62:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800aa64:	69bb      	ldr	r3, [r7, #24]
	}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3720      	adds	r7, #32
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}
	...

0800aa70 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b088      	sub	sp, #32
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	60f8      	str	r0, [r7, #12]
 800aa78:	60b9      	str	r1, [r7, #8]
 800aa7a:	607a      	str	r2, [r7, #4]
 800aa7c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800aa7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800aa88:	3b01      	subs	r3, #1
 800aa8a:	009b      	lsls	r3, r3, #2
 800aa8c:	4413      	add	r3, r2
 800aa8e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800aa90:	69bb      	ldr	r3, [r7, #24]
 800aa92:	f023 0307 	bic.w	r3, r3, #7
 800aa96:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800aa98:	69bb      	ldr	r3, [r7, #24]
 800aa9a:	f003 0307 	and.w	r3, r3, #7
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d00a      	beq.n	800aab8 <prvInitialiseNewTask+0x48>
	__asm volatile
 800aaa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaa6:	f383 8811 	msr	BASEPRI, r3
 800aaaa:	f3bf 8f6f 	isb	sy
 800aaae:	f3bf 8f4f 	dsb	sy
 800aab2:	617b      	str	r3, [r7, #20]
}
 800aab4:	bf00      	nop
 800aab6:	e7fe      	b.n	800aab6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d01f      	beq.n	800aafe <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aabe:	2300      	movs	r3, #0
 800aac0:	61fb      	str	r3, [r7, #28]
 800aac2:	e012      	b.n	800aaea <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800aac4:	68ba      	ldr	r2, [r7, #8]
 800aac6:	69fb      	ldr	r3, [r7, #28]
 800aac8:	4413      	add	r3, r2
 800aaca:	7819      	ldrb	r1, [r3, #0]
 800aacc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aace:	69fb      	ldr	r3, [r7, #28]
 800aad0:	4413      	add	r3, r2
 800aad2:	3334      	adds	r3, #52	; 0x34
 800aad4:	460a      	mov	r2, r1
 800aad6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800aad8:	68ba      	ldr	r2, [r7, #8]
 800aada:	69fb      	ldr	r3, [r7, #28]
 800aadc:	4413      	add	r3, r2
 800aade:	781b      	ldrb	r3, [r3, #0]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d006      	beq.n	800aaf2 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aae4:	69fb      	ldr	r3, [r7, #28]
 800aae6:	3301      	adds	r3, #1
 800aae8:	61fb      	str	r3, [r7, #28]
 800aaea:	69fb      	ldr	r3, [r7, #28]
 800aaec:	2b0f      	cmp	r3, #15
 800aaee:	d9e9      	bls.n	800aac4 <prvInitialiseNewTask+0x54>
 800aaf0:	e000      	b.n	800aaf4 <prvInitialiseNewTask+0x84>
			{
				break;
 800aaf2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800aaf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800aafc:	e003      	b.n	800ab06 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800aafe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab00:	2200      	movs	r2, #0
 800ab02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ab06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab08:	2b06      	cmp	r3, #6
 800ab0a:	d901      	bls.n	800ab10 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ab0c:	2306      	movs	r3, #6
 800ab0e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ab10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab14:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ab16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab1a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800ab1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab1e:	2200      	movs	r2, #0
 800ab20:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ab22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab24:	3304      	adds	r3, #4
 800ab26:	4618      	mov	r0, r3
 800ab28:	f7ff fe6b 	bl	800a802 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ab2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab2e:	3318      	adds	r3, #24
 800ab30:	4618      	mov	r0, r3
 800ab32:	f7ff fe66 	bl	800a802 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ab36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab3e:	f1c3 0207 	rsb	r2, r3, #7
 800ab42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ab46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab4a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ab4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab4e:	2200      	movs	r2, #0
 800ab50:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ab54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab56:	2200      	movs	r2, #0
 800ab58:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ab5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab5e:	334c      	adds	r3, #76	; 0x4c
 800ab60:	224c      	movs	r2, #76	; 0x4c
 800ab62:	2100      	movs	r1, #0
 800ab64:	4618      	mov	r0, r3
 800ab66:	f001 fff4 	bl	800cb52 <memset>
 800ab6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab6c:	4a0c      	ldr	r2, [pc, #48]	; (800aba0 <prvInitialiseNewTask+0x130>)
 800ab6e:	651a      	str	r2, [r3, #80]	; 0x50
 800ab70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab72:	4a0c      	ldr	r2, [pc, #48]	; (800aba4 <prvInitialiseNewTask+0x134>)
 800ab74:	655a      	str	r2, [r3, #84]	; 0x54
 800ab76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab78:	4a0b      	ldr	r2, [pc, #44]	; (800aba8 <prvInitialiseNewTask+0x138>)
 800ab7a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ab7c:	683a      	ldr	r2, [r7, #0]
 800ab7e:	68f9      	ldr	r1, [r7, #12]
 800ab80:	69b8      	ldr	r0, [r7, #24]
 800ab82:	f000 fe21 	bl	800b7c8 <pxPortInitialiseStack>
 800ab86:	4602      	mov	r2, r0
 800ab88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab8a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ab8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d002      	beq.n	800ab98 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ab92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab96:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab98:	bf00      	nop
 800ab9a:	3720      	adds	r7, #32
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}
 800aba0:	20005060 	.word	0x20005060
 800aba4:	200050c8 	.word	0x200050c8
 800aba8:	20005130 	.word	0x20005130

0800abac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b082      	sub	sp, #8
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800abb4:	f000 ff36 	bl	800ba24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800abb8:	4b2a      	ldr	r3, [pc, #168]	; (800ac64 <prvAddNewTaskToReadyList+0xb8>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	3301      	adds	r3, #1
 800abbe:	4a29      	ldr	r2, [pc, #164]	; (800ac64 <prvAddNewTaskToReadyList+0xb8>)
 800abc0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800abc2:	4b29      	ldr	r3, [pc, #164]	; (800ac68 <prvAddNewTaskToReadyList+0xbc>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d109      	bne.n	800abde <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800abca:	4a27      	ldr	r2, [pc, #156]	; (800ac68 <prvAddNewTaskToReadyList+0xbc>)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800abd0:	4b24      	ldr	r3, [pc, #144]	; (800ac64 <prvAddNewTaskToReadyList+0xb8>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	2b01      	cmp	r3, #1
 800abd6:	d110      	bne.n	800abfa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800abd8:	f000 facc 	bl	800b174 <prvInitialiseTaskLists>
 800abdc:	e00d      	b.n	800abfa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800abde:	4b23      	ldr	r3, [pc, #140]	; (800ac6c <prvAddNewTaskToReadyList+0xc0>)
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d109      	bne.n	800abfa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800abe6:	4b20      	ldr	r3, [pc, #128]	; (800ac68 <prvAddNewTaskToReadyList+0xbc>)
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abf0:	429a      	cmp	r2, r3
 800abf2:	d802      	bhi.n	800abfa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800abf4:	4a1c      	ldr	r2, [pc, #112]	; (800ac68 <prvAddNewTaskToReadyList+0xbc>)
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800abfa:	4b1d      	ldr	r3, [pc, #116]	; (800ac70 <prvAddNewTaskToReadyList+0xc4>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	3301      	adds	r3, #1
 800ac00:	4a1b      	ldr	r2, [pc, #108]	; (800ac70 <prvAddNewTaskToReadyList+0xc4>)
 800ac02:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac08:	2201      	movs	r2, #1
 800ac0a:	409a      	lsls	r2, r3
 800ac0c:	4b19      	ldr	r3, [pc, #100]	; (800ac74 <prvAddNewTaskToReadyList+0xc8>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	4313      	orrs	r3, r2
 800ac12:	4a18      	ldr	r2, [pc, #96]	; (800ac74 <prvAddNewTaskToReadyList+0xc8>)
 800ac14:	6013      	str	r3, [r2, #0]
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac1a:	4613      	mov	r3, r2
 800ac1c:	009b      	lsls	r3, r3, #2
 800ac1e:	4413      	add	r3, r2
 800ac20:	009b      	lsls	r3, r3, #2
 800ac22:	4a15      	ldr	r2, [pc, #84]	; (800ac78 <prvAddNewTaskToReadyList+0xcc>)
 800ac24:	441a      	add	r2, r3
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	3304      	adds	r3, #4
 800ac2a:	4619      	mov	r1, r3
 800ac2c:	4610      	mov	r0, r2
 800ac2e:	f7ff fdf5 	bl	800a81c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ac32:	f000 ff27 	bl	800ba84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ac36:	4b0d      	ldr	r3, [pc, #52]	; (800ac6c <prvAddNewTaskToReadyList+0xc0>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d00e      	beq.n	800ac5c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ac3e:	4b0a      	ldr	r3, [pc, #40]	; (800ac68 <prvAddNewTaskToReadyList+0xbc>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac48:	429a      	cmp	r2, r3
 800ac4a:	d207      	bcs.n	800ac5c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ac4c:	4b0b      	ldr	r3, [pc, #44]	; (800ac7c <prvAddNewTaskToReadyList+0xd0>)
 800ac4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac52:	601a      	str	r2, [r3, #0]
 800ac54:	f3bf 8f4f 	dsb	sy
 800ac58:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac5c:	bf00      	nop
 800ac5e:	3708      	adds	r7, #8
 800ac60:	46bd      	mov	sp, r7
 800ac62:	bd80      	pop	{r7, pc}
 800ac64:	2000140c 	.word	0x2000140c
 800ac68:	2000130c 	.word	0x2000130c
 800ac6c:	20001418 	.word	0x20001418
 800ac70:	20001428 	.word	0x20001428
 800ac74:	20001414 	.word	0x20001414
 800ac78:	20001310 	.word	0x20001310
 800ac7c:	e000ed04 	.word	0xe000ed04

0800ac80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b084      	sub	sp, #16
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ac88:	2300      	movs	r3, #0
 800ac8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d017      	beq.n	800acc2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ac92:	4b13      	ldr	r3, [pc, #76]	; (800ace0 <vTaskDelay+0x60>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d00a      	beq.n	800acb0 <vTaskDelay+0x30>
	__asm volatile
 800ac9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac9e:	f383 8811 	msr	BASEPRI, r3
 800aca2:	f3bf 8f6f 	isb	sy
 800aca6:	f3bf 8f4f 	dsb	sy
 800acaa:	60bb      	str	r3, [r7, #8]
}
 800acac:	bf00      	nop
 800acae:	e7fe      	b.n	800acae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800acb0:	f000 f884 	bl	800adbc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800acb4:	2100      	movs	r1, #0
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f000 fd20 	bl	800b6fc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800acbc:	f000 f88c 	bl	800add8 <xTaskResumeAll>
 800acc0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d107      	bne.n	800acd8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800acc8:	4b06      	ldr	r3, [pc, #24]	; (800ace4 <vTaskDelay+0x64>)
 800acca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800acce:	601a      	str	r2, [r3, #0]
 800acd0:	f3bf 8f4f 	dsb	sy
 800acd4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800acd8:	bf00      	nop
 800acda:	3710      	adds	r7, #16
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}
 800ace0:	20001434 	.word	0x20001434
 800ace4:	e000ed04 	.word	0xe000ed04

0800ace8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b08a      	sub	sp, #40	; 0x28
 800acec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800acee:	2300      	movs	r3, #0
 800acf0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800acf2:	2300      	movs	r3, #0
 800acf4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800acf6:	463a      	mov	r2, r7
 800acf8:	1d39      	adds	r1, r7, #4
 800acfa:	f107 0308 	add.w	r3, r7, #8
 800acfe:	4618      	mov	r0, r3
 800ad00:	f7f7 ff98 	bl	8002c34 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ad04:	6839      	ldr	r1, [r7, #0]
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	68ba      	ldr	r2, [r7, #8]
 800ad0a:	9202      	str	r2, [sp, #8]
 800ad0c:	9301      	str	r3, [sp, #4]
 800ad0e:	2300      	movs	r3, #0
 800ad10:	9300      	str	r3, [sp, #0]
 800ad12:	2300      	movs	r3, #0
 800ad14:	460a      	mov	r2, r1
 800ad16:	4921      	ldr	r1, [pc, #132]	; (800ad9c <vTaskStartScheduler+0xb4>)
 800ad18:	4821      	ldr	r0, [pc, #132]	; (800ada0 <vTaskStartScheduler+0xb8>)
 800ad1a:	f7ff fe06 	bl	800a92a <xTaskCreateStatic>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	4a20      	ldr	r2, [pc, #128]	; (800ada4 <vTaskStartScheduler+0xbc>)
 800ad22:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ad24:	4b1f      	ldr	r3, [pc, #124]	; (800ada4 <vTaskStartScheduler+0xbc>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d002      	beq.n	800ad32 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	617b      	str	r3, [r7, #20]
 800ad30:	e001      	b.n	800ad36 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ad32:	2300      	movs	r3, #0
 800ad34:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ad36:	697b      	ldr	r3, [r7, #20]
 800ad38:	2b01      	cmp	r3, #1
 800ad3a:	d11b      	bne.n	800ad74 <vTaskStartScheduler+0x8c>
	__asm volatile
 800ad3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad40:	f383 8811 	msr	BASEPRI, r3
 800ad44:	f3bf 8f6f 	isb	sy
 800ad48:	f3bf 8f4f 	dsb	sy
 800ad4c:	613b      	str	r3, [r7, #16]
}
 800ad4e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ad50:	4b15      	ldr	r3, [pc, #84]	; (800ada8 <vTaskStartScheduler+0xc0>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	334c      	adds	r3, #76	; 0x4c
 800ad56:	4a15      	ldr	r2, [pc, #84]	; (800adac <vTaskStartScheduler+0xc4>)
 800ad58:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ad5a:	4b15      	ldr	r3, [pc, #84]	; (800adb0 <vTaskStartScheduler+0xc8>)
 800ad5c:	f04f 32ff 	mov.w	r2, #4294967295
 800ad60:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ad62:	4b14      	ldr	r3, [pc, #80]	; (800adb4 <vTaskStartScheduler+0xcc>)
 800ad64:	2201      	movs	r2, #1
 800ad66:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ad68:	4b13      	ldr	r3, [pc, #76]	; (800adb8 <vTaskStartScheduler+0xd0>)
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ad6e:	f000 fdb7 	bl	800b8e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ad72:	e00e      	b.n	800ad92 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad7a:	d10a      	bne.n	800ad92 <vTaskStartScheduler+0xaa>
	__asm volatile
 800ad7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad80:	f383 8811 	msr	BASEPRI, r3
 800ad84:	f3bf 8f6f 	isb	sy
 800ad88:	f3bf 8f4f 	dsb	sy
 800ad8c:	60fb      	str	r3, [r7, #12]
}
 800ad8e:	bf00      	nop
 800ad90:	e7fe      	b.n	800ad90 <vTaskStartScheduler+0xa8>
}
 800ad92:	bf00      	nop
 800ad94:	3718      	adds	r7, #24
 800ad96:	46bd      	mov	sp, r7
 800ad98:	bd80      	pop	{r7, pc}
 800ad9a:	bf00      	nop
 800ad9c:	080112e0 	.word	0x080112e0
 800ada0:	0800b145 	.word	0x0800b145
 800ada4:	20001430 	.word	0x20001430
 800ada8:	2000130c 	.word	0x2000130c
 800adac:	20000074 	.word	0x20000074
 800adb0:	2000142c 	.word	0x2000142c
 800adb4:	20001418 	.word	0x20001418
 800adb8:	20001410 	.word	0x20001410

0800adbc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800adbc:	b480      	push	{r7}
 800adbe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800adc0:	4b04      	ldr	r3, [pc, #16]	; (800add4 <vTaskSuspendAll+0x18>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	3301      	adds	r3, #1
 800adc6:	4a03      	ldr	r2, [pc, #12]	; (800add4 <vTaskSuspendAll+0x18>)
 800adc8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800adca:	bf00      	nop
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr
 800add4:	20001434 	.word	0x20001434

0800add8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800adde:	2300      	movs	r3, #0
 800ade0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ade2:	2300      	movs	r3, #0
 800ade4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ade6:	4b41      	ldr	r3, [pc, #260]	; (800aeec <xTaskResumeAll+0x114>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d10a      	bne.n	800ae04 <xTaskResumeAll+0x2c>
	__asm volatile
 800adee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adf2:	f383 8811 	msr	BASEPRI, r3
 800adf6:	f3bf 8f6f 	isb	sy
 800adfa:	f3bf 8f4f 	dsb	sy
 800adfe:	603b      	str	r3, [r7, #0]
}
 800ae00:	bf00      	nop
 800ae02:	e7fe      	b.n	800ae02 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ae04:	f000 fe0e 	bl	800ba24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ae08:	4b38      	ldr	r3, [pc, #224]	; (800aeec <xTaskResumeAll+0x114>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	3b01      	subs	r3, #1
 800ae0e:	4a37      	ldr	r2, [pc, #220]	; (800aeec <xTaskResumeAll+0x114>)
 800ae10:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae12:	4b36      	ldr	r3, [pc, #216]	; (800aeec <xTaskResumeAll+0x114>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d161      	bne.n	800aede <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ae1a:	4b35      	ldr	r3, [pc, #212]	; (800aef0 <xTaskResumeAll+0x118>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d05d      	beq.n	800aede <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae22:	e02e      	b.n	800ae82 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae24:	4b33      	ldr	r3, [pc, #204]	; (800aef4 <xTaskResumeAll+0x11c>)
 800ae26:	68db      	ldr	r3, [r3, #12]
 800ae28:	68db      	ldr	r3, [r3, #12]
 800ae2a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	3318      	adds	r3, #24
 800ae30:	4618      	mov	r0, r3
 800ae32:	f7ff fd50 	bl	800a8d6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	3304      	adds	r3, #4
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	f7ff fd4b 	bl	800a8d6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae44:	2201      	movs	r2, #1
 800ae46:	409a      	lsls	r2, r3
 800ae48:	4b2b      	ldr	r3, [pc, #172]	; (800aef8 <xTaskResumeAll+0x120>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	4a2a      	ldr	r2, [pc, #168]	; (800aef8 <xTaskResumeAll+0x120>)
 800ae50:	6013      	str	r3, [r2, #0]
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae56:	4613      	mov	r3, r2
 800ae58:	009b      	lsls	r3, r3, #2
 800ae5a:	4413      	add	r3, r2
 800ae5c:	009b      	lsls	r3, r3, #2
 800ae5e:	4a27      	ldr	r2, [pc, #156]	; (800aefc <xTaskResumeAll+0x124>)
 800ae60:	441a      	add	r2, r3
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	3304      	adds	r3, #4
 800ae66:	4619      	mov	r1, r3
 800ae68:	4610      	mov	r0, r2
 800ae6a:	f7ff fcd7 	bl	800a81c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae72:	4b23      	ldr	r3, [pc, #140]	; (800af00 <xTaskResumeAll+0x128>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae78:	429a      	cmp	r2, r3
 800ae7a:	d302      	bcc.n	800ae82 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800ae7c:	4b21      	ldr	r3, [pc, #132]	; (800af04 <xTaskResumeAll+0x12c>)
 800ae7e:	2201      	movs	r2, #1
 800ae80:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae82:	4b1c      	ldr	r3, [pc, #112]	; (800aef4 <xTaskResumeAll+0x11c>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d1cc      	bne.n	800ae24 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d001      	beq.n	800ae94 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ae90:	f000 fa12 	bl	800b2b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ae94:	4b1c      	ldr	r3, [pc, #112]	; (800af08 <xTaskResumeAll+0x130>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d010      	beq.n	800aec2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800aea0:	f000 f836 	bl	800af10 <xTaskIncrementTick>
 800aea4:	4603      	mov	r3, r0
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d002      	beq.n	800aeb0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800aeaa:	4b16      	ldr	r3, [pc, #88]	; (800af04 <xTaskResumeAll+0x12c>)
 800aeac:	2201      	movs	r2, #1
 800aeae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	3b01      	subs	r3, #1
 800aeb4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d1f1      	bne.n	800aea0 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800aebc:	4b12      	ldr	r3, [pc, #72]	; (800af08 <xTaskResumeAll+0x130>)
 800aebe:	2200      	movs	r2, #0
 800aec0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aec2:	4b10      	ldr	r3, [pc, #64]	; (800af04 <xTaskResumeAll+0x12c>)
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d009      	beq.n	800aede <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800aeca:	2301      	movs	r3, #1
 800aecc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800aece:	4b0f      	ldr	r3, [pc, #60]	; (800af0c <xTaskResumeAll+0x134>)
 800aed0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aed4:	601a      	str	r2, [r3, #0]
 800aed6:	f3bf 8f4f 	dsb	sy
 800aeda:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aede:	f000 fdd1 	bl	800ba84 <vPortExitCritical>

	return xAlreadyYielded;
 800aee2:	68bb      	ldr	r3, [r7, #8]
}
 800aee4:	4618      	mov	r0, r3
 800aee6:	3710      	adds	r7, #16
 800aee8:	46bd      	mov	sp, r7
 800aeea:	bd80      	pop	{r7, pc}
 800aeec:	20001434 	.word	0x20001434
 800aef0:	2000140c 	.word	0x2000140c
 800aef4:	200013cc 	.word	0x200013cc
 800aef8:	20001414 	.word	0x20001414
 800aefc:	20001310 	.word	0x20001310
 800af00:	2000130c 	.word	0x2000130c
 800af04:	20001420 	.word	0x20001420
 800af08:	2000141c 	.word	0x2000141c
 800af0c:	e000ed04 	.word	0xe000ed04

0800af10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b086      	sub	sp, #24
 800af14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800af16:	2300      	movs	r3, #0
 800af18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af1a:	4b4e      	ldr	r3, [pc, #312]	; (800b054 <xTaskIncrementTick+0x144>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	f040 808e 	bne.w	800b040 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800af24:	4b4c      	ldr	r3, [pc, #304]	; (800b058 <xTaskIncrementTick+0x148>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	3301      	adds	r3, #1
 800af2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800af2c:	4a4a      	ldr	r2, [pc, #296]	; (800b058 <xTaskIncrementTick+0x148>)
 800af2e:	693b      	ldr	r3, [r7, #16]
 800af30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d120      	bne.n	800af7a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800af38:	4b48      	ldr	r3, [pc, #288]	; (800b05c <xTaskIncrementTick+0x14c>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d00a      	beq.n	800af58 <xTaskIncrementTick+0x48>
	__asm volatile
 800af42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af46:	f383 8811 	msr	BASEPRI, r3
 800af4a:	f3bf 8f6f 	isb	sy
 800af4e:	f3bf 8f4f 	dsb	sy
 800af52:	603b      	str	r3, [r7, #0]
}
 800af54:	bf00      	nop
 800af56:	e7fe      	b.n	800af56 <xTaskIncrementTick+0x46>
 800af58:	4b40      	ldr	r3, [pc, #256]	; (800b05c <xTaskIncrementTick+0x14c>)
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	60fb      	str	r3, [r7, #12]
 800af5e:	4b40      	ldr	r3, [pc, #256]	; (800b060 <xTaskIncrementTick+0x150>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	4a3e      	ldr	r2, [pc, #248]	; (800b05c <xTaskIncrementTick+0x14c>)
 800af64:	6013      	str	r3, [r2, #0]
 800af66:	4a3e      	ldr	r2, [pc, #248]	; (800b060 <xTaskIncrementTick+0x150>)
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	6013      	str	r3, [r2, #0]
 800af6c:	4b3d      	ldr	r3, [pc, #244]	; (800b064 <xTaskIncrementTick+0x154>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	3301      	adds	r3, #1
 800af72:	4a3c      	ldr	r2, [pc, #240]	; (800b064 <xTaskIncrementTick+0x154>)
 800af74:	6013      	str	r3, [r2, #0]
 800af76:	f000 f99f 	bl	800b2b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800af7a:	4b3b      	ldr	r3, [pc, #236]	; (800b068 <xTaskIncrementTick+0x158>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	693a      	ldr	r2, [r7, #16]
 800af80:	429a      	cmp	r2, r3
 800af82:	d348      	bcc.n	800b016 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af84:	4b35      	ldr	r3, [pc, #212]	; (800b05c <xTaskIncrementTick+0x14c>)
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d104      	bne.n	800af98 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af8e:	4b36      	ldr	r3, [pc, #216]	; (800b068 <xTaskIncrementTick+0x158>)
 800af90:	f04f 32ff 	mov.w	r2, #4294967295
 800af94:	601a      	str	r2, [r3, #0]
					break;
 800af96:	e03e      	b.n	800b016 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af98:	4b30      	ldr	r3, [pc, #192]	; (800b05c <xTaskIncrementTick+0x14c>)
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	68db      	ldr	r3, [r3, #12]
 800af9e:	68db      	ldr	r3, [r3, #12]
 800afa0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	685b      	ldr	r3, [r3, #4]
 800afa6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800afa8:	693a      	ldr	r2, [r7, #16]
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	429a      	cmp	r2, r3
 800afae:	d203      	bcs.n	800afb8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800afb0:	4a2d      	ldr	r2, [pc, #180]	; (800b068 <xTaskIncrementTick+0x158>)
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800afb6:	e02e      	b.n	800b016 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800afb8:	68bb      	ldr	r3, [r7, #8]
 800afba:	3304      	adds	r3, #4
 800afbc:	4618      	mov	r0, r3
 800afbe:	f7ff fc8a 	bl	800a8d6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800afc2:	68bb      	ldr	r3, [r7, #8]
 800afc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d004      	beq.n	800afd4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800afca:	68bb      	ldr	r3, [r7, #8]
 800afcc:	3318      	adds	r3, #24
 800afce:	4618      	mov	r0, r3
 800afd0:	f7ff fc81 	bl	800a8d6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afd8:	2201      	movs	r2, #1
 800afda:	409a      	lsls	r2, r3
 800afdc:	4b23      	ldr	r3, [pc, #140]	; (800b06c <xTaskIncrementTick+0x15c>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	4313      	orrs	r3, r2
 800afe2:	4a22      	ldr	r2, [pc, #136]	; (800b06c <xTaskIncrementTick+0x15c>)
 800afe4:	6013      	str	r3, [r2, #0]
 800afe6:	68bb      	ldr	r3, [r7, #8]
 800afe8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afea:	4613      	mov	r3, r2
 800afec:	009b      	lsls	r3, r3, #2
 800afee:	4413      	add	r3, r2
 800aff0:	009b      	lsls	r3, r3, #2
 800aff2:	4a1f      	ldr	r2, [pc, #124]	; (800b070 <xTaskIncrementTick+0x160>)
 800aff4:	441a      	add	r2, r3
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	3304      	adds	r3, #4
 800affa:	4619      	mov	r1, r3
 800affc:	4610      	mov	r0, r2
 800affe:	f7ff fc0d 	bl	800a81c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b006:	4b1b      	ldr	r3, [pc, #108]	; (800b074 <xTaskIncrementTick+0x164>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b00c:	429a      	cmp	r2, r3
 800b00e:	d3b9      	bcc.n	800af84 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b010:	2301      	movs	r3, #1
 800b012:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b014:	e7b6      	b.n	800af84 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b016:	4b17      	ldr	r3, [pc, #92]	; (800b074 <xTaskIncrementTick+0x164>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b01c:	4914      	ldr	r1, [pc, #80]	; (800b070 <xTaskIncrementTick+0x160>)
 800b01e:	4613      	mov	r3, r2
 800b020:	009b      	lsls	r3, r3, #2
 800b022:	4413      	add	r3, r2
 800b024:	009b      	lsls	r3, r3, #2
 800b026:	440b      	add	r3, r1
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	2b01      	cmp	r3, #1
 800b02c:	d901      	bls.n	800b032 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800b02e:	2301      	movs	r3, #1
 800b030:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b032:	4b11      	ldr	r3, [pc, #68]	; (800b078 <xTaskIncrementTick+0x168>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d007      	beq.n	800b04a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800b03a:	2301      	movs	r3, #1
 800b03c:	617b      	str	r3, [r7, #20]
 800b03e:	e004      	b.n	800b04a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b040:	4b0e      	ldr	r3, [pc, #56]	; (800b07c <xTaskIncrementTick+0x16c>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	3301      	adds	r3, #1
 800b046:	4a0d      	ldr	r2, [pc, #52]	; (800b07c <xTaskIncrementTick+0x16c>)
 800b048:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b04a:	697b      	ldr	r3, [r7, #20]
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	3718      	adds	r7, #24
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}
 800b054:	20001434 	.word	0x20001434
 800b058:	20001410 	.word	0x20001410
 800b05c:	200013c4 	.word	0x200013c4
 800b060:	200013c8 	.word	0x200013c8
 800b064:	20001424 	.word	0x20001424
 800b068:	2000142c 	.word	0x2000142c
 800b06c:	20001414 	.word	0x20001414
 800b070:	20001310 	.word	0x20001310
 800b074:	2000130c 	.word	0x2000130c
 800b078:	20001420 	.word	0x20001420
 800b07c:	2000141c 	.word	0x2000141c

0800b080 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b080:	b480      	push	{r7}
 800b082:	b087      	sub	sp, #28
 800b084:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b086:	4b29      	ldr	r3, [pc, #164]	; (800b12c <vTaskSwitchContext+0xac>)
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d003      	beq.n	800b096 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b08e:	4b28      	ldr	r3, [pc, #160]	; (800b130 <vTaskSwitchContext+0xb0>)
 800b090:	2201      	movs	r2, #1
 800b092:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b094:	e044      	b.n	800b120 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800b096:	4b26      	ldr	r3, [pc, #152]	; (800b130 <vTaskSwitchContext+0xb0>)
 800b098:	2200      	movs	r2, #0
 800b09a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b09c:	4b25      	ldr	r3, [pc, #148]	; (800b134 <vTaskSwitchContext+0xb4>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	fab3 f383 	clz	r3, r3
 800b0a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b0aa:	7afb      	ldrb	r3, [r7, #11]
 800b0ac:	f1c3 031f 	rsb	r3, r3, #31
 800b0b0:	617b      	str	r3, [r7, #20]
 800b0b2:	4921      	ldr	r1, [pc, #132]	; (800b138 <vTaskSwitchContext+0xb8>)
 800b0b4:	697a      	ldr	r2, [r7, #20]
 800b0b6:	4613      	mov	r3, r2
 800b0b8:	009b      	lsls	r3, r3, #2
 800b0ba:	4413      	add	r3, r2
 800b0bc:	009b      	lsls	r3, r3, #2
 800b0be:	440b      	add	r3, r1
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d10a      	bne.n	800b0dc <vTaskSwitchContext+0x5c>
	__asm volatile
 800b0c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0ca:	f383 8811 	msr	BASEPRI, r3
 800b0ce:	f3bf 8f6f 	isb	sy
 800b0d2:	f3bf 8f4f 	dsb	sy
 800b0d6:	607b      	str	r3, [r7, #4]
}
 800b0d8:	bf00      	nop
 800b0da:	e7fe      	b.n	800b0da <vTaskSwitchContext+0x5a>
 800b0dc:	697a      	ldr	r2, [r7, #20]
 800b0de:	4613      	mov	r3, r2
 800b0e0:	009b      	lsls	r3, r3, #2
 800b0e2:	4413      	add	r3, r2
 800b0e4:	009b      	lsls	r3, r3, #2
 800b0e6:	4a14      	ldr	r2, [pc, #80]	; (800b138 <vTaskSwitchContext+0xb8>)
 800b0e8:	4413      	add	r3, r2
 800b0ea:	613b      	str	r3, [r7, #16]
 800b0ec:	693b      	ldr	r3, [r7, #16]
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	685a      	ldr	r2, [r3, #4]
 800b0f2:	693b      	ldr	r3, [r7, #16]
 800b0f4:	605a      	str	r2, [r3, #4]
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	685a      	ldr	r2, [r3, #4]
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	3308      	adds	r3, #8
 800b0fe:	429a      	cmp	r2, r3
 800b100:	d104      	bne.n	800b10c <vTaskSwitchContext+0x8c>
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	685a      	ldr	r2, [r3, #4]
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	605a      	str	r2, [r3, #4]
 800b10c:	693b      	ldr	r3, [r7, #16]
 800b10e:	685b      	ldr	r3, [r3, #4]
 800b110:	68db      	ldr	r3, [r3, #12]
 800b112:	4a0a      	ldr	r2, [pc, #40]	; (800b13c <vTaskSwitchContext+0xbc>)
 800b114:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b116:	4b09      	ldr	r3, [pc, #36]	; (800b13c <vTaskSwitchContext+0xbc>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	334c      	adds	r3, #76	; 0x4c
 800b11c:	4a08      	ldr	r2, [pc, #32]	; (800b140 <vTaskSwitchContext+0xc0>)
 800b11e:	6013      	str	r3, [r2, #0]
}
 800b120:	bf00      	nop
 800b122:	371c      	adds	r7, #28
 800b124:	46bd      	mov	sp, r7
 800b126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12a:	4770      	bx	lr
 800b12c:	20001434 	.word	0x20001434
 800b130:	20001420 	.word	0x20001420
 800b134:	20001414 	.word	0x20001414
 800b138:	20001310 	.word	0x20001310
 800b13c:	2000130c 	.word	0x2000130c
 800b140:	20000074 	.word	0x20000074

0800b144 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b082      	sub	sp, #8
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b14c:	f000 f852 	bl	800b1f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b150:	4b06      	ldr	r3, [pc, #24]	; (800b16c <prvIdleTask+0x28>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	2b01      	cmp	r3, #1
 800b156:	d9f9      	bls.n	800b14c <prvIdleTask+0x8>
			{
				taskYIELD();
 800b158:	4b05      	ldr	r3, [pc, #20]	; (800b170 <prvIdleTask+0x2c>)
 800b15a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b15e:	601a      	str	r2, [r3, #0]
 800b160:	f3bf 8f4f 	dsb	sy
 800b164:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b168:	e7f0      	b.n	800b14c <prvIdleTask+0x8>
 800b16a:	bf00      	nop
 800b16c:	20001310 	.word	0x20001310
 800b170:	e000ed04 	.word	0xe000ed04

0800b174 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b082      	sub	sp, #8
 800b178:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b17a:	2300      	movs	r3, #0
 800b17c:	607b      	str	r3, [r7, #4]
 800b17e:	e00c      	b.n	800b19a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b180:	687a      	ldr	r2, [r7, #4]
 800b182:	4613      	mov	r3, r2
 800b184:	009b      	lsls	r3, r3, #2
 800b186:	4413      	add	r3, r2
 800b188:	009b      	lsls	r3, r3, #2
 800b18a:	4a12      	ldr	r2, [pc, #72]	; (800b1d4 <prvInitialiseTaskLists+0x60>)
 800b18c:	4413      	add	r3, r2
 800b18e:	4618      	mov	r0, r3
 800b190:	f7ff fb17 	bl	800a7c2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	3301      	adds	r3, #1
 800b198:	607b      	str	r3, [r7, #4]
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	2b06      	cmp	r3, #6
 800b19e:	d9ef      	bls.n	800b180 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b1a0:	480d      	ldr	r0, [pc, #52]	; (800b1d8 <prvInitialiseTaskLists+0x64>)
 800b1a2:	f7ff fb0e 	bl	800a7c2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b1a6:	480d      	ldr	r0, [pc, #52]	; (800b1dc <prvInitialiseTaskLists+0x68>)
 800b1a8:	f7ff fb0b 	bl	800a7c2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b1ac:	480c      	ldr	r0, [pc, #48]	; (800b1e0 <prvInitialiseTaskLists+0x6c>)
 800b1ae:	f7ff fb08 	bl	800a7c2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b1b2:	480c      	ldr	r0, [pc, #48]	; (800b1e4 <prvInitialiseTaskLists+0x70>)
 800b1b4:	f7ff fb05 	bl	800a7c2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b1b8:	480b      	ldr	r0, [pc, #44]	; (800b1e8 <prvInitialiseTaskLists+0x74>)
 800b1ba:	f7ff fb02 	bl	800a7c2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b1be:	4b0b      	ldr	r3, [pc, #44]	; (800b1ec <prvInitialiseTaskLists+0x78>)
 800b1c0:	4a05      	ldr	r2, [pc, #20]	; (800b1d8 <prvInitialiseTaskLists+0x64>)
 800b1c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b1c4:	4b0a      	ldr	r3, [pc, #40]	; (800b1f0 <prvInitialiseTaskLists+0x7c>)
 800b1c6:	4a05      	ldr	r2, [pc, #20]	; (800b1dc <prvInitialiseTaskLists+0x68>)
 800b1c8:	601a      	str	r2, [r3, #0]
}
 800b1ca:	bf00      	nop
 800b1cc:	3708      	adds	r7, #8
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	20001310 	.word	0x20001310
 800b1d8:	2000139c 	.word	0x2000139c
 800b1dc:	200013b0 	.word	0x200013b0
 800b1e0:	200013cc 	.word	0x200013cc
 800b1e4:	200013e0 	.word	0x200013e0
 800b1e8:	200013f8 	.word	0x200013f8
 800b1ec:	200013c4 	.word	0x200013c4
 800b1f0:	200013c8 	.word	0x200013c8

0800b1f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b082      	sub	sp, #8
 800b1f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b1fa:	e019      	b.n	800b230 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b1fc:	f000 fc12 	bl	800ba24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b200:	4b10      	ldr	r3, [pc, #64]	; (800b244 <prvCheckTasksWaitingTermination+0x50>)
 800b202:	68db      	ldr	r3, [r3, #12]
 800b204:	68db      	ldr	r3, [r3, #12]
 800b206:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	3304      	adds	r3, #4
 800b20c:	4618      	mov	r0, r3
 800b20e:	f7ff fb62 	bl	800a8d6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b212:	4b0d      	ldr	r3, [pc, #52]	; (800b248 <prvCheckTasksWaitingTermination+0x54>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	3b01      	subs	r3, #1
 800b218:	4a0b      	ldr	r2, [pc, #44]	; (800b248 <prvCheckTasksWaitingTermination+0x54>)
 800b21a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b21c:	4b0b      	ldr	r3, [pc, #44]	; (800b24c <prvCheckTasksWaitingTermination+0x58>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	3b01      	subs	r3, #1
 800b222:	4a0a      	ldr	r2, [pc, #40]	; (800b24c <prvCheckTasksWaitingTermination+0x58>)
 800b224:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b226:	f000 fc2d 	bl	800ba84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 f810 	bl	800b250 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b230:	4b06      	ldr	r3, [pc, #24]	; (800b24c <prvCheckTasksWaitingTermination+0x58>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d1e1      	bne.n	800b1fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b238:	bf00      	nop
 800b23a:	bf00      	nop
 800b23c:	3708      	adds	r7, #8
 800b23e:	46bd      	mov	sp, r7
 800b240:	bd80      	pop	{r7, pc}
 800b242:	bf00      	nop
 800b244:	200013e0 	.word	0x200013e0
 800b248:	2000140c 	.word	0x2000140c
 800b24c:	200013f4 	.word	0x200013f4

0800b250 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b250:	b580      	push	{r7, lr}
 800b252:	b084      	sub	sp, #16
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	334c      	adds	r3, #76	; 0x4c
 800b25c:	4618      	mov	r0, r3
 800b25e:	f001 fc95 	bl	800cb8c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d108      	bne.n	800b27e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b270:	4618      	mov	r0, r3
 800b272:	f000 fdc5 	bl	800be00 <vPortFree>
				vPortFree( pxTCB );
 800b276:	6878      	ldr	r0, [r7, #4]
 800b278:	f000 fdc2 	bl	800be00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b27c:	e018      	b.n	800b2b0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800b284:	2b01      	cmp	r3, #1
 800b286:	d103      	bne.n	800b290 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b288:	6878      	ldr	r0, [r7, #4]
 800b28a:	f000 fdb9 	bl	800be00 <vPortFree>
	}
 800b28e:	e00f      	b.n	800b2b0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800b296:	2b02      	cmp	r3, #2
 800b298:	d00a      	beq.n	800b2b0 <prvDeleteTCB+0x60>
	__asm volatile
 800b29a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b29e:	f383 8811 	msr	BASEPRI, r3
 800b2a2:	f3bf 8f6f 	isb	sy
 800b2a6:	f3bf 8f4f 	dsb	sy
 800b2aa:	60fb      	str	r3, [r7, #12]
}
 800b2ac:	bf00      	nop
 800b2ae:	e7fe      	b.n	800b2ae <prvDeleteTCB+0x5e>
	}
 800b2b0:	bf00      	nop
 800b2b2:	3710      	adds	r7, #16
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	bd80      	pop	{r7, pc}

0800b2b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b083      	sub	sp, #12
 800b2bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b2be:	4b0c      	ldr	r3, [pc, #48]	; (800b2f0 <prvResetNextTaskUnblockTime+0x38>)
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d104      	bne.n	800b2d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b2c8:	4b0a      	ldr	r3, [pc, #40]	; (800b2f4 <prvResetNextTaskUnblockTime+0x3c>)
 800b2ca:	f04f 32ff 	mov.w	r2, #4294967295
 800b2ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b2d0:	e008      	b.n	800b2e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2d2:	4b07      	ldr	r3, [pc, #28]	; (800b2f0 <prvResetNextTaskUnblockTime+0x38>)
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	68db      	ldr	r3, [r3, #12]
 800b2d8:	68db      	ldr	r3, [r3, #12]
 800b2da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	685b      	ldr	r3, [r3, #4]
 800b2e0:	4a04      	ldr	r2, [pc, #16]	; (800b2f4 <prvResetNextTaskUnblockTime+0x3c>)
 800b2e2:	6013      	str	r3, [r2, #0]
}
 800b2e4:	bf00      	nop
 800b2e6:	370c      	adds	r7, #12
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ee:	4770      	bx	lr
 800b2f0:	200013c4 	.word	0x200013c4
 800b2f4:	2000142c 	.word	0x2000142c

0800b2f8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b086      	sub	sp, #24
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	60f8      	str	r0, [r7, #12]
 800b300:	60b9      	str	r1, [r7, #8]
 800b302:	607a      	str	r2, [r7, #4]
 800b304:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800b306:	f000 fb8d 	bl	800ba24 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b30a:	4b29      	ldr	r3, [pc, #164]	; (800b3b0 <xTaskNotifyWait+0xb8>)
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800b312:	b2db      	uxtb	r3, r3
 800b314:	2b02      	cmp	r3, #2
 800b316:	d01c      	beq.n	800b352 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800b318:	4b25      	ldr	r3, [pc, #148]	; (800b3b0 <xTaskNotifyWait+0xb8>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 800b320:	68fa      	ldr	r2, [r7, #12]
 800b322:	43d2      	mvns	r2, r2
 800b324:	400a      	ands	r2, r1
 800b326:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b32a:	4b21      	ldr	r3, [pc, #132]	; (800b3b0 <xTaskNotifyWait+0xb8>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	2201      	movs	r2, #1
 800b330:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d00b      	beq.n	800b352 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b33a:	2101      	movs	r1, #1
 800b33c:	6838      	ldr	r0, [r7, #0]
 800b33e:	f000 f9dd 	bl	800b6fc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b342:	4b1c      	ldr	r3, [pc, #112]	; (800b3b4 <xTaskNotifyWait+0xbc>)
 800b344:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b348:	601a      	str	r2, [r3, #0]
 800b34a:	f3bf 8f4f 	dsb	sy
 800b34e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b352:	f000 fb97 	bl	800ba84 <vPortExitCritical>

		taskENTER_CRITICAL();
 800b356:	f000 fb65 	bl	800ba24 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d005      	beq.n	800b36c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800b360:	4b13      	ldr	r3, [pc, #76]	; (800b3b0 <xTaskNotifyWait+0xb8>)
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b36c:	4b10      	ldr	r3, [pc, #64]	; (800b3b0 <xTaskNotifyWait+0xb8>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800b374:	b2db      	uxtb	r3, r3
 800b376:	2b02      	cmp	r3, #2
 800b378:	d002      	beq.n	800b380 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800b37a:	2300      	movs	r3, #0
 800b37c:	617b      	str	r3, [r7, #20]
 800b37e:	e00a      	b.n	800b396 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800b380:	4b0b      	ldr	r3, [pc, #44]	; (800b3b0 <xTaskNotifyWait+0xb8>)
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 800b388:	68ba      	ldr	r2, [r7, #8]
 800b38a:	43d2      	mvns	r2, r2
 800b38c:	400a      	ands	r2, r1
 800b38e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
				xReturn = pdTRUE;
 800b392:	2301      	movs	r3, #1
 800b394:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b396:	4b06      	ldr	r3, [pc, #24]	; (800b3b0 <xTaskNotifyWait+0xb8>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	2200      	movs	r2, #0
 800b39c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
		}
		taskEXIT_CRITICAL();
 800b3a0:	f000 fb70 	bl	800ba84 <vPortExitCritical>

		return xReturn;
 800b3a4:	697b      	ldr	r3, [r7, #20]
	}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	3718      	adds	r7, #24
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}
 800b3ae:	bf00      	nop
 800b3b0:	2000130c 	.word	0x2000130c
 800b3b4:	e000ed04 	.word	0xe000ed04

0800b3b8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b08a      	sub	sp, #40	; 0x28
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	60f8      	str	r0, [r7, #12]
 800b3c0:	60b9      	str	r1, [r7, #8]
 800b3c2:	603b      	str	r3, [r7, #0]
 800b3c4:	4613      	mov	r3, r2
 800b3c6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d10a      	bne.n	800b3e8 <xTaskGenericNotify+0x30>
	__asm volatile
 800b3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d6:	f383 8811 	msr	BASEPRI, r3
 800b3da:	f3bf 8f6f 	isb	sy
 800b3de:	f3bf 8f4f 	dsb	sy
 800b3e2:	61bb      	str	r3, [r7, #24]
}
 800b3e4:	bf00      	nop
 800b3e6:	e7fe      	b.n	800b3e6 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800b3ec:	f000 fb1a 	bl	800ba24 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d004      	beq.n	800b400 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b3f6:	6a3b      	ldr	r3, [r7, #32]
 800b3f8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b400:	6a3b      	ldr	r3, [r7, #32]
 800b402:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800b406:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b408:	6a3b      	ldr	r3, [r7, #32]
 800b40a:	2202      	movs	r2, #2
 800b40c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c

			switch( eAction )
 800b410:	79fb      	ldrb	r3, [r7, #7]
 800b412:	2b04      	cmp	r3, #4
 800b414:	d82d      	bhi.n	800b472 <xTaskGenericNotify+0xba>
 800b416:	a201      	add	r2, pc, #4	; (adr r2, 800b41c <xTaskGenericNotify+0x64>)
 800b418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b41c:	0800b495 	.word	0x0800b495
 800b420:	0800b431 	.word	0x0800b431
 800b424:	0800b443 	.word	0x0800b443
 800b428:	0800b453 	.word	0x0800b453
 800b42c:	0800b45d 	.word	0x0800b45d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b430:	6a3b      	ldr	r3, [r7, #32]
 800b432:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800b436:	68bb      	ldr	r3, [r7, #8]
 800b438:	431a      	orrs	r2, r3
 800b43a:	6a3b      	ldr	r3, [r7, #32]
 800b43c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
					break;
 800b440:	e02b      	b.n	800b49a <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b442:	6a3b      	ldr	r3, [r7, #32]
 800b444:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b448:	1c5a      	adds	r2, r3, #1
 800b44a:	6a3b      	ldr	r3, [r7, #32]
 800b44c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
					break;
 800b450:	e023      	b.n	800b49a <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b452:	6a3b      	ldr	r3, [r7, #32]
 800b454:	68ba      	ldr	r2, [r7, #8]
 800b456:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
					break;
 800b45a:	e01e      	b.n	800b49a <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b45c:	7ffb      	ldrb	r3, [r7, #31]
 800b45e:	2b02      	cmp	r3, #2
 800b460:	d004      	beq.n	800b46c <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b462:	6a3b      	ldr	r3, [r7, #32]
 800b464:	68ba      	ldr	r2, [r7, #8]
 800b466:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b46a:	e016      	b.n	800b49a <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800b46c:	2300      	movs	r3, #0
 800b46e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800b470:	e013      	b.n	800b49a <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b472:	6a3b      	ldr	r3, [r7, #32]
 800b474:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b47c:	d00c      	beq.n	800b498 <xTaskGenericNotify+0xe0>
	__asm volatile
 800b47e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b482:	f383 8811 	msr	BASEPRI, r3
 800b486:	f3bf 8f6f 	isb	sy
 800b48a:	f3bf 8f4f 	dsb	sy
 800b48e:	617b      	str	r3, [r7, #20]
}
 800b490:	bf00      	nop
 800b492:	e7fe      	b.n	800b492 <xTaskGenericNotify+0xda>
					break;
 800b494:	bf00      	nop
 800b496:	e000      	b.n	800b49a <xTaskGenericNotify+0xe2>

					break;
 800b498:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b49a:	7ffb      	ldrb	r3, [r7, #31]
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	d139      	bne.n	800b514 <xTaskGenericNotify+0x15c>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b4a0:	6a3b      	ldr	r3, [r7, #32]
 800b4a2:	3304      	adds	r3, #4
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	f7ff fa16 	bl	800a8d6 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800b4aa:	6a3b      	ldr	r3, [r7, #32]
 800b4ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4ae:	2201      	movs	r2, #1
 800b4b0:	409a      	lsls	r2, r3
 800b4b2:	4b1c      	ldr	r3, [pc, #112]	; (800b524 <xTaskGenericNotify+0x16c>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	4313      	orrs	r3, r2
 800b4b8:	4a1a      	ldr	r2, [pc, #104]	; (800b524 <xTaskGenericNotify+0x16c>)
 800b4ba:	6013      	str	r3, [r2, #0]
 800b4bc:	6a3b      	ldr	r3, [r7, #32]
 800b4be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4c0:	4613      	mov	r3, r2
 800b4c2:	009b      	lsls	r3, r3, #2
 800b4c4:	4413      	add	r3, r2
 800b4c6:	009b      	lsls	r3, r3, #2
 800b4c8:	4a17      	ldr	r2, [pc, #92]	; (800b528 <xTaskGenericNotify+0x170>)
 800b4ca:	441a      	add	r2, r3
 800b4cc:	6a3b      	ldr	r3, [r7, #32]
 800b4ce:	3304      	adds	r3, #4
 800b4d0:	4619      	mov	r1, r3
 800b4d2:	4610      	mov	r0, r2
 800b4d4:	f7ff f9a2 	bl	800a81c <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b4d8:	6a3b      	ldr	r3, [r7, #32]
 800b4da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d00a      	beq.n	800b4f6 <xTaskGenericNotify+0x13e>
	__asm volatile
 800b4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e4:	f383 8811 	msr	BASEPRI, r3
 800b4e8:	f3bf 8f6f 	isb	sy
 800b4ec:	f3bf 8f4f 	dsb	sy
 800b4f0:	613b      	str	r3, [r7, #16]
}
 800b4f2:	bf00      	nop
 800b4f4:	e7fe      	b.n	800b4f4 <xTaskGenericNotify+0x13c>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b4f6:	6a3b      	ldr	r3, [r7, #32]
 800b4f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4fa:	4b0c      	ldr	r3, [pc, #48]	; (800b52c <xTaskGenericNotify+0x174>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b500:	429a      	cmp	r2, r3
 800b502:	d907      	bls.n	800b514 <xTaskGenericNotify+0x15c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800b504:	4b0a      	ldr	r3, [pc, #40]	; (800b530 <xTaskGenericNotify+0x178>)
 800b506:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b50a:	601a      	str	r2, [r3, #0]
 800b50c:	f3bf 8f4f 	dsb	sy
 800b510:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b514:	f000 fab6 	bl	800ba84 <vPortExitCritical>

		return xReturn;
 800b518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800b51a:	4618      	mov	r0, r3
 800b51c:	3728      	adds	r7, #40	; 0x28
 800b51e:	46bd      	mov	sp, r7
 800b520:	bd80      	pop	{r7, pc}
 800b522:	bf00      	nop
 800b524:	20001414 	.word	0x20001414
 800b528:	20001310 	.word	0x20001310
 800b52c:	2000130c 	.word	0x2000130c
 800b530:	e000ed04 	.word	0xe000ed04

0800b534 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b534:	b580      	push	{r7, lr}
 800b536:	b08e      	sub	sp, #56	; 0x38
 800b538:	af00      	add	r7, sp, #0
 800b53a:	60f8      	str	r0, [r7, #12]
 800b53c:	60b9      	str	r1, [r7, #8]
 800b53e:	603b      	str	r3, [r7, #0]
 800b540:	4613      	mov	r3, r2
 800b542:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800b544:	2301      	movs	r3, #1
 800b546:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d10a      	bne.n	800b564 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800b54e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b552:	f383 8811 	msr	BASEPRI, r3
 800b556:	f3bf 8f6f 	isb	sy
 800b55a:	f3bf 8f4f 	dsb	sy
 800b55e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b560:	bf00      	nop
 800b562:	e7fe      	b.n	800b562 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b564:	f000 fb40 	bl	800bbe8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	633b      	str	r3, [r7, #48]	; 0x30

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b56c:	f3ef 8211 	mrs	r2, BASEPRI
 800b570:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b574:	f383 8811 	msr	BASEPRI, r3
 800b578:	f3bf 8f6f 	isb	sy
 800b57c:	f3bf 8f4f 	dsb	sy
 800b580:	623a      	str	r2, [r7, #32]
 800b582:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b584:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b586:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d004      	beq.n	800b598 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b58e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b590:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b59a:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800b59e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b5a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a4:	2202      	movs	r2, #2
 800b5a6:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c

			switch( eAction )
 800b5aa:	79fb      	ldrb	r3, [r7, #7]
 800b5ac:	2b04      	cmp	r3, #4
 800b5ae:	d82f      	bhi.n	800b610 <xTaskGenericNotifyFromISR+0xdc>
 800b5b0:	a201      	add	r2, pc, #4	; (adr r2, 800b5b8 <xTaskGenericNotifyFromISR+0x84>)
 800b5b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5b6:	bf00      	nop
 800b5b8:	0800b633 	.word	0x0800b633
 800b5bc:	0800b5cd 	.word	0x0800b5cd
 800b5c0:	0800b5df 	.word	0x0800b5df
 800b5c4:	0800b5ef 	.word	0x0800b5ef
 800b5c8:	0800b5f9 	.word	0x0800b5f9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b5cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ce:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800b5d2:	68bb      	ldr	r3, [r7, #8]
 800b5d4:	431a      	orrs	r2, r3
 800b5d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5d8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
					break;
 800b5dc:	e02c      	b.n	800b638 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b5de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b5e4:	1c5a      	adds	r2, r3, #1
 800b5e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
					break;
 800b5ec:	e024      	b.n	800b638 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f0:	68ba      	ldr	r2, [r7, #8]
 800b5f2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
					break;
 800b5f6:	e01f      	b.n	800b638 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b5f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b5fc:	2b02      	cmp	r3, #2
 800b5fe:	d004      	beq.n	800b60a <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b602:	68ba      	ldr	r2, [r7, #8]
 800b604:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b608:	e016      	b.n	800b638 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800b60a:	2300      	movs	r3, #0
 800b60c:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800b60e:	e013      	b.n	800b638 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b612:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b61a:	d00c      	beq.n	800b636 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800b61c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b620:	f383 8811 	msr	BASEPRI, r3
 800b624:	f3bf 8f6f 	isb	sy
 800b628:	f3bf 8f4f 	dsb	sy
 800b62c:	61bb      	str	r3, [r7, #24]
}
 800b62e:	bf00      	nop
 800b630:	e7fe      	b.n	800b630 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800b632:	bf00      	nop
 800b634:	e000      	b.n	800b638 <xTaskGenericNotifyFromISR+0x104>
					break;
 800b636:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b638:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b63c:	2b01      	cmp	r3, #1
 800b63e:	d145      	bne.n	800b6cc <xTaskGenericNotifyFromISR+0x198>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b644:	2b00      	cmp	r3, #0
 800b646:	d00a      	beq.n	800b65e <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800b648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b64c:	f383 8811 	msr	BASEPRI, r3
 800b650:	f3bf 8f6f 	isb	sy
 800b654:	f3bf 8f4f 	dsb	sy
 800b658:	617b      	str	r3, [r7, #20]
}
 800b65a:	bf00      	nop
 800b65c:	e7fe      	b.n	800b65c <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b65e:	4b21      	ldr	r3, [pc, #132]	; (800b6e4 <xTaskGenericNotifyFromISR+0x1b0>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d11c      	bne.n	800b6a0 <xTaskGenericNotifyFromISR+0x16c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b668:	3304      	adds	r3, #4
 800b66a:	4618      	mov	r0, r3
 800b66c:	f7ff f933 	bl	800a8d6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b674:	2201      	movs	r2, #1
 800b676:	409a      	lsls	r2, r3
 800b678:	4b1b      	ldr	r3, [pc, #108]	; (800b6e8 <xTaskGenericNotifyFromISR+0x1b4>)
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	4313      	orrs	r3, r2
 800b67e:	4a1a      	ldr	r2, [pc, #104]	; (800b6e8 <xTaskGenericNotifyFromISR+0x1b4>)
 800b680:	6013      	str	r3, [r2, #0]
 800b682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b686:	4613      	mov	r3, r2
 800b688:	009b      	lsls	r3, r3, #2
 800b68a:	4413      	add	r3, r2
 800b68c:	009b      	lsls	r3, r3, #2
 800b68e:	4a17      	ldr	r2, [pc, #92]	; (800b6ec <xTaskGenericNotifyFromISR+0x1b8>)
 800b690:	441a      	add	r2, r3
 800b692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b694:	3304      	adds	r3, #4
 800b696:	4619      	mov	r1, r3
 800b698:	4610      	mov	r0, r2
 800b69a:	f7ff f8bf 	bl	800a81c <vListInsertEnd>
 800b69e:	e005      	b.n	800b6ac <xTaskGenericNotifyFromISR+0x178>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b6a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6a2:	3318      	adds	r3, #24
 800b6a4:	4619      	mov	r1, r3
 800b6a6:	4812      	ldr	r0, [pc, #72]	; (800b6f0 <xTaskGenericNotifyFromISR+0x1bc>)
 800b6a8:	f7ff f8b8 	bl	800a81c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b6ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6b0:	4b10      	ldr	r3, [pc, #64]	; (800b6f4 <xTaskGenericNotifyFromISR+0x1c0>)
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6b6:	429a      	cmp	r2, r3
 800b6b8:	d908      	bls.n	800b6cc <xTaskGenericNotifyFromISR+0x198>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800b6ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d002      	beq.n	800b6c6 <xTaskGenericNotifyFromISR+0x192>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800b6c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b6c2:	2201      	movs	r2, #1
 800b6c4:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800b6c6:	4b0c      	ldr	r3, [pc, #48]	; (800b6f8 <xTaskGenericNotifyFromISR+0x1c4>)
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	601a      	str	r2, [r3, #0]
 800b6cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ce:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b6d0:	693b      	ldr	r3, [r7, #16]
 800b6d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b6d6:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800b6d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3738      	adds	r7, #56	; 0x38
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bd80      	pop	{r7, pc}
 800b6e2:	bf00      	nop
 800b6e4:	20001434 	.word	0x20001434
 800b6e8:	20001414 	.word	0x20001414
 800b6ec:	20001310 	.word	0x20001310
 800b6f0:	200013cc 	.word	0x200013cc
 800b6f4:	2000130c 	.word	0x2000130c
 800b6f8:	20001420 	.word	0x20001420

0800b6fc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b084      	sub	sp, #16
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
 800b704:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b706:	4b29      	ldr	r3, [pc, #164]	; (800b7ac <prvAddCurrentTaskToDelayedList+0xb0>)
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b70c:	4b28      	ldr	r3, [pc, #160]	; (800b7b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	3304      	adds	r3, #4
 800b712:	4618      	mov	r0, r3
 800b714:	f7ff f8df 	bl	800a8d6 <uxListRemove>
 800b718:	4603      	mov	r3, r0
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d10b      	bne.n	800b736 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b71e:	4b24      	ldr	r3, [pc, #144]	; (800b7b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b724:	2201      	movs	r2, #1
 800b726:	fa02 f303 	lsl.w	r3, r2, r3
 800b72a:	43da      	mvns	r2, r3
 800b72c:	4b21      	ldr	r3, [pc, #132]	; (800b7b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	4013      	ands	r3, r2
 800b732:	4a20      	ldr	r2, [pc, #128]	; (800b7b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b734:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b73c:	d10a      	bne.n	800b754 <prvAddCurrentTaskToDelayedList+0x58>
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d007      	beq.n	800b754 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b744:	4b1a      	ldr	r3, [pc, #104]	; (800b7b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	3304      	adds	r3, #4
 800b74a:	4619      	mov	r1, r3
 800b74c:	481a      	ldr	r0, [pc, #104]	; (800b7b8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b74e:	f7ff f865 	bl	800a81c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b752:	e026      	b.n	800b7a2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b754:	68fa      	ldr	r2, [r7, #12]
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	4413      	add	r3, r2
 800b75a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b75c:	4b14      	ldr	r3, [pc, #80]	; (800b7b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	68ba      	ldr	r2, [r7, #8]
 800b762:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b764:	68ba      	ldr	r2, [r7, #8]
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	429a      	cmp	r2, r3
 800b76a:	d209      	bcs.n	800b780 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b76c:	4b13      	ldr	r3, [pc, #76]	; (800b7bc <prvAddCurrentTaskToDelayedList+0xc0>)
 800b76e:	681a      	ldr	r2, [r3, #0]
 800b770:	4b0f      	ldr	r3, [pc, #60]	; (800b7b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	3304      	adds	r3, #4
 800b776:	4619      	mov	r1, r3
 800b778:	4610      	mov	r0, r2
 800b77a:	f7ff f873 	bl	800a864 <vListInsert>
}
 800b77e:	e010      	b.n	800b7a2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b780:	4b0f      	ldr	r3, [pc, #60]	; (800b7c0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b782:	681a      	ldr	r2, [r3, #0]
 800b784:	4b0a      	ldr	r3, [pc, #40]	; (800b7b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	3304      	adds	r3, #4
 800b78a:	4619      	mov	r1, r3
 800b78c:	4610      	mov	r0, r2
 800b78e:	f7ff f869 	bl	800a864 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b792:	4b0c      	ldr	r3, [pc, #48]	; (800b7c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	68ba      	ldr	r2, [r7, #8]
 800b798:	429a      	cmp	r2, r3
 800b79a:	d202      	bcs.n	800b7a2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b79c:	4a09      	ldr	r2, [pc, #36]	; (800b7c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	6013      	str	r3, [r2, #0]
}
 800b7a2:	bf00      	nop
 800b7a4:	3710      	adds	r7, #16
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}
 800b7aa:	bf00      	nop
 800b7ac:	20001410 	.word	0x20001410
 800b7b0:	2000130c 	.word	0x2000130c
 800b7b4:	20001414 	.word	0x20001414
 800b7b8:	200013f8 	.word	0x200013f8
 800b7bc:	200013c8 	.word	0x200013c8
 800b7c0:	200013c4 	.word	0x200013c4
 800b7c4:	2000142c 	.word	0x2000142c

0800b7c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b085      	sub	sp, #20
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	60f8      	str	r0, [r7, #12]
 800b7d0:	60b9      	str	r1, [r7, #8]
 800b7d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	3b04      	subs	r3, #4
 800b7d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b7e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	3b04      	subs	r3, #4
 800b7e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	f023 0201 	bic.w	r2, r3, #1
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	3b04      	subs	r3, #4
 800b7f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b7f8:	4a0c      	ldr	r2, [pc, #48]	; (800b82c <pxPortInitialiseStack+0x64>)
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	3b14      	subs	r3, #20
 800b802:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b804:	687a      	ldr	r2, [r7, #4]
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	3b04      	subs	r3, #4
 800b80e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	f06f 0202 	mvn.w	r2, #2
 800b816:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	3b20      	subs	r3, #32
 800b81c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b81e:	68fb      	ldr	r3, [r7, #12]
}
 800b820:	4618      	mov	r0, r3
 800b822:	3714      	adds	r7, #20
 800b824:	46bd      	mov	sp, r7
 800b826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82a:	4770      	bx	lr
 800b82c:	0800b831 	.word	0x0800b831

0800b830 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b830:	b480      	push	{r7}
 800b832:	b085      	sub	sp, #20
 800b834:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b836:	2300      	movs	r3, #0
 800b838:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b83a:	4b12      	ldr	r3, [pc, #72]	; (800b884 <prvTaskExitError+0x54>)
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b842:	d00a      	beq.n	800b85a <prvTaskExitError+0x2a>
	__asm volatile
 800b844:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b848:	f383 8811 	msr	BASEPRI, r3
 800b84c:	f3bf 8f6f 	isb	sy
 800b850:	f3bf 8f4f 	dsb	sy
 800b854:	60fb      	str	r3, [r7, #12]
}
 800b856:	bf00      	nop
 800b858:	e7fe      	b.n	800b858 <prvTaskExitError+0x28>
	__asm volatile
 800b85a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b85e:	f383 8811 	msr	BASEPRI, r3
 800b862:	f3bf 8f6f 	isb	sy
 800b866:	f3bf 8f4f 	dsb	sy
 800b86a:	60bb      	str	r3, [r7, #8]
}
 800b86c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b86e:	bf00      	nop
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d0fc      	beq.n	800b870 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b876:	bf00      	nop
 800b878:	bf00      	nop
 800b87a:	3714      	adds	r7, #20
 800b87c:	46bd      	mov	sp, r7
 800b87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b882:	4770      	bx	lr
 800b884:	20000018 	.word	0x20000018
	...

0800b890 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b890:	4b07      	ldr	r3, [pc, #28]	; (800b8b0 <pxCurrentTCBConst2>)
 800b892:	6819      	ldr	r1, [r3, #0]
 800b894:	6808      	ldr	r0, [r1, #0]
 800b896:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b89a:	f380 8809 	msr	PSP, r0
 800b89e:	f3bf 8f6f 	isb	sy
 800b8a2:	f04f 0000 	mov.w	r0, #0
 800b8a6:	f380 8811 	msr	BASEPRI, r0
 800b8aa:	4770      	bx	lr
 800b8ac:	f3af 8000 	nop.w

0800b8b0 <pxCurrentTCBConst2>:
 800b8b0:	2000130c 	.word	0x2000130c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b8b4:	bf00      	nop
 800b8b6:	bf00      	nop

0800b8b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b8b8:	4808      	ldr	r0, [pc, #32]	; (800b8dc <prvPortStartFirstTask+0x24>)
 800b8ba:	6800      	ldr	r0, [r0, #0]
 800b8bc:	6800      	ldr	r0, [r0, #0]
 800b8be:	f380 8808 	msr	MSP, r0
 800b8c2:	f04f 0000 	mov.w	r0, #0
 800b8c6:	f380 8814 	msr	CONTROL, r0
 800b8ca:	b662      	cpsie	i
 800b8cc:	b661      	cpsie	f
 800b8ce:	f3bf 8f4f 	dsb	sy
 800b8d2:	f3bf 8f6f 	isb	sy
 800b8d6:	df00      	svc	0
 800b8d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b8da:	bf00      	nop
 800b8dc:	e000ed08 	.word	0xe000ed08

0800b8e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b086      	sub	sp, #24
 800b8e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b8e6:	4b46      	ldr	r3, [pc, #280]	; (800ba00 <xPortStartScheduler+0x120>)
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	4a46      	ldr	r2, [pc, #280]	; (800ba04 <xPortStartScheduler+0x124>)
 800b8ec:	4293      	cmp	r3, r2
 800b8ee:	d10a      	bne.n	800b906 <xPortStartScheduler+0x26>
	__asm volatile
 800b8f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8f4:	f383 8811 	msr	BASEPRI, r3
 800b8f8:	f3bf 8f6f 	isb	sy
 800b8fc:	f3bf 8f4f 	dsb	sy
 800b900:	613b      	str	r3, [r7, #16]
}
 800b902:	bf00      	nop
 800b904:	e7fe      	b.n	800b904 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b906:	4b3e      	ldr	r3, [pc, #248]	; (800ba00 <xPortStartScheduler+0x120>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	4a3f      	ldr	r2, [pc, #252]	; (800ba08 <xPortStartScheduler+0x128>)
 800b90c:	4293      	cmp	r3, r2
 800b90e:	d10a      	bne.n	800b926 <xPortStartScheduler+0x46>
	__asm volatile
 800b910:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b914:	f383 8811 	msr	BASEPRI, r3
 800b918:	f3bf 8f6f 	isb	sy
 800b91c:	f3bf 8f4f 	dsb	sy
 800b920:	60fb      	str	r3, [r7, #12]
}
 800b922:	bf00      	nop
 800b924:	e7fe      	b.n	800b924 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b926:	4b39      	ldr	r3, [pc, #228]	; (800ba0c <xPortStartScheduler+0x12c>)
 800b928:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b92a:	697b      	ldr	r3, [r7, #20]
 800b92c:	781b      	ldrb	r3, [r3, #0]
 800b92e:	b2db      	uxtb	r3, r3
 800b930:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b932:	697b      	ldr	r3, [r7, #20]
 800b934:	22ff      	movs	r2, #255	; 0xff
 800b936:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b938:	697b      	ldr	r3, [r7, #20]
 800b93a:	781b      	ldrb	r3, [r3, #0]
 800b93c:	b2db      	uxtb	r3, r3
 800b93e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b940:	78fb      	ldrb	r3, [r7, #3]
 800b942:	b2db      	uxtb	r3, r3
 800b944:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b948:	b2da      	uxtb	r2, r3
 800b94a:	4b31      	ldr	r3, [pc, #196]	; (800ba10 <xPortStartScheduler+0x130>)
 800b94c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b94e:	4b31      	ldr	r3, [pc, #196]	; (800ba14 <xPortStartScheduler+0x134>)
 800b950:	2207      	movs	r2, #7
 800b952:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b954:	e009      	b.n	800b96a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b956:	4b2f      	ldr	r3, [pc, #188]	; (800ba14 <xPortStartScheduler+0x134>)
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	3b01      	subs	r3, #1
 800b95c:	4a2d      	ldr	r2, [pc, #180]	; (800ba14 <xPortStartScheduler+0x134>)
 800b95e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b960:	78fb      	ldrb	r3, [r7, #3]
 800b962:	b2db      	uxtb	r3, r3
 800b964:	005b      	lsls	r3, r3, #1
 800b966:	b2db      	uxtb	r3, r3
 800b968:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b96a:	78fb      	ldrb	r3, [r7, #3]
 800b96c:	b2db      	uxtb	r3, r3
 800b96e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b972:	2b80      	cmp	r3, #128	; 0x80
 800b974:	d0ef      	beq.n	800b956 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b976:	4b27      	ldr	r3, [pc, #156]	; (800ba14 <xPortStartScheduler+0x134>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f1c3 0307 	rsb	r3, r3, #7
 800b97e:	2b04      	cmp	r3, #4
 800b980:	d00a      	beq.n	800b998 <xPortStartScheduler+0xb8>
	__asm volatile
 800b982:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b986:	f383 8811 	msr	BASEPRI, r3
 800b98a:	f3bf 8f6f 	isb	sy
 800b98e:	f3bf 8f4f 	dsb	sy
 800b992:	60bb      	str	r3, [r7, #8]
}
 800b994:	bf00      	nop
 800b996:	e7fe      	b.n	800b996 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b998:	4b1e      	ldr	r3, [pc, #120]	; (800ba14 <xPortStartScheduler+0x134>)
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	021b      	lsls	r3, r3, #8
 800b99e:	4a1d      	ldr	r2, [pc, #116]	; (800ba14 <xPortStartScheduler+0x134>)
 800b9a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b9a2:	4b1c      	ldr	r3, [pc, #112]	; (800ba14 <xPortStartScheduler+0x134>)
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b9aa:	4a1a      	ldr	r2, [pc, #104]	; (800ba14 <xPortStartScheduler+0x134>)
 800b9ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	b2da      	uxtb	r2, r3
 800b9b2:	697b      	ldr	r3, [r7, #20]
 800b9b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b9b6:	4b18      	ldr	r3, [pc, #96]	; (800ba18 <xPortStartScheduler+0x138>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	4a17      	ldr	r2, [pc, #92]	; (800ba18 <xPortStartScheduler+0x138>)
 800b9bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b9c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b9c2:	4b15      	ldr	r3, [pc, #84]	; (800ba18 <xPortStartScheduler+0x138>)
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	4a14      	ldr	r2, [pc, #80]	; (800ba18 <xPortStartScheduler+0x138>)
 800b9c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b9cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b9ce:	f000 f8dd 	bl	800bb8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b9d2:	4b12      	ldr	r3, [pc, #72]	; (800ba1c <xPortStartScheduler+0x13c>)
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b9d8:	f000 f8fc 	bl	800bbd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b9dc:	4b10      	ldr	r3, [pc, #64]	; (800ba20 <xPortStartScheduler+0x140>)
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	4a0f      	ldr	r2, [pc, #60]	; (800ba20 <xPortStartScheduler+0x140>)
 800b9e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b9e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b9e8:	f7ff ff66 	bl	800b8b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b9ec:	f7ff fb48 	bl	800b080 <vTaskSwitchContext>
	prvTaskExitError();
 800b9f0:	f7ff ff1e 	bl	800b830 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b9f4:	2300      	movs	r3, #0
}
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	3718      	adds	r7, #24
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	bd80      	pop	{r7, pc}
 800b9fe:	bf00      	nop
 800ba00:	e000ed00 	.word	0xe000ed00
 800ba04:	410fc271 	.word	0x410fc271
 800ba08:	410fc270 	.word	0x410fc270
 800ba0c:	e000e400 	.word	0xe000e400
 800ba10:	20001438 	.word	0x20001438
 800ba14:	2000143c 	.word	0x2000143c
 800ba18:	e000ed20 	.word	0xe000ed20
 800ba1c:	20000018 	.word	0x20000018
 800ba20:	e000ef34 	.word	0xe000ef34

0800ba24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ba24:	b480      	push	{r7}
 800ba26:	b083      	sub	sp, #12
 800ba28:	af00      	add	r7, sp, #0
	__asm volatile
 800ba2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba2e:	f383 8811 	msr	BASEPRI, r3
 800ba32:	f3bf 8f6f 	isb	sy
 800ba36:	f3bf 8f4f 	dsb	sy
 800ba3a:	607b      	str	r3, [r7, #4]
}
 800ba3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ba3e:	4b0f      	ldr	r3, [pc, #60]	; (800ba7c <vPortEnterCritical+0x58>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	3301      	adds	r3, #1
 800ba44:	4a0d      	ldr	r2, [pc, #52]	; (800ba7c <vPortEnterCritical+0x58>)
 800ba46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ba48:	4b0c      	ldr	r3, [pc, #48]	; (800ba7c <vPortEnterCritical+0x58>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	2b01      	cmp	r3, #1
 800ba4e:	d10f      	bne.n	800ba70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ba50:	4b0b      	ldr	r3, [pc, #44]	; (800ba80 <vPortEnterCritical+0x5c>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	b2db      	uxtb	r3, r3
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d00a      	beq.n	800ba70 <vPortEnterCritical+0x4c>
	__asm volatile
 800ba5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba5e:	f383 8811 	msr	BASEPRI, r3
 800ba62:	f3bf 8f6f 	isb	sy
 800ba66:	f3bf 8f4f 	dsb	sy
 800ba6a:	603b      	str	r3, [r7, #0]
}
 800ba6c:	bf00      	nop
 800ba6e:	e7fe      	b.n	800ba6e <vPortEnterCritical+0x4a>
	}
}
 800ba70:	bf00      	nop
 800ba72:	370c      	adds	r7, #12
 800ba74:	46bd      	mov	sp, r7
 800ba76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7a:	4770      	bx	lr
 800ba7c:	20000018 	.word	0x20000018
 800ba80:	e000ed04 	.word	0xe000ed04

0800ba84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ba84:	b480      	push	{r7}
 800ba86:	b083      	sub	sp, #12
 800ba88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ba8a:	4b12      	ldr	r3, [pc, #72]	; (800bad4 <vPortExitCritical+0x50>)
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d10a      	bne.n	800baa8 <vPortExitCritical+0x24>
	__asm volatile
 800ba92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba96:	f383 8811 	msr	BASEPRI, r3
 800ba9a:	f3bf 8f6f 	isb	sy
 800ba9e:	f3bf 8f4f 	dsb	sy
 800baa2:	607b      	str	r3, [r7, #4]
}
 800baa4:	bf00      	nop
 800baa6:	e7fe      	b.n	800baa6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800baa8:	4b0a      	ldr	r3, [pc, #40]	; (800bad4 <vPortExitCritical+0x50>)
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	3b01      	subs	r3, #1
 800baae:	4a09      	ldr	r2, [pc, #36]	; (800bad4 <vPortExitCritical+0x50>)
 800bab0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bab2:	4b08      	ldr	r3, [pc, #32]	; (800bad4 <vPortExitCritical+0x50>)
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d105      	bne.n	800bac6 <vPortExitCritical+0x42>
 800baba:	2300      	movs	r3, #0
 800babc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	f383 8811 	msr	BASEPRI, r3
}
 800bac4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bac6:	bf00      	nop
 800bac8:	370c      	adds	r7, #12
 800baca:	46bd      	mov	sp, r7
 800bacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad0:	4770      	bx	lr
 800bad2:	bf00      	nop
 800bad4:	20000018 	.word	0x20000018
	...

0800bae0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bae0:	f3ef 8009 	mrs	r0, PSP
 800bae4:	f3bf 8f6f 	isb	sy
 800bae8:	4b15      	ldr	r3, [pc, #84]	; (800bb40 <pxCurrentTCBConst>)
 800baea:	681a      	ldr	r2, [r3, #0]
 800baec:	f01e 0f10 	tst.w	lr, #16
 800baf0:	bf08      	it	eq
 800baf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800baf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bafa:	6010      	str	r0, [r2, #0]
 800bafc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bb00:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bb04:	f380 8811 	msr	BASEPRI, r0
 800bb08:	f3bf 8f4f 	dsb	sy
 800bb0c:	f3bf 8f6f 	isb	sy
 800bb10:	f7ff fab6 	bl	800b080 <vTaskSwitchContext>
 800bb14:	f04f 0000 	mov.w	r0, #0
 800bb18:	f380 8811 	msr	BASEPRI, r0
 800bb1c:	bc09      	pop	{r0, r3}
 800bb1e:	6819      	ldr	r1, [r3, #0]
 800bb20:	6808      	ldr	r0, [r1, #0]
 800bb22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb26:	f01e 0f10 	tst.w	lr, #16
 800bb2a:	bf08      	it	eq
 800bb2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bb30:	f380 8809 	msr	PSP, r0
 800bb34:	f3bf 8f6f 	isb	sy
 800bb38:	4770      	bx	lr
 800bb3a:	bf00      	nop
 800bb3c:	f3af 8000 	nop.w

0800bb40 <pxCurrentTCBConst>:
 800bb40:	2000130c 	.word	0x2000130c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bb44:	bf00      	nop
 800bb46:	bf00      	nop

0800bb48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b082      	sub	sp, #8
 800bb4c:	af00      	add	r7, sp, #0
	__asm volatile
 800bb4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb52:	f383 8811 	msr	BASEPRI, r3
 800bb56:	f3bf 8f6f 	isb	sy
 800bb5a:	f3bf 8f4f 	dsb	sy
 800bb5e:	607b      	str	r3, [r7, #4]
}
 800bb60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bb62:	f7ff f9d5 	bl	800af10 <xTaskIncrementTick>
 800bb66:	4603      	mov	r3, r0
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d003      	beq.n	800bb74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bb6c:	4b06      	ldr	r3, [pc, #24]	; (800bb88 <SysTick_Handler+0x40>)
 800bb6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb72:	601a      	str	r2, [r3, #0]
 800bb74:	2300      	movs	r3, #0
 800bb76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	f383 8811 	msr	BASEPRI, r3
}
 800bb7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bb80:	bf00      	nop
 800bb82:	3708      	adds	r7, #8
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}
 800bb88:	e000ed04 	.word	0xe000ed04

0800bb8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bb90:	4b0b      	ldr	r3, [pc, #44]	; (800bbc0 <vPortSetupTimerInterrupt+0x34>)
 800bb92:	2200      	movs	r2, #0
 800bb94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bb96:	4b0b      	ldr	r3, [pc, #44]	; (800bbc4 <vPortSetupTimerInterrupt+0x38>)
 800bb98:	2200      	movs	r2, #0
 800bb9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bb9c:	4b0a      	ldr	r3, [pc, #40]	; (800bbc8 <vPortSetupTimerInterrupt+0x3c>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	4a0a      	ldr	r2, [pc, #40]	; (800bbcc <vPortSetupTimerInterrupt+0x40>)
 800bba2:	fba2 2303 	umull	r2, r3, r2, r3
 800bba6:	099b      	lsrs	r3, r3, #6
 800bba8:	4a09      	ldr	r2, [pc, #36]	; (800bbd0 <vPortSetupTimerInterrupt+0x44>)
 800bbaa:	3b01      	subs	r3, #1
 800bbac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bbae:	4b04      	ldr	r3, [pc, #16]	; (800bbc0 <vPortSetupTimerInterrupt+0x34>)
 800bbb0:	2207      	movs	r2, #7
 800bbb2:	601a      	str	r2, [r3, #0]
}
 800bbb4:	bf00      	nop
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbbc:	4770      	bx	lr
 800bbbe:	bf00      	nop
 800bbc0:	e000e010 	.word	0xe000e010
 800bbc4:	e000e018 	.word	0xe000e018
 800bbc8:	2000000c 	.word	0x2000000c
 800bbcc:	10624dd3 	.word	0x10624dd3
 800bbd0:	e000e014 	.word	0xe000e014

0800bbd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bbd4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800bbe4 <vPortEnableVFP+0x10>
 800bbd8:	6801      	ldr	r1, [r0, #0]
 800bbda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bbde:	6001      	str	r1, [r0, #0]
 800bbe0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bbe2:	bf00      	nop
 800bbe4:	e000ed88 	.word	0xe000ed88

0800bbe8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bbe8:	b480      	push	{r7}
 800bbea:	b085      	sub	sp, #20
 800bbec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bbee:	f3ef 8305 	mrs	r3, IPSR
 800bbf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	2b0f      	cmp	r3, #15
 800bbf8:	d914      	bls.n	800bc24 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bbfa:	4a17      	ldr	r2, [pc, #92]	; (800bc58 <vPortValidateInterruptPriority+0x70>)
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	4413      	add	r3, r2
 800bc00:	781b      	ldrb	r3, [r3, #0]
 800bc02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bc04:	4b15      	ldr	r3, [pc, #84]	; (800bc5c <vPortValidateInterruptPriority+0x74>)
 800bc06:	781b      	ldrb	r3, [r3, #0]
 800bc08:	7afa      	ldrb	r2, [r7, #11]
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	d20a      	bcs.n	800bc24 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800bc0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc12:	f383 8811 	msr	BASEPRI, r3
 800bc16:	f3bf 8f6f 	isb	sy
 800bc1a:	f3bf 8f4f 	dsb	sy
 800bc1e:	607b      	str	r3, [r7, #4]
}
 800bc20:	bf00      	nop
 800bc22:	e7fe      	b.n	800bc22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bc24:	4b0e      	ldr	r3, [pc, #56]	; (800bc60 <vPortValidateInterruptPriority+0x78>)
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800bc2c:	4b0d      	ldr	r3, [pc, #52]	; (800bc64 <vPortValidateInterruptPriority+0x7c>)
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	429a      	cmp	r2, r3
 800bc32:	d90a      	bls.n	800bc4a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800bc34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc38:	f383 8811 	msr	BASEPRI, r3
 800bc3c:	f3bf 8f6f 	isb	sy
 800bc40:	f3bf 8f4f 	dsb	sy
 800bc44:	603b      	str	r3, [r7, #0]
}
 800bc46:	bf00      	nop
 800bc48:	e7fe      	b.n	800bc48 <vPortValidateInterruptPriority+0x60>
	}
 800bc4a:	bf00      	nop
 800bc4c:	3714      	adds	r7, #20
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc54:	4770      	bx	lr
 800bc56:	bf00      	nop
 800bc58:	e000e3f0 	.word	0xe000e3f0
 800bc5c:	20001438 	.word	0x20001438
 800bc60:	e000ed0c 	.word	0xe000ed0c
 800bc64:	2000143c 	.word	0x2000143c

0800bc68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b08a      	sub	sp, #40	; 0x28
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bc70:	2300      	movs	r3, #0
 800bc72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bc74:	f7ff f8a2 	bl	800adbc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bc78:	4b5b      	ldr	r3, [pc, #364]	; (800bde8 <pvPortMalloc+0x180>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d101      	bne.n	800bc84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bc80:	f000 f920 	bl	800bec4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bc84:	4b59      	ldr	r3, [pc, #356]	; (800bdec <pvPortMalloc+0x184>)
 800bc86:	681a      	ldr	r2, [r3, #0]
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	4013      	ands	r3, r2
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	f040 8093 	bne.w	800bdb8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d01d      	beq.n	800bcd4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bc98:	2208      	movs	r2, #8
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	4413      	add	r3, r2
 800bc9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	f003 0307 	and.w	r3, r3, #7
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d014      	beq.n	800bcd4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	f023 0307 	bic.w	r3, r3, #7
 800bcb0:	3308      	adds	r3, #8
 800bcb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	f003 0307 	and.w	r3, r3, #7
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d00a      	beq.n	800bcd4 <pvPortMalloc+0x6c>
	__asm volatile
 800bcbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcc2:	f383 8811 	msr	BASEPRI, r3
 800bcc6:	f3bf 8f6f 	isb	sy
 800bcca:	f3bf 8f4f 	dsb	sy
 800bcce:	617b      	str	r3, [r7, #20]
}
 800bcd0:	bf00      	nop
 800bcd2:	e7fe      	b.n	800bcd2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d06e      	beq.n	800bdb8 <pvPortMalloc+0x150>
 800bcda:	4b45      	ldr	r3, [pc, #276]	; (800bdf0 <pvPortMalloc+0x188>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	687a      	ldr	r2, [r7, #4]
 800bce0:	429a      	cmp	r2, r3
 800bce2:	d869      	bhi.n	800bdb8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bce4:	4b43      	ldr	r3, [pc, #268]	; (800bdf4 <pvPortMalloc+0x18c>)
 800bce6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bce8:	4b42      	ldr	r3, [pc, #264]	; (800bdf4 <pvPortMalloc+0x18c>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bcee:	e004      	b.n	800bcfa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800bcf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcf2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bcf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bcfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcfc:	685b      	ldr	r3, [r3, #4]
 800bcfe:	687a      	ldr	r2, [r7, #4]
 800bd00:	429a      	cmp	r2, r3
 800bd02:	d903      	bls.n	800bd0c <pvPortMalloc+0xa4>
 800bd04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d1f1      	bne.n	800bcf0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bd0c:	4b36      	ldr	r3, [pc, #216]	; (800bde8 <pvPortMalloc+0x180>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd12:	429a      	cmp	r2, r3
 800bd14:	d050      	beq.n	800bdb8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bd16:	6a3b      	ldr	r3, [r7, #32]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	2208      	movs	r2, #8
 800bd1c:	4413      	add	r3, r2
 800bd1e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bd20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd22:	681a      	ldr	r2, [r3, #0]
 800bd24:	6a3b      	ldr	r3, [r7, #32]
 800bd26:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bd28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd2a:	685a      	ldr	r2, [r3, #4]
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	1ad2      	subs	r2, r2, r3
 800bd30:	2308      	movs	r3, #8
 800bd32:	005b      	lsls	r3, r3, #1
 800bd34:	429a      	cmp	r2, r3
 800bd36:	d91f      	bls.n	800bd78 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bd38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	4413      	add	r3, r2
 800bd3e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bd40:	69bb      	ldr	r3, [r7, #24]
 800bd42:	f003 0307 	and.w	r3, r3, #7
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d00a      	beq.n	800bd60 <pvPortMalloc+0xf8>
	__asm volatile
 800bd4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd4e:	f383 8811 	msr	BASEPRI, r3
 800bd52:	f3bf 8f6f 	isb	sy
 800bd56:	f3bf 8f4f 	dsb	sy
 800bd5a:	613b      	str	r3, [r7, #16]
}
 800bd5c:	bf00      	nop
 800bd5e:	e7fe      	b.n	800bd5e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bd60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd62:	685a      	ldr	r2, [r3, #4]
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	1ad2      	subs	r2, r2, r3
 800bd68:	69bb      	ldr	r3, [r7, #24]
 800bd6a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bd6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd6e:	687a      	ldr	r2, [r7, #4]
 800bd70:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bd72:	69b8      	ldr	r0, [r7, #24]
 800bd74:	f000 f908 	bl	800bf88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bd78:	4b1d      	ldr	r3, [pc, #116]	; (800bdf0 <pvPortMalloc+0x188>)
 800bd7a:	681a      	ldr	r2, [r3, #0]
 800bd7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd7e:	685b      	ldr	r3, [r3, #4]
 800bd80:	1ad3      	subs	r3, r2, r3
 800bd82:	4a1b      	ldr	r2, [pc, #108]	; (800bdf0 <pvPortMalloc+0x188>)
 800bd84:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bd86:	4b1a      	ldr	r3, [pc, #104]	; (800bdf0 <pvPortMalloc+0x188>)
 800bd88:	681a      	ldr	r2, [r3, #0]
 800bd8a:	4b1b      	ldr	r3, [pc, #108]	; (800bdf8 <pvPortMalloc+0x190>)
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	429a      	cmp	r2, r3
 800bd90:	d203      	bcs.n	800bd9a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bd92:	4b17      	ldr	r3, [pc, #92]	; (800bdf0 <pvPortMalloc+0x188>)
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	4a18      	ldr	r2, [pc, #96]	; (800bdf8 <pvPortMalloc+0x190>)
 800bd98:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bd9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd9c:	685a      	ldr	r2, [r3, #4]
 800bd9e:	4b13      	ldr	r3, [pc, #76]	; (800bdec <pvPortMalloc+0x184>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	431a      	orrs	r2, r3
 800bda4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bda6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bda8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdaa:	2200      	movs	r2, #0
 800bdac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bdae:	4b13      	ldr	r3, [pc, #76]	; (800bdfc <pvPortMalloc+0x194>)
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	3301      	adds	r3, #1
 800bdb4:	4a11      	ldr	r2, [pc, #68]	; (800bdfc <pvPortMalloc+0x194>)
 800bdb6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bdb8:	f7ff f80e 	bl	800add8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bdbc:	69fb      	ldr	r3, [r7, #28]
 800bdbe:	f003 0307 	and.w	r3, r3, #7
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d00a      	beq.n	800bddc <pvPortMalloc+0x174>
	__asm volatile
 800bdc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdca:	f383 8811 	msr	BASEPRI, r3
 800bdce:	f3bf 8f6f 	isb	sy
 800bdd2:	f3bf 8f4f 	dsb	sy
 800bdd6:	60fb      	str	r3, [r7, #12]
}
 800bdd8:	bf00      	nop
 800bdda:	e7fe      	b.n	800bdda <pvPortMalloc+0x172>
	return pvReturn;
 800bddc:	69fb      	ldr	r3, [r7, #28]
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3728      	adds	r7, #40	; 0x28
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	bf00      	nop
 800bde8:	20005048 	.word	0x20005048
 800bdec:	2000505c 	.word	0x2000505c
 800bdf0:	2000504c 	.word	0x2000504c
 800bdf4:	20005040 	.word	0x20005040
 800bdf8:	20005050 	.word	0x20005050
 800bdfc:	20005054 	.word	0x20005054

0800be00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b086      	sub	sp, #24
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d04d      	beq.n	800beae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800be12:	2308      	movs	r3, #8
 800be14:	425b      	negs	r3, r3
 800be16:	697a      	ldr	r2, [r7, #20]
 800be18:	4413      	add	r3, r2
 800be1a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800be1c:	697b      	ldr	r3, [r7, #20]
 800be1e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800be20:	693b      	ldr	r3, [r7, #16]
 800be22:	685a      	ldr	r2, [r3, #4]
 800be24:	4b24      	ldr	r3, [pc, #144]	; (800beb8 <vPortFree+0xb8>)
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	4013      	ands	r3, r2
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d10a      	bne.n	800be44 <vPortFree+0x44>
	__asm volatile
 800be2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be32:	f383 8811 	msr	BASEPRI, r3
 800be36:	f3bf 8f6f 	isb	sy
 800be3a:	f3bf 8f4f 	dsb	sy
 800be3e:	60fb      	str	r3, [r7, #12]
}
 800be40:	bf00      	nop
 800be42:	e7fe      	b.n	800be42 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800be44:	693b      	ldr	r3, [r7, #16]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d00a      	beq.n	800be62 <vPortFree+0x62>
	__asm volatile
 800be4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be50:	f383 8811 	msr	BASEPRI, r3
 800be54:	f3bf 8f6f 	isb	sy
 800be58:	f3bf 8f4f 	dsb	sy
 800be5c:	60bb      	str	r3, [r7, #8]
}
 800be5e:	bf00      	nop
 800be60:	e7fe      	b.n	800be60 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800be62:	693b      	ldr	r3, [r7, #16]
 800be64:	685a      	ldr	r2, [r3, #4]
 800be66:	4b14      	ldr	r3, [pc, #80]	; (800beb8 <vPortFree+0xb8>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	4013      	ands	r3, r2
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d01e      	beq.n	800beae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800be70:	693b      	ldr	r3, [r7, #16]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d11a      	bne.n	800beae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800be78:	693b      	ldr	r3, [r7, #16]
 800be7a:	685a      	ldr	r2, [r3, #4]
 800be7c:	4b0e      	ldr	r3, [pc, #56]	; (800beb8 <vPortFree+0xb8>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	43db      	mvns	r3, r3
 800be82:	401a      	ands	r2, r3
 800be84:	693b      	ldr	r3, [r7, #16]
 800be86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800be88:	f7fe ff98 	bl	800adbc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800be8c:	693b      	ldr	r3, [r7, #16]
 800be8e:	685a      	ldr	r2, [r3, #4]
 800be90:	4b0a      	ldr	r3, [pc, #40]	; (800bebc <vPortFree+0xbc>)
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	4413      	add	r3, r2
 800be96:	4a09      	ldr	r2, [pc, #36]	; (800bebc <vPortFree+0xbc>)
 800be98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800be9a:	6938      	ldr	r0, [r7, #16]
 800be9c:	f000 f874 	bl	800bf88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bea0:	4b07      	ldr	r3, [pc, #28]	; (800bec0 <vPortFree+0xc0>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	3301      	adds	r3, #1
 800bea6:	4a06      	ldr	r2, [pc, #24]	; (800bec0 <vPortFree+0xc0>)
 800bea8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800beaa:	f7fe ff95 	bl	800add8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800beae:	bf00      	nop
 800beb0:	3718      	adds	r7, #24
 800beb2:	46bd      	mov	sp, r7
 800beb4:	bd80      	pop	{r7, pc}
 800beb6:	bf00      	nop
 800beb8:	2000505c 	.word	0x2000505c
 800bebc:	2000504c 	.word	0x2000504c
 800bec0:	20005058 	.word	0x20005058

0800bec4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bec4:	b480      	push	{r7}
 800bec6:	b085      	sub	sp, #20
 800bec8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800beca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800bece:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bed0:	4b27      	ldr	r3, [pc, #156]	; (800bf70 <prvHeapInit+0xac>)
 800bed2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	f003 0307 	and.w	r3, r3, #7
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d00c      	beq.n	800bef8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	3307      	adds	r3, #7
 800bee2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	f023 0307 	bic.w	r3, r3, #7
 800beea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800beec:	68ba      	ldr	r2, [r7, #8]
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	1ad3      	subs	r3, r2, r3
 800bef2:	4a1f      	ldr	r2, [pc, #124]	; (800bf70 <prvHeapInit+0xac>)
 800bef4:	4413      	add	r3, r2
 800bef6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800befc:	4a1d      	ldr	r2, [pc, #116]	; (800bf74 <prvHeapInit+0xb0>)
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bf02:	4b1c      	ldr	r3, [pc, #112]	; (800bf74 <prvHeapInit+0xb0>)
 800bf04:	2200      	movs	r2, #0
 800bf06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	68ba      	ldr	r2, [r7, #8]
 800bf0c:	4413      	add	r3, r2
 800bf0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bf10:	2208      	movs	r2, #8
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	1a9b      	subs	r3, r3, r2
 800bf16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	f023 0307 	bic.w	r3, r3, #7
 800bf1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	4a15      	ldr	r2, [pc, #84]	; (800bf78 <prvHeapInit+0xb4>)
 800bf24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bf26:	4b14      	ldr	r3, [pc, #80]	; (800bf78 <prvHeapInit+0xb4>)
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bf2e:	4b12      	ldr	r3, [pc, #72]	; (800bf78 <prvHeapInit+0xb4>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	2200      	movs	r2, #0
 800bf34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	68fa      	ldr	r2, [r7, #12]
 800bf3e:	1ad2      	subs	r2, r2, r3
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bf44:	4b0c      	ldr	r3, [pc, #48]	; (800bf78 <prvHeapInit+0xb4>)
 800bf46:	681a      	ldr	r2, [r3, #0]
 800bf48:	683b      	ldr	r3, [r7, #0]
 800bf4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bf4c:	683b      	ldr	r3, [r7, #0]
 800bf4e:	685b      	ldr	r3, [r3, #4]
 800bf50:	4a0a      	ldr	r2, [pc, #40]	; (800bf7c <prvHeapInit+0xb8>)
 800bf52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	685b      	ldr	r3, [r3, #4]
 800bf58:	4a09      	ldr	r2, [pc, #36]	; (800bf80 <prvHeapInit+0xbc>)
 800bf5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bf5c:	4b09      	ldr	r3, [pc, #36]	; (800bf84 <prvHeapInit+0xc0>)
 800bf5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bf62:	601a      	str	r2, [r3, #0]
}
 800bf64:	bf00      	nop
 800bf66:	3714      	adds	r7, #20
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6e:	4770      	bx	lr
 800bf70:	20001440 	.word	0x20001440
 800bf74:	20005040 	.word	0x20005040
 800bf78:	20005048 	.word	0x20005048
 800bf7c:	20005050 	.word	0x20005050
 800bf80:	2000504c 	.word	0x2000504c
 800bf84:	2000505c 	.word	0x2000505c

0800bf88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bf88:	b480      	push	{r7}
 800bf8a:	b085      	sub	sp, #20
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bf90:	4b28      	ldr	r3, [pc, #160]	; (800c034 <prvInsertBlockIntoFreeList+0xac>)
 800bf92:	60fb      	str	r3, [r7, #12]
 800bf94:	e002      	b.n	800bf9c <prvInsertBlockIntoFreeList+0x14>
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	60fb      	str	r3, [r7, #12]
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	687a      	ldr	r2, [r7, #4]
 800bfa2:	429a      	cmp	r2, r3
 800bfa4:	d8f7      	bhi.n	800bf96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	685b      	ldr	r3, [r3, #4]
 800bfae:	68ba      	ldr	r2, [r7, #8]
 800bfb0:	4413      	add	r3, r2
 800bfb2:	687a      	ldr	r2, [r7, #4]
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d108      	bne.n	800bfca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	685a      	ldr	r2, [r3, #4]
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	685b      	ldr	r3, [r3, #4]
 800bfc0:	441a      	add	r2, r3
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	685b      	ldr	r3, [r3, #4]
 800bfd2:	68ba      	ldr	r2, [r7, #8]
 800bfd4:	441a      	add	r2, r3
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	429a      	cmp	r2, r3
 800bfdc:	d118      	bne.n	800c010 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	681a      	ldr	r2, [r3, #0]
 800bfe2:	4b15      	ldr	r3, [pc, #84]	; (800c038 <prvInsertBlockIntoFreeList+0xb0>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	429a      	cmp	r2, r3
 800bfe8:	d00d      	beq.n	800c006 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	685a      	ldr	r2, [r3, #4]
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	685b      	ldr	r3, [r3, #4]
 800bff4:	441a      	add	r2, r3
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	681a      	ldr	r2, [r3, #0]
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	601a      	str	r2, [r3, #0]
 800c004:	e008      	b.n	800c018 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c006:	4b0c      	ldr	r3, [pc, #48]	; (800c038 <prvInsertBlockIntoFreeList+0xb0>)
 800c008:	681a      	ldr	r2, [r3, #0]
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	601a      	str	r2, [r3, #0]
 800c00e:	e003      	b.n	800c018 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	681a      	ldr	r2, [r3, #0]
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c018:	68fa      	ldr	r2, [r7, #12]
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	429a      	cmp	r2, r3
 800c01e:	d002      	beq.n	800c026 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	687a      	ldr	r2, [r7, #4]
 800c024:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c026:	bf00      	nop
 800c028:	3714      	adds	r7, #20
 800c02a:	46bd      	mov	sp, r7
 800c02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c030:	4770      	bx	lr
 800c032:	bf00      	nop
 800c034:	20005040 	.word	0x20005040
 800c038:	20005048 	.word	0x20005048

0800c03c <__cvt>:
 800c03c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c040:	ec55 4b10 	vmov	r4, r5, d0
 800c044:	2d00      	cmp	r5, #0
 800c046:	460e      	mov	r6, r1
 800c048:	4619      	mov	r1, r3
 800c04a:	462b      	mov	r3, r5
 800c04c:	bfbb      	ittet	lt
 800c04e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c052:	461d      	movlt	r5, r3
 800c054:	2300      	movge	r3, #0
 800c056:	232d      	movlt	r3, #45	; 0x2d
 800c058:	700b      	strb	r3, [r1, #0]
 800c05a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c05c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c060:	4691      	mov	r9, r2
 800c062:	f023 0820 	bic.w	r8, r3, #32
 800c066:	bfbc      	itt	lt
 800c068:	4622      	movlt	r2, r4
 800c06a:	4614      	movlt	r4, r2
 800c06c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c070:	d005      	beq.n	800c07e <__cvt+0x42>
 800c072:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c076:	d100      	bne.n	800c07a <__cvt+0x3e>
 800c078:	3601      	adds	r6, #1
 800c07a:	2102      	movs	r1, #2
 800c07c:	e000      	b.n	800c080 <__cvt+0x44>
 800c07e:	2103      	movs	r1, #3
 800c080:	ab03      	add	r3, sp, #12
 800c082:	9301      	str	r3, [sp, #4]
 800c084:	ab02      	add	r3, sp, #8
 800c086:	9300      	str	r3, [sp, #0]
 800c088:	ec45 4b10 	vmov	d0, r4, r5
 800c08c:	4653      	mov	r3, sl
 800c08e:	4632      	mov	r2, r6
 800c090:	f000 fed6 	bl	800ce40 <_dtoa_r>
 800c094:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c098:	4607      	mov	r7, r0
 800c09a:	d102      	bne.n	800c0a2 <__cvt+0x66>
 800c09c:	f019 0f01 	tst.w	r9, #1
 800c0a0:	d022      	beq.n	800c0e8 <__cvt+0xac>
 800c0a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c0a6:	eb07 0906 	add.w	r9, r7, r6
 800c0aa:	d110      	bne.n	800c0ce <__cvt+0x92>
 800c0ac:	783b      	ldrb	r3, [r7, #0]
 800c0ae:	2b30      	cmp	r3, #48	; 0x30
 800c0b0:	d10a      	bne.n	800c0c8 <__cvt+0x8c>
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	4620      	mov	r0, r4
 800c0b8:	4629      	mov	r1, r5
 800c0ba:	f7f4 fd05 	bl	8000ac8 <__aeabi_dcmpeq>
 800c0be:	b918      	cbnz	r0, 800c0c8 <__cvt+0x8c>
 800c0c0:	f1c6 0601 	rsb	r6, r6, #1
 800c0c4:	f8ca 6000 	str.w	r6, [sl]
 800c0c8:	f8da 3000 	ldr.w	r3, [sl]
 800c0cc:	4499      	add	r9, r3
 800c0ce:	2200      	movs	r2, #0
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	4620      	mov	r0, r4
 800c0d4:	4629      	mov	r1, r5
 800c0d6:	f7f4 fcf7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c0da:	b108      	cbz	r0, 800c0e0 <__cvt+0xa4>
 800c0dc:	f8cd 900c 	str.w	r9, [sp, #12]
 800c0e0:	2230      	movs	r2, #48	; 0x30
 800c0e2:	9b03      	ldr	r3, [sp, #12]
 800c0e4:	454b      	cmp	r3, r9
 800c0e6:	d307      	bcc.n	800c0f8 <__cvt+0xbc>
 800c0e8:	9b03      	ldr	r3, [sp, #12]
 800c0ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c0ec:	1bdb      	subs	r3, r3, r7
 800c0ee:	4638      	mov	r0, r7
 800c0f0:	6013      	str	r3, [r2, #0]
 800c0f2:	b004      	add	sp, #16
 800c0f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0f8:	1c59      	adds	r1, r3, #1
 800c0fa:	9103      	str	r1, [sp, #12]
 800c0fc:	701a      	strb	r2, [r3, #0]
 800c0fe:	e7f0      	b.n	800c0e2 <__cvt+0xa6>

0800c100 <__exponent>:
 800c100:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c102:	4603      	mov	r3, r0
 800c104:	2900      	cmp	r1, #0
 800c106:	bfb8      	it	lt
 800c108:	4249      	neglt	r1, r1
 800c10a:	f803 2b02 	strb.w	r2, [r3], #2
 800c10e:	bfb4      	ite	lt
 800c110:	222d      	movlt	r2, #45	; 0x2d
 800c112:	222b      	movge	r2, #43	; 0x2b
 800c114:	2909      	cmp	r1, #9
 800c116:	7042      	strb	r2, [r0, #1]
 800c118:	dd2a      	ble.n	800c170 <__exponent+0x70>
 800c11a:	f10d 0207 	add.w	r2, sp, #7
 800c11e:	4617      	mov	r7, r2
 800c120:	260a      	movs	r6, #10
 800c122:	4694      	mov	ip, r2
 800c124:	fb91 f5f6 	sdiv	r5, r1, r6
 800c128:	fb06 1415 	mls	r4, r6, r5, r1
 800c12c:	3430      	adds	r4, #48	; 0x30
 800c12e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800c132:	460c      	mov	r4, r1
 800c134:	2c63      	cmp	r4, #99	; 0x63
 800c136:	f102 32ff 	add.w	r2, r2, #4294967295
 800c13a:	4629      	mov	r1, r5
 800c13c:	dcf1      	bgt.n	800c122 <__exponent+0x22>
 800c13e:	3130      	adds	r1, #48	; 0x30
 800c140:	f1ac 0402 	sub.w	r4, ip, #2
 800c144:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c148:	1c41      	adds	r1, r0, #1
 800c14a:	4622      	mov	r2, r4
 800c14c:	42ba      	cmp	r2, r7
 800c14e:	d30a      	bcc.n	800c166 <__exponent+0x66>
 800c150:	f10d 0209 	add.w	r2, sp, #9
 800c154:	eba2 020c 	sub.w	r2, r2, ip
 800c158:	42bc      	cmp	r4, r7
 800c15a:	bf88      	it	hi
 800c15c:	2200      	movhi	r2, #0
 800c15e:	4413      	add	r3, r2
 800c160:	1a18      	subs	r0, r3, r0
 800c162:	b003      	add	sp, #12
 800c164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c166:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c16a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800c16e:	e7ed      	b.n	800c14c <__exponent+0x4c>
 800c170:	2330      	movs	r3, #48	; 0x30
 800c172:	3130      	adds	r1, #48	; 0x30
 800c174:	7083      	strb	r3, [r0, #2]
 800c176:	70c1      	strb	r1, [r0, #3]
 800c178:	1d03      	adds	r3, r0, #4
 800c17a:	e7f1      	b.n	800c160 <__exponent+0x60>

0800c17c <_printf_float>:
 800c17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c180:	ed2d 8b02 	vpush	{d8}
 800c184:	b08d      	sub	sp, #52	; 0x34
 800c186:	460c      	mov	r4, r1
 800c188:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c18c:	4616      	mov	r6, r2
 800c18e:	461f      	mov	r7, r3
 800c190:	4605      	mov	r5, r0
 800c192:	f000 fce7 	bl	800cb64 <_localeconv_r>
 800c196:	f8d0 a000 	ldr.w	sl, [r0]
 800c19a:	4650      	mov	r0, sl
 800c19c:	f7f4 f868 	bl	8000270 <strlen>
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	930a      	str	r3, [sp, #40]	; 0x28
 800c1a4:	6823      	ldr	r3, [r4, #0]
 800c1a6:	9305      	str	r3, [sp, #20]
 800c1a8:	f8d8 3000 	ldr.w	r3, [r8]
 800c1ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c1b0:	3307      	adds	r3, #7
 800c1b2:	f023 0307 	bic.w	r3, r3, #7
 800c1b6:	f103 0208 	add.w	r2, r3, #8
 800c1ba:	f8c8 2000 	str.w	r2, [r8]
 800c1be:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c1c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c1c6:	9307      	str	r3, [sp, #28]
 800c1c8:	f8cd 8018 	str.w	r8, [sp, #24]
 800c1cc:	ee08 0a10 	vmov	s16, r0
 800c1d0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800c1d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c1d8:	4b9e      	ldr	r3, [pc, #632]	; (800c454 <_printf_float+0x2d8>)
 800c1da:	f04f 32ff 	mov.w	r2, #4294967295
 800c1de:	f7f4 fca5 	bl	8000b2c <__aeabi_dcmpun>
 800c1e2:	bb88      	cbnz	r0, 800c248 <_printf_float+0xcc>
 800c1e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c1e8:	4b9a      	ldr	r3, [pc, #616]	; (800c454 <_printf_float+0x2d8>)
 800c1ea:	f04f 32ff 	mov.w	r2, #4294967295
 800c1ee:	f7f4 fc7f 	bl	8000af0 <__aeabi_dcmple>
 800c1f2:	bb48      	cbnz	r0, 800c248 <_printf_float+0xcc>
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	4640      	mov	r0, r8
 800c1fa:	4649      	mov	r1, r9
 800c1fc:	f7f4 fc6e 	bl	8000adc <__aeabi_dcmplt>
 800c200:	b110      	cbz	r0, 800c208 <_printf_float+0x8c>
 800c202:	232d      	movs	r3, #45	; 0x2d
 800c204:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c208:	4a93      	ldr	r2, [pc, #588]	; (800c458 <_printf_float+0x2dc>)
 800c20a:	4b94      	ldr	r3, [pc, #592]	; (800c45c <_printf_float+0x2e0>)
 800c20c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c210:	bf94      	ite	ls
 800c212:	4690      	movls	r8, r2
 800c214:	4698      	movhi	r8, r3
 800c216:	2303      	movs	r3, #3
 800c218:	6123      	str	r3, [r4, #16]
 800c21a:	9b05      	ldr	r3, [sp, #20]
 800c21c:	f023 0304 	bic.w	r3, r3, #4
 800c220:	6023      	str	r3, [r4, #0]
 800c222:	f04f 0900 	mov.w	r9, #0
 800c226:	9700      	str	r7, [sp, #0]
 800c228:	4633      	mov	r3, r6
 800c22a:	aa0b      	add	r2, sp, #44	; 0x2c
 800c22c:	4621      	mov	r1, r4
 800c22e:	4628      	mov	r0, r5
 800c230:	f000 f9da 	bl	800c5e8 <_printf_common>
 800c234:	3001      	adds	r0, #1
 800c236:	f040 8090 	bne.w	800c35a <_printf_float+0x1de>
 800c23a:	f04f 30ff 	mov.w	r0, #4294967295
 800c23e:	b00d      	add	sp, #52	; 0x34
 800c240:	ecbd 8b02 	vpop	{d8}
 800c244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c248:	4642      	mov	r2, r8
 800c24a:	464b      	mov	r3, r9
 800c24c:	4640      	mov	r0, r8
 800c24e:	4649      	mov	r1, r9
 800c250:	f7f4 fc6c 	bl	8000b2c <__aeabi_dcmpun>
 800c254:	b140      	cbz	r0, 800c268 <_printf_float+0xec>
 800c256:	464b      	mov	r3, r9
 800c258:	2b00      	cmp	r3, #0
 800c25a:	bfbc      	itt	lt
 800c25c:	232d      	movlt	r3, #45	; 0x2d
 800c25e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c262:	4a7f      	ldr	r2, [pc, #508]	; (800c460 <_printf_float+0x2e4>)
 800c264:	4b7f      	ldr	r3, [pc, #508]	; (800c464 <_printf_float+0x2e8>)
 800c266:	e7d1      	b.n	800c20c <_printf_float+0x90>
 800c268:	6863      	ldr	r3, [r4, #4]
 800c26a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c26e:	9206      	str	r2, [sp, #24]
 800c270:	1c5a      	adds	r2, r3, #1
 800c272:	d13f      	bne.n	800c2f4 <_printf_float+0x178>
 800c274:	2306      	movs	r3, #6
 800c276:	6063      	str	r3, [r4, #4]
 800c278:	9b05      	ldr	r3, [sp, #20]
 800c27a:	6861      	ldr	r1, [r4, #4]
 800c27c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c280:	2300      	movs	r3, #0
 800c282:	9303      	str	r3, [sp, #12]
 800c284:	ab0a      	add	r3, sp, #40	; 0x28
 800c286:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c28a:	ab09      	add	r3, sp, #36	; 0x24
 800c28c:	ec49 8b10 	vmov	d0, r8, r9
 800c290:	9300      	str	r3, [sp, #0]
 800c292:	6022      	str	r2, [r4, #0]
 800c294:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c298:	4628      	mov	r0, r5
 800c29a:	f7ff fecf 	bl	800c03c <__cvt>
 800c29e:	9b06      	ldr	r3, [sp, #24]
 800c2a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c2a2:	2b47      	cmp	r3, #71	; 0x47
 800c2a4:	4680      	mov	r8, r0
 800c2a6:	d108      	bne.n	800c2ba <_printf_float+0x13e>
 800c2a8:	1cc8      	adds	r0, r1, #3
 800c2aa:	db02      	blt.n	800c2b2 <_printf_float+0x136>
 800c2ac:	6863      	ldr	r3, [r4, #4]
 800c2ae:	4299      	cmp	r1, r3
 800c2b0:	dd41      	ble.n	800c336 <_printf_float+0x1ba>
 800c2b2:	f1ab 0302 	sub.w	r3, fp, #2
 800c2b6:	fa5f fb83 	uxtb.w	fp, r3
 800c2ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c2be:	d820      	bhi.n	800c302 <_printf_float+0x186>
 800c2c0:	3901      	subs	r1, #1
 800c2c2:	465a      	mov	r2, fp
 800c2c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c2c8:	9109      	str	r1, [sp, #36]	; 0x24
 800c2ca:	f7ff ff19 	bl	800c100 <__exponent>
 800c2ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c2d0:	1813      	adds	r3, r2, r0
 800c2d2:	2a01      	cmp	r2, #1
 800c2d4:	4681      	mov	r9, r0
 800c2d6:	6123      	str	r3, [r4, #16]
 800c2d8:	dc02      	bgt.n	800c2e0 <_printf_float+0x164>
 800c2da:	6822      	ldr	r2, [r4, #0]
 800c2dc:	07d2      	lsls	r2, r2, #31
 800c2de:	d501      	bpl.n	800c2e4 <_printf_float+0x168>
 800c2e0:	3301      	adds	r3, #1
 800c2e2:	6123      	str	r3, [r4, #16]
 800c2e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d09c      	beq.n	800c226 <_printf_float+0xaa>
 800c2ec:	232d      	movs	r3, #45	; 0x2d
 800c2ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c2f2:	e798      	b.n	800c226 <_printf_float+0xaa>
 800c2f4:	9a06      	ldr	r2, [sp, #24]
 800c2f6:	2a47      	cmp	r2, #71	; 0x47
 800c2f8:	d1be      	bne.n	800c278 <_printf_float+0xfc>
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d1bc      	bne.n	800c278 <_printf_float+0xfc>
 800c2fe:	2301      	movs	r3, #1
 800c300:	e7b9      	b.n	800c276 <_printf_float+0xfa>
 800c302:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c306:	d118      	bne.n	800c33a <_printf_float+0x1be>
 800c308:	2900      	cmp	r1, #0
 800c30a:	6863      	ldr	r3, [r4, #4]
 800c30c:	dd0b      	ble.n	800c326 <_printf_float+0x1aa>
 800c30e:	6121      	str	r1, [r4, #16]
 800c310:	b913      	cbnz	r3, 800c318 <_printf_float+0x19c>
 800c312:	6822      	ldr	r2, [r4, #0]
 800c314:	07d0      	lsls	r0, r2, #31
 800c316:	d502      	bpl.n	800c31e <_printf_float+0x1a2>
 800c318:	3301      	adds	r3, #1
 800c31a:	440b      	add	r3, r1
 800c31c:	6123      	str	r3, [r4, #16]
 800c31e:	65a1      	str	r1, [r4, #88]	; 0x58
 800c320:	f04f 0900 	mov.w	r9, #0
 800c324:	e7de      	b.n	800c2e4 <_printf_float+0x168>
 800c326:	b913      	cbnz	r3, 800c32e <_printf_float+0x1b2>
 800c328:	6822      	ldr	r2, [r4, #0]
 800c32a:	07d2      	lsls	r2, r2, #31
 800c32c:	d501      	bpl.n	800c332 <_printf_float+0x1b6>
 800c32e:	3302      	adds	r3, #2
 800c330:	e7f4      	b.n	800c31c <_printf_float+0x1a0>
 800c332:	2301      	movs	r3, #1
 800c334:	e7f2      	b.n	800c31c <_printf_float+0x1a0>
 800c336:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c33a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c33c:	4299      	cmp	r1, r3
 800c33e:	db05      	blt.n	800c34c <_printf_float+0x1d0>
 800c340:	6823      	ldr	r3, [r4, #0]
 800c342:	6121      	str	r1, [r4, #16]
 800c344:	07d8      	lsls	r0, r3, #31
 800c346:	d5ea      	bpl.n	800c31e <_printf_float+0x1a2>
 800c348:	1c4b      	adds	r3, r1, #1
 800c34a:	e7e7      	b.n	800c31c <_printf_float+0x1a0>
 800c34c:	2900      	cmp	r1, #0
 800c34e:	bfd4      	ite	le
 800c350:	f1c1 0202 	rsble	r2, r1, #2
 800c354:	2201      	movgt	r2, #1
 800c356:	4413      	add	r3, r2
 800c358:	e7e0      	b.n	800c31c <_printf_float+0x1a0>
 800c35a:	6823      	ldr	r3, [r4, #0]
 800c35c:	055a      	lsls	r2, r3, #21
 800c35e:	d407      	bmi.n	800c370 <_printf_float+0x1f4>
 800c360:	6923      	ldr	r3, [r4, #16]
 800c362:	4642      	mov	r2, r8
 800c364:	4631      	mov	r1, r6
 800c366:	4628      	mov	r0, r5
 800c368:	47b8      	blx	r7
 800c36a:	3001      	adds	r0, #1
 800c36c:	d12c      	bne.n	800c3c8 <_printf_float+0x24c>
 800c36e:	e764      	b.n	800c23a <_printf_float+0xbe>
 800c370:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c374:	f240 80e0 	bls.w	800c538 <_printf_float+0x3bc>
 800c378:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c37c:	2200      	movs	r2, #0
 800c37e:	2300      	movs	r3, #0
 800c380:	f7f4 fba2 	bl	8000ac8 <__aeabi_dcmpeq>
 800c384:	2800      	cmp	r0, #0
 800c386:	d034      	beq.n	800c3f2 <_printf_float+0x276>
 800c388:	4a37      	ldr	r2, [pc, #220]	; (800c468 <_printf_float+0x2ec>)
 800c38a:	2301      	movs	r3, #1
 800c38c:	4631      	mov	r1, r6
 800c38e:	4628      	mov	r0, r5
 800c390:	47b8      	blx	r7
 800c392:	3001      	adds	r0, #1
 800c394:	f43f af51 	beq.w	800c23a <_printf_float+0xbe>
 800c398:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c39c:	429a      	cmp	r2, r3
 800c39e:	db02      	blt.n	800c3a6 <_printf_float+0x22a>
 800c3a0:	6823      	ldr	r3, [r4, #0]
 800c3a2:	07d8      	lsls	r0, r3, #31
 800c3a4:	d510      	bpl.n	800c3c8 <_printf_float+0x24c>
 800c3a6:	ee18 3a10 	vmov	r3, s16
 800c3aa:	4652      	mov	r2, sl
 800c3ac:	4631      	mov	r1, r6
 800c3ae:	4628      	mov	r0, r5
 800c3b0:	47b8      	blx	r7
 800c3b2:	3001      	adds	r0, #1
 800c3b4:	f43f af41 	beq.w	800c23a <_printf_float+0xbe>
 800c3b8:	f04f 0800 	mov.w	r8, #0
 800c3bc:	f104 091a 	add.w	r9, r4, #26
 800c3c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3c2:	3b01      	subs	r3, #1
 800c3c4:	4543      	cmp	r3, r8
 800c3c6:	dc09      	bgt.n	800c3dc <_printf_float+0x260>
 800c3c8:	6823      	ldr	r3, [r4, #0]
 800c3ca:	079b      	lsls	r3, r3, #30
 800c3cc:	f100 8107 	bmi.w	800c5de <_printf_float+0x462>
 800c3d0:	68e0      	ldr	r0, [r4, #12]
 800c3d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3d4:	4298      	cmp	r0, r3
 800c3d6:	bfb8      	it	lt
 800c3d8:	4618      	movlt	r0, r3
 800c3da:	e730      	b.n	800c23e <_printf_float+0xc2>
 800c3dc:	2301      	movs	r3, #1
 800c3de:	464a      	mov	r2, r9
 800c3e0:	4631      	mov	r1, r6
 800c3e2:	4628      	mov	r0, r5
 800c3e4:	47b8      	blx	r7
 800c3e6:	3001      	adds	r0, #1
 800c3e8:	f43f af27 	beq.w	800c23a <_printf_float+0xbe>
 800c3ec:	f108 0801 	add.w	r8, r8, #1
 800c3f0:	e7e6      	b.n	800c3c0 <_printf_float+0x244>
 800c3f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	dc39      	bgt.n	800c46c <_printf_float+0x2f0>
 800c3f8:	4a1b      	ldr	r2, [pc, #108]	; (800c468 <_printf_float+0x2ec>)
 800c3fa:	2301      	movs	r3, #1
 800c3fc:	4631      	mov	r1, r6
 800c3fe:	4628      	mov	r0, r5
 800c400:	47b8      	blx	r7
 800c402:	3001      	adds	r0, #1
 800c404:	f43f af19 	beq.w	800c23a <_printf_float+0xbe>
 800c408:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c40c:	4313      	orrs	r3, r2
 800c40e:	d102      	bne.n	800c416 <_printf_float+0x29a>
 800c410:	6823      	ldr	r3, [r4, #0]
 800c412:	07d9      	lsls	r1, r3, #31
 800c414:	d5d8      	bpl.n	800c3c8 <_printf_float+0x24c>
 800c416:	ee18 3a10 	vmov	r3, s16
 800c41a:	4652      	mov	r2, sl
 800c41c:	4631      	mov	r1, r6
 800c41e:	4628      	mov	r0, r5
 800c420:	47b8      	blx	r7
 800c422:	3001      	adds	r0, #1
 800c424:	f43f af09 	beq.w	800c23a <_printf_float+0xbe>
 800c428:	f04f 0900 	mov.w	r9, #0
 800c42c:	f104 0a1a 	add.w	sl, r4, #26
 800c430:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c432:	425b      	negs	r3, r3
 800c434:	454b      	cmp	r3, r9
 800c436:	dc01      	bgt.n	800c43c <_printf_float+0x2c0>
 800c438:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c43a:	e792      	b.n	800c362 <_printf_float+0x1e6>
 800c43c:	2301      	movs	r3, #1
 800c43e:	4652      	mov	r2, sl
 800c440:	4631      	mov	r1, r6
 800c442:	4628      	mov	r0, r5
 800c444:	47b8      	blx	r7
 800c446:	3001      	adds	r0, #1
 800c448:	f43f aef7 	beq.w	800c23a <_printf_float+0xbe>
 800c44c:	f109 0901 	add.w	r9, r9, #1
 800c450:	e7ee      	b.n	800c430 <_printf_float+0x2b4>
 800c452:	bf00      	nop
 800c454:	7fefffff 	.word	0x7fefffff
 800c458:	08011308 	.word	0x08011308
 800c45c:	0801130c 	.word	0x0801130c
 800c460:	08011310 	.word	0x08011310
 800c464:	08011314 	.word	0x08011314
 800c468:	08011318 	.word	0x08011318
 800c46c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c46e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c470:	429a      	cmp	r2, r3
 800c472:	bfa8      	it	ge
 800c474:	461a      	movge	r2, r3
 800c476:	2a00      	cmp	r2, #0
 800c478:	4691      	mov	r9, r2
 800c47a:	dc37      	bgt.n	800c4ec <_printf_float+0x370>
 800c47c:	f04f 0b00 	mov.w	fp, #0
 800c480:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c484:	f104 021a 	add.w	r2, r4, #26
 800c488:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c48a:	9305      	str	r3, [sp, #20]
 800c48c:	eba3 0309 	sub.w	r3, r3, r9
 800c490:	455b      	cmp	r3, fp
 800c492:	dc33      	bgt.n	800c4fc <_printf_float+0x380>
 800c494:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c498:	429a      	cmp	r2, r3
 800c49a:	db3b      	blt.n	800c514 <_printf_float+0x398>
 800c49c:	6823      	ldr	r3, [r4, #0]
 800c49e:	07da      	lsls	r2, r3, #31
 800c4a0:	d438      	bmi.n	800c514 <_printf_float+0x398>
 800c4a2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c4a6:	eba2 0903 	sub.w	r9, r2, r3
 800c4aa:	9b05      	ldr	r3, [sp, #20]
 800c4ac:	1ad2      	subs	r2, r2, r3
 800c4ae:	4591      	cmp	r9, r2
 800c4b0:	bfa8      	it	ge
 800c4b2:	4691      	movge	r9, r2
 800c4b4:	f1b9 0f00 	cmp.w	r9, #0
 800c4b8:	dc35      	bgt.n	800c526 <_printf_float+0x3aa>
 800c4ba:	f04f 0800 	mov.w	r8, #0
 800c4be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c4c2:	f104 0a1a 	add.w	sl, r4, #26
 800c4c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c4ca:	1a9b      	subs	r3, r3, r2
 800c4cc:	eba3 0309 	sub.w	r3, r3, r9
 800c4d0:	4543      	cmp	r3, r8
 800c4d2:	f77f af79 	ble.w	800c3c8 <_printf_float+0x24c>
 800c4d6:	2301      	movs	r3, #1
 800c4d8:	4652      	mov	r2, sl
 800c4da:	4631      	mov	r1, r6
 800c4dc:	4628      	mov	r0, r5
 800c4de:	47b8      	blx	r7
 800c4e0:	3001      	adds	r0, #1
 800c4e2:	f43f aeaa 	beq.w	800c23a <_printf_float+0xbe>
 800c4e6:	f108 0801 	add.w	r8, r8, #1
 800c4ea:	e7ec      	b.n	800c4c6 <_printf_float+0x34a>
 800c4ec:	4613      	mov	r3, r2
 800c4ee:	4631      	mov	r1, r6
 800c4f0:	4642      	mov	r2, r8
 800c4f2:	4628      	mov	r0, r5
 800c4f4:	47b8      	blx	r7
 800c4f6:	3001      	adds	r0, #1
 800c4f8:	d1c0      	bne.n	800c47c <_printf_float+0x300>
 800c4fa:	e69e      	b.n	800c23a <_printf_float+0xbe>
 800c4fc:	2301      	movs	r3, #1
 800c4fe:	4631      	mov	r1, r6
 800c500:	4628      	mov	r0, r5
 800c502:	9205      	str	r2, [sp, #20]
 800c504:	47b8      	blx	r7
 800c506:	3001      	adds	r0, #1
 800c508:	f43f ae97 	beq.w	800c23a <_printf_float+0xbe>
 800c50c:	9a05      	ldr	r2, [sp, #20]
 800c50e:	f10b 0b01 	add.w	fp, fp, #1
 800c512:	e7b9      	b.n	800c488 <_printf_float+0x30c>
 800c514:	ee18 3a10 	vmov	r3, s16
 800c518:	4652      	mov	r2, sl
 800c51a:	4631      	mov	r1, r6
 800c51c:	4628      	mov	r0, r5
 800c51e:	47b8      	blx	r7
 800c520:	3001      	adds	r0, #1
 800c522:	d1be      	bne.n	800c4a2 <_printf_float+0x326>
 800c524:	e689      	b.n	800c23a <_printf_float+0xbe>
 800c526:	9a05      	ldr	r2, [sp, #20]
 800c528:	464b      	mov	r3, r9
 800c52a:	4442      	add	r2, r8
 800c52c:	4631      	mov	r1, r6
 800c52e:	4628      	mov	r0, r5
 800c530:	47b8      	blx	r7
 800c532:	3001      	adds	r0, #1
 800c534:	d1c1      	bne.n	800c4ba <_printf_float+0x33e>
 800c536:	e680      	b.n	800c23a <_printf_float+0xbe>
 800c538:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c53a:	2a01      	cmp	r2, #1
 800c53c:	dc01      	bgt.n	800c542 <_printf_float+0x3c6>
 800c53e:	07db      	lsls	r3, r3, #31
 800c540:	d53a      	bpl.n	800c5b8 <_printf_float+0x43c>
 800c542:	2301      	movs	r3, #1
 800c544:	4642      	mov	r2, r8
 800c546:	4631      	mov	r1, r6
 800c548:	4628      	mov	r0, r5
 800c54a:	47b8      	blx	r7
 800c54c:	3001      	adds	r0, #1
 800c54e:	f43f ae74 	beq.w	800c23a <_printf_float+0xbe>
 800c552:	ee18 3a10 	vmov	r3, s16
 800c556:	4652      	mov	r2, sl
 800c558:	4631      	mov	r1, r6
 800c55a:	4628      	mov	r0, r5
 800c55c:	47b8      	blx	r7
 800c55e:	3001      	adds	r0, #1
 800c560:	f43f ae6b 	beq.w	800c23a <_printf_float+0xbe>
 800c564:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c568:	2200      	movs	r2, #0
 800c56a:	2300      	movs	r3, #0
 800c56c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800c570:	f7f4 faaa 	bl	8000ac8 <__aeabi_dcmpeq>
 800c574:	b9d8      	cbnz	r0, 800c5ae <_printf_float+0x432>
 800c576:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c57a:	f108 0201 	add.w	r2, r8, #1
 800c57e:	4631      	mov	r1, r6
 800c580:	4628      	mov	r0, r5
 800c582:	47b8      	blx	r7
 800c584:	3001      	adds	r0, #1
 800c586:	d10e      	bne.n	800c5a6 <_printf_float+0x42a>
 800c588:	e657      	b.n	800c23a <_printf_float+0xbe>
 800c58a:	2301      	movs	r3, #1
 800c58c:	4652      	mov	r2, sl
 800c58e:	4631      	mov	r1, r6
 800c590:	4628      	mov	r0, r5
 800c592:	47b8      	blx	r7
 800c594:	3001      	adds	r0, #1
 800c596:	f43f ae50 	beq.w	800c23a <_printf_float+0xbe>
 800c59a:	f108 0801 	add.w	r8, r8, #1
 800c59e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5a0:	3b01      	subs	r3, #1
 800c5a2:	4543      	cmp	r3, r8
 800c5a4:	dcf1      	bgt.n	800c58a <_printf_float+0x40e>
 800c5a6:	464b      	mov	r3, r9
 800c5a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c5ac:	e6da      	b.n	800c364 <_printf_float+0x1e8>
 800c5ae:	f04f 0800 	mov.w	r8, #0
 800c5b2:	f104 0a1a 	add.w	sl, r4, #26
 800c5b6:	e7f2      	b.n	800c59e <_printf_float+0x422>
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	4642      	mov	r2, r8
 800c5bc:	e7df      	b.n	800c57e <_printf_float+0x402>
 800c5be:	2301      	movs	r3, #1
 800c5c0:	464a      	mov	r2, r9
 800c5c2:	4631      	mov	r1, r6
 800c5c4:	4628      	mov	r0, r5
 800c5c6:	47b8      	blx	r7
 800c5c8:	3001      	adds	r0, #1
 800c5ca:	f43f ae36 	beq.w	800c23a <_printf_float+0xbe>
 800c5ce:	f108 0801 	add.w	r8, r8, #1
 800c5d2:	68e3      	ldr	r3, [r4, #12]
 800c5d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c5d6:	1a5b      	subs	r3, r3, r1
 800c5d8:	4543      	cmp	r3, r8
 800c5da:	dcf0      	bgt.n	800c5be <_printf_float+0x442>
 800c5dc:	e6f8      	b.n	800c3d0 <_printf_float+0x254>
 800c5de:	f04f 0800 	mov.w	r8, #0
 800c5e2:	f104 0919 	add.w	r9, r4, #25
 800c5e6:	e7f4      	b.n	800c5d2 <_printf_float+0x456>

0800c5e8 <_printf_common>:
 800c5e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5ec:	4616      	mov	r6, r2
 800c5ee:	4699      	mov	r9, r3
 800c5f0:	688a      	ldr	r2, [r1, #8]
 800c5f2:	690b      	ldr	r3, [r1, #16]
 800c5f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c5f8:	4293      	cmp	r3, r2
 800c5fa:	bfb8      	it	lt
 800c5fc:	4613      	movlt	r3, r2
 800c5fe:	6033      	str	r3, [r6, #0]
 800c600:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c604:	4607      	mov	r7, r0
 800c606:	460c      	mov	r4, r1
 800c608:	b10a      	cbz	r2, 800c60e <_printf_common+0x26>
 800c60a:	3301      	adds	r3, #1
 800c60c:	6033      	str	r3, [r6, #0]
 800c60e:	6823      	ldr	r3, [r4, #0]
 800c610:	0699      	lsls	r1, r3, #26
 800c612:	bf42      	ittt	mi
 800c614:	6833      	ldrmi	r3, [r6, #0]
 800c616:	3302      	addmi	r3, #2
 800c618:	6033      	strmi	r3, [r6, #0]
 800c61a:	6825      	ldr	r5, [r4, #0]
 800c61c:	f015 0506 	ands.w	r5, r5, #6
 800c620:	d106      	bne.n	800c630 <_printf_common+0x48>
 800c622:	f104 0a19 	add.w	sl, r4, #25
 800c626:	68e3      	ldr	r3, [r4, #12]
 800c628:	6832      	ldr	r2, [r6, #0]
 800c62a:	1a9b      	subs	r3, r3, r2
 800c62c:	42ab      	cmp	r3, r5
 800c62e:	dc26      	bgt.n	800c67e <_printf_common+0x96>
 800c630:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c634:	1e13      	subs	r3, r2, #0
 800c636:	6822      	ldr	r2, [r4, #0]
 800c638:	bf18      	it	ne
 800c63a:	2301      	movne	r3, #1
 800c63c:	0692      	lsls	r2, r2, #26
 800c63e:	d42b      	bmi.n	800c698 <_printf_common+0xb0>
 800c640:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c644:	4649      	mov	r1, r9
 800c646:	4638      	mov	r0, r7
 800c648:	47c0      	blx	r8
 800c64a:	3001      	adds	r0, #1
 800c64c:	d01e      	beq.n	800c68c <_printf_common+0xa4>
 800c64e:	6823      	ldr	r3, [r4, #0]
 800c650:	6922      	ldr	r2, [r4, #16]
 800c652:	f003 0306 	and.w	r3, r3, #6
 800c656:	2b04      	cmp	r3, #4
 800c658:	bf02      	ittt	eq
 800c65a:	68e5      	ldreq	r5, [r4, #12]
 800c65c:	6833      	ldreq	r3, [r6, #0]
 800c65e:	1aed      	subeq	r5, r5, r3
 800c660:	68a3      	ldr	r3, [r4, #8]
 800c662:	bf0c      	ite	eq
 800c664:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c668:	2500      	movne	r5, #0
 800c66a:	4293      	cmp	r3, r2
 800c66c:	bfc4      	itt	gt
 800c66e:	1a9b      	subgt	r3, r3, r2
 800c670:	18ed      	addgt	r5, r5, r3
 800c672:	2600      	movs	r6, #0
 800c674:	341a      	adds	r4, #26
 800c676:	42b5      	cmp	r5, r6
 800c678:	d11a      	bne.n	800c6b0 <_printf_common+0xc8>
 800c67a:	2000      	movs	r0, #0
 800c67c:	e008      	b.n	800c690 <_printf_common+0xa8>
 800c67e:	2301      	movs	r3, #1
 800c680:	4652      	mov	r2, sl
 800c682:	4649      	mov	r1, r9
 800c684:	4638      	mov	r0, r7
 800c686:	47c0      	blx	r8
 800c688:	3001      	adds	r0, #1
 800c68a:	d103      	bne.n	800c694 <_printf_common+0xac>
 800c68c:	f04f 30ff 	mov.w	r0, #4294967295
 800c690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c694:	3501      	adds	r5, #1
 800c696:	e7c6      	b.n	800c626 <_printf_common+0x3e>
 800c698:	18e1      	adds	r1, r4, r3
 800c69a:	1c5a      	adds	r2, r3, #1
 800c69c:	2030      	movs	r0, #48	; 0x30
 800c69e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c6a2:	4422      	add	r2, r4
 800c6a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c6a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c6ac:	3302      	adds	r3, #2
 800c6ae:	e7c7      	b.n	800c640 <_printf_common+0x58>
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	4622      	mov	r2, r4
 800c6b4:	4649      	mov	r1, r9
 800c6b6:	4638      	mov	r0, r7
 800c6b8:	47c0      	blx	r8
 800c6ba:	3001      	adds	r0, #1
 800c6bc:	d0e6      	beq.n	800c68c <_printf_common+0xa4>
 800c6be:	3601      	adds	r6, #1
 800c6c0:	e7d9      	b.n	800c676 <_printf_common+0x8e>
	...

0800c6c4 <_printf_i>:
 800c6c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c6c8:	7e0f      	ldrb	r7, [r1, #24]
 800c6ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c6cc:	2f78      	cmp	r7, #120	; 0x78
 800c6ce:	4691      	mov	r9, r2
 800c6d0:	4680      	mov	r8, r0
 800c6d2:	460c      	mov	r4, r1
 800c6d4:	469a      	mov	sl, r3
 800c6d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c6da:	d807      	bhi.n	800c6ec <_printf_i+0x28>
 800c6dc:	2f62      	cmp	r7, #98	; 0x62
 800c6de:	d80a      	bhi.n	800c6f6 <_printf_i+0x32>
 800c6e0:	2f00      	cmp	r7, #0
 800c6e2:	f000 80d4 	beq.w	800c88e <_printf_i+0x1ca>
 800c6e6:	2f58      	cmp	r7, #88	; 0x58
 800c6e8:	f000 80c0 	beq.w	800c86c <_printf_i+0x1a8>
 800c6ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c6f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c6f4:	e03a      	b.n	800c76c <_printf_i+0xa8>
 800c6f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c6fa:	2b15      	cmp	r3, #21
 800c6fc:	d8f6      	bhi.n	800c6ec <_printf_i+0x28>
 800c6fe:	a101      	add	r1, pc, #4	; (adr r1, 800c704 <_printf_i+0x40>)
 800c700:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c704:	0800c75d 	.word	0x0800c75d
 800c708:	0800c771 	.word	0x0800c771
 800c70c:	0800c6ed 	.word	0x0800c6ed
 800c710:	0800c6ed 	.word	0x0800c6ed
 800c714:	0800c6ed 	.word	0x0800c6ed
 800c718:	0800c6ed 	.word	0x0800c6ed
 800c71c:	0800c771 	.word	0x0800c771
 800c720:	0800c6ed 	.word	0x0800c6ed
 800c724:	0800c6ed 	.word	0x0800c6ed
 800c728:	0800c6ed 	.word	0x0800c6ed
 800c72c:	0800c6ed 	.word	0x0800c6ed
 800c730:	0800c875 	.word	0x0800c875
 800c734:	0800c79d 	.word	0x0800c79d
 800c738:	0800c82f 	.word	0x0800c82f
 800c73c:	0800c6ed 	.word	0x0800c6ed
 800c740:	0800c6ed 	.word	0x0800c6ed
 800c744:	0800c897 	.word	0x0800c897
 800c748:	0800c6ed 	.word	0x0800c6ed
 800c74c:	0800c79d 	.word	0x0800c79d
 800c750:	0800c6ed 	.word	0x0800c6ed
 800c754:	0800c6ed 	.word	0x0800c6ed
 800c758:	0800c837 	.word	0x0800c837
 800c75c:	682b      	ldr	r3, [r5, #0]
 800c75e:	1d1a      	adds	r2, r3, #4
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	602a      	str	r2, [r5, #0]
 800c764:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c768:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c76c:	2301      	movs	r3, #1
 800c76e:	e09f      	b.n	800c8b0 <_printf_i+0x1ec>
 800c770:	6820      	ldr	r0, [r4, #0]
 800c772:	682b      	ldr	r3, [r5, #0]
 800c774:	0607      	lsls	r7, r0, #24
 800c776:	f103 0104 	add.w	r1, r3, #4
 800c77a:	6029      	str	r1, [r5, #0]
 800c77c:	d501      	bpl.n	800c782 <_printf_i+0xbe>
 800c77e:	681e      	ldr	r6, [r3, #0]
 800c780:	e003      	b.n	800c78a <_printf_i+0xc6>
 800c782:	0646      	lsls	r6, r0, #25
 800c784:	d5fb      	bpl.n	800c77e <_printf_i+0xba>
 800c786:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c78a:	2e00      	cmp	r6, #0
 800c78c:	da03      	bge.n	800c796 <_printf_i+0xd2>
 800c78e:	232d      	movs	r3, #45	; 0x2d
 800c790:	4276      	negs	r6, r6
 800c792:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c796:	485a      	ldr	r0, [pc, #360]	; (800c900 <_printf_i+0x23c>)
 800c798:	230a      	movs	r3, #10
 800c79a:	e012      	b.n	800c7c2 <_printf_i+0xfe>
 800c79c:	682b      	ldr	r3, [r5, #0]
 800c79e:	6820      	ldr	r0, [r4, #0]
 800c7a0:	1d19      	adds	r1, r3, #4
 800c7a2:	6029      	str	r1, [r5, #0]
 800c7a4:	0605      	lsls	r5, r0, #24
 800c7a6:	d501      	bpl.n	800c7ac <_printf_i+0xe8>
 800c7a8:	681e      	ldr	r6, [r3, #0]
 800c7aa:	e002      	b.n	800c7b2 <_printf_i+0xee>
 800c7ac:	0641      	lsls	r1, r0, #25
 800c7ae:	d5fb      	bpl.n	800c7a8 <_printf_i+0xe4>
 800c7b0:	881e      	ldrh	r6, [r3, #0]
 800c7b2:	4853      	ldr	r0, [pc, #332]	; (800c900 <_printf_i+0x23c>)
 800c7b4:	2f6f      	cmp	r7, #111	; 0x6f
 800c7b6:	bf0c      	ite	eq
 800c7b8:	2308      	moveq	r3, #8
 800c7ba:	230a      	movne	r3, #10
 800c7bc:	2100      	movs	r1, #0
 800c7be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c7c2:	6865      	ldr	r5, [r4, #4]
 800c7c4:	60a5      	str	r5, [r4, #8]
 800c7c6:	2d00      	cmp	r5, #0
 800c7c8:	bfa2      	ittt	ge
 800c7ca:	6821      	ldrge	r1, [r4, #0]
 800c7cc:	f021 0104 	bicge.w	r1, r1, #4
 800c7d0:	6021      	strge	r1, [r4, #0]
 800c7d2:	b90e      	cbnz	r6, 800c7d8 <_printf_i+0x114>
 800c7d4:	2d00      	cmp	r5, #0
 800c7d6:	d04b      	beq.n	800c870 <_printf_i+0x1ac>
 800c7d8:	4615      	mov	r5, r2
 800c7da:	fbb6 f1f3 	udiv	r1, r6, r3
 800c7de:	fb03 6711 	mls	r7, r3, r1, r6
 800c7e2:	5dc7      	ldrb	r7, [r0, r7]
 800c7e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c7e8:	4637      	mov	r7, r6
 800c7ea:	42bb      	cmp	r3, r7
 800c7ec:	460e      	mov	r6, r1
 800c7ee:	d9f4      	bls.n	800c7da <_printf_i+0x116>
 800c7f0:	2b08      	cmp	r3, #8
 800c7f2:	d10b      	bne.n	800c80c <_printf_i+0x148>
 800c7f4:	6823      	ldr	r3, [r4, #0]
 800c7f6:	07de      	lsls	r6, r3, #31
 800c7f8:	d508      	bpl.n	800c80c <_printf_i+0x148>
 800c7fa:	6923      	ldr	r3, [r4, #16]
 800c7fc:	6861      	ldr	r1, [r4, #4]
 800c7fe:	4299      	cmp	r1, r3
 800c800:	bfde      	ittt	le
 800c802:	2330      	movle	r3, #48	; 0x30
 800c804:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c808:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c80c:	1b52      	subs	r2, r2, r5
 800c80e:	6122      	str	r2, [r4, #16]
 800c810:	f8cd a000 	str.w	sl, [sp]
 800c814:	464b      	mov	r3, r9
 800c816:	aa03      	add	r2, sp, #12
 800c818:	4621      	mov	r1, r4
 800c81a:	4640      	mov	r0, r8
 800c81c:	f7ff fee4 	bl	800c5e8 <_printf_common>
 800c820:	3001      	adds	r0, #1
 800c822:	d14a      	bne.n	800c8ba <_printf_i+0x1f6>
 800c824:	f04f 30ff 	mov.w	r0, #4294967295
 800c828:	b004      	add	sp, #16
 800c82a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c82e:	6823      	ldr	r3, [r4, #0]
 800c830:	f043 0320 	orr.w	r3, r3, #32
 800c834:	6023      	str	r3, [r4, #0]
 800c836:	4833      	ldr	r0, [pc, #204]	; (800c904 <_printf_i+0x240>)
 800c838:	2778      	movs	r7, #120	; 0x78
 800c83a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c83e:	6823      	ldr	r3, [r4, #0]
 800c840:	6829      	ldr	r1, [r5, #0]
 800c842:	061f      	lsls	r7, r3, #24
 800c844:	f851 6b04 	ldr.w	r6, [r1], #4
 800c848:	d402      	bmi.n	800c850 <_printf_i+0x18c>
 800c84a:	065f      	lsls	r7, r3, #25
 800c84c:	bf48      	it	mi
 800c84e:	b2b6      	uxthmi	r6, r6
 800c850:	07df      	lsls	r7, r3, #31
 800c852:	bf48      	it	mi
 800c854:	f043 0320 	orrmi.w	r3, r3, #32
 800c858:	6029      	str	r1, [r5, #0]
 800c85a:	bf48      	it	mi
 800c85c:	6023      	strmi	r3, [r4, #0]
 800c85e:	b91e      	cbnz	r6, 800c868 <_printf_i+0x1a4>
 800c860:	6823      	ldr	r3, [r4, #0]
 800c862:	f023 0320 	bic.w	r3, r3, #32
 800c866:	6023      	str	r3, [r4, #0]
 800c868:	2310      	movs	r3, #16
 800c86a:	e7a7      	b.n	800c7bc <_printf_i+0xf8>
 800c86c:	4824      	ldr	r0, [pc, #144]	; (800c900 <_printf_i+0x23c>)
 800c86e:	e7e4      	b.n	800c83a <_printf_i+0x176>
 800c870:	4615      	mov	r5, r2
 800c872:	e7bd      	b.n	800c7f0 <_printf_i+0x12c>
 800c874:	682b      	ldr	r3, [r5, #0]
 800c876:	6826      	ldr	r6, [r4, #0]
 800c878:	6961      	ldr	r1, [r4, #20]
 800c87a:	1d18      	adds	r0, r3, #4
 800c87c:	6028      	str	r0, [r5, #0]
 800c87e:	0635      	lsls	r5, r6, #24
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	d501      	bpl.n	800c888 <_printf_i+0x1c4>
 800c884:	6019      	str	r1, [r3, #0]
 800c886:	e002      	b.n	800c88e <_printf_i+0x1ca>
 800c888:	0670      	lsls	r0, r6, #25
 800c88a:	d5fb      	bpl.n	800c884 <_printf_i+0x1c0>
 800c88c:	8019      	strh	r1, [r3, #0]
 800c88e:	2300      	movs	r3, #0
 800c890:	6123      	str	r3, [r4, #16]
 800c892:	4615      	mov	r5, r2
 800c894:	e7bc      	b.n	800c810 <_printf_i+0x14c>
 800c896:	682b      	ldr	r3, [r5, #0]
 800c898:	1d1a      	adds	r2, r3, #4
 800c89a:	602a      	str	r2, [r5, #0]
 800c89c:	681d      	ldr	r5, [r3, #0]
 800c89e:	6862      	ldr	r2, [r4, #4]
 800c8a0:	2100      	movs	r1, #0
 800c8a2:	4628      	mov	r0, r5
 800c8a4:	f7f3 fc94 	bl	80001d0 <memchr>
 800c8a8:	b108      	cbz	r0, 800c8ae <_printf_i+0x1ea>
 800c8aa:	1b40      	subs	r0, r0, r5
 800c8ac:	6060      	str	r0, [r4, #4]
 800c8ae:	6863      	ldr	r3, [r4, #4]
 800c8b0:	6123      	str	r3, [r4, #16]
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c8b8:	e7aa      	b.n	800c810 <_printf_i+0x14c>
 800c8ba:	6923      	ldr	r3, [r4, #16]
 800c8bc:	462a      	mov	r2, r5
 800c8be:	4649      	mov	r1, r9
 800c8c0:	4640      	mov	r0, r8
 800c8c2:	47d0      	blx	sl
 800c8c4:	3001      	adds	r0, #1
 800c8c6:	d0ad      	beq.n	800c824 <_printf_i+0x160>
 800c8c8:	6823      	ldr	r3, [r4, #0]
 800c8ca:	079b      	lsls	r3, r3, #30
 800c8cc:	d413      	bmi.n	800c8f6 <_printf_i+0x232>
 800c8ce:	68e0      	ldr	r0, [r4, #12]
 800c8d0:	9b03      	ldr	r3, [sp, #12]
 800c8d2:	4298      	cmp	r0, r3
 800c8d4:	bfb8      	it	lt
 800c8d6:	4618      	movlt	r0, r3
 800c8d8:	e7a6      	b.n	800c828 <_printf_i+0x164>
 800c8da:	2301      	movs	r3, #1
 800c8dc:	4632      	mov	r2, r6
 800c8de:	4649      	mov	r1, r9
 800c8e0:	4640      	mov	r0, r8
 800c8e2:	47d0      	blx	sl
 800c8e4:	3001      	adds	r0, #1
 800c8e6:	d09d      	beq.n	800c824 <_printf_i+0x160>
 800c8e8:	3501      	adds	r5, #1
 800c8ea:	68e3      	ldr	r3, [r4, #12]
 800c8ec:	9903      	ldr	r1, [sp, #12]
 800c8ee:	1a5b      	subs	r3, r3, r1
 800c8f0:	42ab      	cmp	r3, r5
 800c8f2:	dcf2      	bgt.n	800c8da <_printf_i+0x216>
 800c8f4:	e7eb      	b.n	800c8ce <_printf_i+0x20a>
 800c8f6:	2500      	movs	r5, #0
 800c8f8:	f104 0619 	add.w	r6, r4, #25
 800c8fc:	e7f5      	b.n	800c8ea <_printf_i+0x226>
 800c8fe:	bf00      	nop
 800c900:	0801131a 	.word	0x0801131a
 800c904:	0801132b 	.word	0x0801132b

0800c908 <std>:
 800c908:	2300      	movs	r3, #0
 800c90a:	b510      	push	{r4, lr}
 800c90c:	4604      	mov	r4, r0
 800c90e:	e9c0 3300 	strd	r3, r3, [r0]
 800c912:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c916:	6083      	str	r3, [r0, #8]
 800c918:	8181      	strh	r1, [r0, #12]
 800c91a:	6643      	str	r3, [r0, #100]	; 0x64
 800c91c:	81c2      	strh	r2, [r0, #14]
 800c91e:	6183      	str	r3, [r0, #24]
 800c920:	4619      	mov	r1, r3
 800c922:	2208      	movs	r2, #8
 800c924:	305c      	adds	r0, #92	; 0x5c
 800c926:	f000 f914 	bl	800cb52 <memset>
 800c92a:	4b0d      	ldr	r3, [pc, #52]	; (800c960 <std+0x58>)
 800c92c:	6263      	str	r3, [r4, #36]	; 0x24
 800c92e:	4b0d      	ldr	r3, [pc, #52]	; (800c964 <std+0x5c>)
 800c930:	62a3      	str	r3, [r4, #40]	; 0x28
 800c932:	4b0d      	ldr	r3, [pc, #52]	; (800c968 <std+0x60>)
 800c934:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c936:	4b0d      	ldr	r3, [pc, #52]	; (800c96c <std+0x64>)
 800c938:	6323      	str	r3, [r4, #48]	; 0x30
 800c93a:	4b0d      	ldr	r3, [pc, #52]	; (800c970 <std+0x68>)
 800c93c:	6224      	str	r4, [r4, #32]
 800c93e:	429c      	cmp	r4, r3
 800c940:	d006      	beq.n	800c950 <std+0x48>
 800c942:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800c946:	4294      	cmp	r4, r2
 800c948:	d002      	beq.n	800c950 <std+0x48>
 800c94a:	33d0      	adds	r3, #208	; 0xd0
 800c94c:	429c      	cmp	r4, r3
 800c94e:	d105      	bne.n	800c95c <std+0x54>
 800c950:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c958:	f000 b9ce 	b.w	800ccf8 <__retarget_lock_init_recursive>
 800c95c:	bd10      	pop	{r4, pc}
 800c95e:	bf00      	nop
 800c960:	0800cacd 	.word	0x0800cacd
 800c964:	0800caef 	.word	0x0800caef
 800c968:	0800cb27 	.word	0x0800cb27
 800c96c:	0800cb4b 	.word	0x0800cb4b
 800c970:	20005060 	.word	0x20005060

0800c974 <stdio_exit_handler>:
 800c974:	4a02      	ldr	r2, [pc, #8]	; (800c980 <stdio_exit_handler+0xc>)
 800c976:	4903      	ldr	r1, [pc, #12]	; (800c984 <stdio_exit_handler+0x10>)
 800c978:	4803      	ldr	r0, [pc, #12]	; (800c988 <stdio_exit_handler+0x14>)
 800c97a:	f000 b869 	b.w	800ca50 <_fwalk_sglue>
 800c97e:	bf00      	nop
 800c980:	2000001c 	.word	0x2000001c
 800c984:	0800e6d9 	.word	0x0800e6d9
 800c988:	20000028 	.word	0x20000028

0800c98c <cleanup_stdio>:
 800c98c:	6841      	ldr	r1, [r0, #4]
 800c98e:	4b0c      	ldr	r3, [pc, #48]	; (800c9c0 <cleanup_stdio+0x34>)
 800c990:	4299      	cmp	r1, r3
 800c992:	b510      	push	{r4, lr}
 800c994:	4604      	mov	r4, r0
 800c996:	d001      	beq.n	800c99c <cleanup_stdio+0x10>
 800c998:	f001 fe9e 	bl	800e6d8 <_fflush_r>
 800c99c:	68a1      	ldr	r1, [r4, #8]
 800c99e:	4b09      	ldr	r3, [pc, #36]	; (800c9c4 <cleanup_stdio+0x38>)
 800c9a0:	4299      	cmp	r1, r3
 800c9a2:	d002      	beq.n	800c9aa <cleanup_stdio+0x1e>
 800c9a4:	4620      	mov	r0, r4
 800c9a6:	f001 fe97 	bl	800e6d8 <_fflush_r>
 800c9aa:	68e1      	ldr	r1, [r4, #12]
 800c9ac:	4b06      	ldr	r3, [pc, #24]	; (800c9c8 <cleanup_stdio+0x3c>)
 800c9ae:	4299      	cmp	r1, r3
 800c9b0:	d004      	beq.n	800c9bc <cleanup_stdio+0x30>
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9b8:	f001 be8e 	b.w	800e6d8 <_fflush_r>
 800c9bc:	bd10      	pop	{r4, pc}
 800c9be:	bf00      	nop
 800c9c0:	20005060 	.word	0x20005060
 800c9c4:	200050c8 	.word	0x200050c8
 800c9c8:	20005130 	.word	0x20005130

0800c9cc <global_stdio_init.part.0>:
 800c9cc:	b510      	push	{r4, lr}
 800c9ce:	4b0b      	ldr	r3, [pc, #44]	; (800c9fc <global_stdio_init.part.0+0x30>)
 800c9d0:	4c0b      	ldr	r4, [pc, #44]	; (800ca00 <global_stdio_init.part.0+0x34>)
 800c9d2:	4a0c      	ldr	r2, [pc, #48]	; (800ca04 <global_stdio_init.part.0+0x38>)
 800c9d4:	601a      	str	r2, [r3, #0]
 800c9d6:	4620      	mov	r0, r4
 800c9d8:	2200      	movs	r2, #0
 800c9da:	2104      	movs	r1, #4
 800c9dc:	f7ff ff94 	bl	800c908 <std>
 800c9e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c9e4:	2201      	movs	r2, #1
 800c9e6:	2109      	movs	r1, #9
 800c9e8:	f7ff ff8e 	bl	800c908 <std>
 800c9ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c9f0:	2202      	movs	r2, #2
 800c9f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9f6:	2112      	movs	r1, #18
 800c9f8:	f7ff bf86 	b.w	800c908 <std>
 800c9fc:	20005198 	.word	0x20005198
 800ca00:	20005060 	.word	0x20005060
 800ca04:	0800c975 	.word	0x0800c975

0800ca08 <__sfp_lock_acquire>:
 800ca08:	4801      	ldr	r0, [pc, #4]	; (800ca10 <__sfp_lock_acquire+0x8>)
 800ca0a:	f000 b976 	b.w	800ccfa <__retarget_lock_acquire_recursive>
 800ca0e:	bf00      	nop
 800ca10:	200051a1 	.word	0x200051a1

0800ca14 <__sfp_lock_release>:
 800ca14:	4801      	ldr	r0, [pc, #4]	; (800ca1c <__sfp_lock_release+0x8>)
 800ca16:	f000 b971 	b.w	800ccfc <__retarget_lock_release_recursive>
 800ca1a:	bf00      	nop
 800ca1c:	200051a1 	.word	0x200051a1

0800ca20 <__sinit>:
 800ca20:	b510      	push	{r4, lr}
 800ca22:	4604      	mov	r4, r0
 800ca24:	f7ff fff0 	bl	800ca08 <__sfp_lock_acquire>
 800ca28:	6a23      	ldr	r3, [r4, #32]
 800ca2a:	b11b      	cbz	r3, 800ca34 <__sinit+0x14>
 800ca2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca30:	f7ff bff0 	b.w	800ca14 <__sfp_lock_release>
 800ca34:	4b04      	ldr	r3, [pc, #16]	; (800ca48 <__sinit+0x28>)
 800ca36:	6223      	str	r3, [r4, #32]
 800ca38:	4b04      	ldr	r3, [pc, #16]	; (800ca4c <__sinit+0x2c>)
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d1f5      	bne.n	800ca2c <__sinit+0xc>
 800ca40:	f7ff ffc4 	bl	800c9cc <global_stdio_init.part.0>
 800ca44:	e7f2      	b.n	800ca2c <__sinit+0xc>
 800ca46:	bf00      	nop
 800ca48:	0800c98d 	.word	0x0800c98d
 800ca4c:	20005198 	.word	0x20005198

0800ca50 <_fwalk_sglue>:
 800ca50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca54:	4607      	mov	r7, r0
 800ca56:	4688      	mov	r8, r1
 800ca58:	4614      	mov	r4, r2
 800ca5a:	2600      	movs	r6, #0
 800ca5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ca60:	f1b9 0901 	subs.w	r9, r9, #1
 800ca64:	d505      	bpl.n	800ca72 <_fwalk_sglue+0x22>
 800ca66:	6824      	ldr	r4, [r4, #0]
 800ca68:	2c00      	cmp	r4, #0
 800ca6a:	d1f7      	bne.n	800ca5c <_fwalk_sglue+0xc>
 800ca6c:	4630      	mov	r0, r6
 800ca6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca72:	89ab      	ldrh	r3, [r5, #12]
 800ca74:	2b01      	cmp	r3, #1
 800ca76:	d907      	bls.n	800ca88 <_fwalk_sglue+0x38>
 800ca78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ca7c:	3301      	adds	r3, #1
 800ca7e:	d003      	beq.n	800ca88 <_fwalk_sglue+0x38>
 800ca80:	4629      	mov	r1, r5
 800ca82:	4638      	mov	r0, r7
 800ca84:	47c0      	blx	r8
 800ca86:	4306      	orrs	r6, r0
 800ca88:	3568      	adds	r5, #104	; 0x68
 800ca8a:	e7e9      	b.n	800ca60 <_fwalk_sglue+0x10>

0800ca8c <siprintf>:
 800ca8c:	b40e      	push	{r1, r2, r3}
 800ca8e:	b500      	push	{lr}
 800ca90:	b09c      	sub	sp, #112	; 0x70
 800ca92:	ab1d      	add	r3, sp, #116	; 0x74
 800ca94:	9002      	str	r0, [sp, #8]
 800ca96:	9006      	str	r0, [sp, #24]
 800ca98:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ca9c:	4809      	ldr	r0, [pc, #36]	; (800cac4 <siprintf+0x38>)
 800ca9e:	9107      	str	r1, [sp, #28]
 800caa0:	9104      	str	r1, [sp, #16]
 800caa2:	4909      	ldr	r1, [pc, #36]	; (800cac8 <siprintf+0x3c>)
 800caa4:	f853 2b04 	ldr.w	r2, [r3], #4
 800caa8:	9105      	str	r1, [sp, #20]
 800caaa:	6800      	ldr	r0, [r0, #0]
 800caac:	9301      	str	r3, [sp, #4]
 800caae:	a902      	add	r1, sp, #8
 800cab0:	f001 fc8e 	bl	800e3d0 <_svfiprintf_r>
 800cab4:	9b02      	ldr	r3, [sp, #8]
 800cab6:	2200      	movs	r2, #0
 800cab8:	701a      	strb	r2, [r3, #0]
 800caba:	b01c      	add	sp, #112	; 0x70
 800cabc:	f85d eb04 	ldr.w	lr, [sp], #4
 800cac0:	b003      	add	sp, #12
 800cac2:	4770      	bx	lr
 800cac4:	20000074 	.word	0x20000074
 800cac8:	ffff0208 	.word	0xffff0208

0800cacc <__sread>:
 800cacc:	b510      	push	{r4, lr}
 800cace:	460c      	mov	r4, r1
 800cad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cad4:	f000 f8c2 	bl	800cc5c <_read_r>
 800cad8:	2800      	cmp	r0, #0
 800cada:	bfab      	itete	ge
 800cadc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cade:	89a3      	ldrhlt	r3, [r4, #12]
 800cae0:	181b      	addge	r3, r3, r0
 800cae2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cae6:	bfac      	ite	ge
 800cae8:	6563      	strge	r3, [r4, #84]	; 0x54
 800caea:	81a3      	strhlt	r3, [r4, #12]
 800caec:	bd10      	pop	{r4, pc}

0800caee <__swrite>:
 800caee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800caf2:	461f      	mov	r7, r3
 800caf4:	898b      	ldrh	r3, [r1, #12]
 800caf6:	05db      	lsls	r3, r3, #23
 800caf8:	4605      	mov	r5, r0
 800cafa:	460c      	mov	r4, r1
 800cafc:	4616      	mov	r6, r2
 800cafe:	d505      	bpl.n	800cb0c <__swrite+0x1e>
 800cb00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb04:	2302      	movs	r3, #2
 800cb06:	2200      	movs	r2, #0
 800cb08:	f000 f896 	bl	800cc38 <_lseek_r>
 800cb0c:	89a3      	ldrh	r3, [r4, #12]
 800cb0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cb12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cb16:	81a3      	strh	r3, [r4, #12]
 800cb18:	4632      	mov	r2, r6
 800cb1a:	463b      	mov	r3, r7
 800cb1c:	4628      	mov	r0, r5
 800cb1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb22:	f000 b8ad 	b.w	800cc80 <_write_r>

0800cb26 <__sseek>:
 800cb26:	b510      	push	{r4, lr}
 800cb28:	460c      	mov	r4, r1
 800cb2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb2e:	f000 f883 	bl	800cc38 <_lseek_r>
 800cb32:	1c43      	adds	r3, r0, #1
 800cb34:	89a3      	ldrh	r3, [r4, #12]
 800cb36:	bf15      	itete	ne
 800cb38:	6560      	strne	r0, [r4, #84]	; 0x54
 800cb3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cb3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cb42:	81a3      	strheq	r3, [r4, #12]
 800cb44:	bf18      	it	ne
 800cb46:	81a3      	strhne	r3, [r4, #12]
 800cb48:	bd10      	pop	{r4, pc}

0800cb4a <__sclose>:
 800cb4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb4e:	f000 b80d 	b.w	800cb6c <_close_r>

0800cb52 <memset>:
 800cb52:	4402      	add	r2, r0
 800cb54:	4603      	mov	r3, r0
 800cb56:	4293      	cmp	r3, r2
 800cb58:	d100      	bne.n	800cb5c <memset+0xa>
 800cb5a:	4770      	bx	lr
 800cb5c:	f803 1b01 	strb.w	r1, [r3], #1
 800cb60:	e7f9      	b.n	800cb56 <memset+0x4>
	...

0800cb64 <_localeconv_r>:
 800cb64:	4800      	ldr	r0, [pc, #0]	; (800cb68 <_localeconv_r+0x4>)
 800cb66:	4770      	bx	lr
 800cb68:	20000168 	.word	0x20000168

0800cb6c <_close_r>:
 800cb6c:	b538      	push	{r3, r4, r5, lr}
 800cb6e:	4d06      	ldr	r5, [pc, #24]	; (800cb88 <_close_r+0x1c>)
 800cb70:	2300      	movs	r3, #0
 800cb72:	4604      	mov	r4, r0
 800cb74:	4608      	mov	r0, r1
 800cb76:	602b      	str	r3, [r5, #0]
 800cb78:	f7f8 fa1f 	bl	8004fba <_close>
 800cb7c:	1c43      	adds	r3, r0, #1
 800cb7e:	d102      	bne.n	800cb86 <_close_r+0x1a>
 800cb80:	682b      	ldr	r3, [r5, #0]
 800cb82:	b103      	cbz	r3, 800cb86 <_close_r+0x1a>
 800cb84:	6023      	str	r3, [r4, #0]
 800cb86:	bd38      	pop	{r3, r4, r5, pc}
 800cb88:	2000519c 	.word	0x2000519c

0800cb8c <_reclaim_reent>:
 800cb8c:	4b29      	ldr	r3, [pc, #164]	; (800cc34 <_reclaim_reent+0xa8>)
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	4283      	cmp	r3, r0
 800cb92:	b570      	push	{r4, r5, r6, lr}
 800cb94:	4604      	mov	r4, r0
 800cb96:	d04b      	beq.n	800cc30 <_reclaim_reent+0xa4>
 800cb98:	69c3      	ldr	r3, [r0, #28]
 800cb9a:	b143      	cbz	r3, 800cbae <_reclaim_reent+0x22>
 800cb9c:	68db      	ldr	r3, [r3, #12]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d144      	bne.n	800cc2c <_reclaim_reent+0xa0>
 800cba2:	69e3      	ldr	r3, [r4, #28]
 800cba4:	6819      	ldr	r1, [r3, #0]
 800cba6:	b111      	cbz	r1, 800cbae <_reclaim_reent+0x22>
 800cba8:	4620      	mov	r0, r4
 800cbaa:	f000 ff3b 	bl	800da24 <_free_r>
 800cbae:	6961      	ldr	r1, [r4, #20]
 800cbb0:	b111      	cbz	r1, 800cbb8 <_reclaim_reent+0x2c>
 800cbb2:	4620      	mov	r0, r4
 800cbb4:	f000 ff36 	bl	800da24 <_free_r>
 800cbb8:	69e1      	ldr	r1, [r4, #28]
 800cbba:	b111      	cbz	r1, 800cbc2 <_reclaim_reent+0x36>
 800cbbc:	4620      	mov	r0, r4
 800cbbe:	f000 ff31 	bl	800da24 <_free_r>
 800cbc2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800cbc4:	b111      	cbz	r1, 800cbcc <_reclaim_reent+0x40>
 800cbc6:	4620      	mov	r0, r4
 800cbc8:	f000 ff2c 	bl	800da24 <_free_r>
 800cbcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cbce:	b111      	cbz	r1, 800cbd6 <_reclaim_reent+0x4a>
 800cbd0:	4620      	mov	r0, r4
 800cbd2:	f000 ff27 	bl	800da24 <_free_r>
 800cbd6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800cbd8:	b111      	cbz	r1, 800cbe0 <_reclaim_reent+0x54>
 800cbda:	4620      	mov	r0, r4
 800cbdc:	f000 ff22 	bl	800da24 <_free_r>
 800cbe0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800cbe2:	b111      	cbz	r1, 800cbea <_reclaim_reent+0x5e>
 800cbe4:	4620      	mov	r0, r4
 800cbe6:	f000 ff1d 	bl	800da24 <_free_r>
 800cbea:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800cbec:	b111      	cbz	r1, 800cbf4 <_reclaim_reent+0x68>
 800cbee:	4620      	mov	r0, r4
 800cbf0:	f000 ff18 	bl	800da24 <_free_r>
 800cbf4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800cbf6:	b111      	cbz	r1, 800cbfe <_reclaim_reent+0x72>
 800cbf8:	4620      	mov	r0, r4
 800cbfa:	f000 ff13 	bl	800da24 <_free_r>
 800cbfe:	6a23      	ldr	r3, [r4, #32]
 800cc00:	b1b3      	cbz	r3, 800cc30 <_reclaim_reent+0xa4>
 800cc02:	4620      	mov	r0, r4
 800cc04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cc08:	4718      	bx	r3
 800cc0a:	5949      	ldr	r1, [r1, r5]
 800cc0c:	b941      	cbnz	r1, 800cc20 <_reclaim_reent+0x94>
 800cc0e:	3504      	adds	r5, #4
 800cc10:	69e3      	ldr	r3, [r4, #28]
 800cc12:	2d80      	cmp	r5, #128	; 0x80
 800cc14:	68d9      	ldr	r1, [r3, #12]
 800cc16:	d1f8      	bne.n	800cc0a <_reclaim_reent+0x7e>
 800cc18:	4620      	mov	r0, r4
 800cc1a:	f000 ff03 	bl	800da24 <_free_r>
 800cc1e:	e7c0      	b.n	800cba2 <_reclaim_reent+0x16>
 800cc20:	680e      	ldr	r6, [r1, #0]
 800cc22:	4620      	mov	r0, r4
 800cc24:	f000 fefe 	bl	800da24 <_free_r>
 800cc28:	4631      	mov	r1, r6
 800cc2a:	e7ef      	b.n	800cc0c <_reclaim_reent+0x80>
 800cc2c:	2500      	movs	r5, #0
 800cc2e:	e7ef      	b.n	800cc10 <_reclaim_reent+0x84>
 800cc30:	bd70      	pop	{r4, r5, r6, pc}
 800cc32:	bf00      	nop
 800cc34:	20000074 	.word	0x20000074

0800cc38 <_lseek_r>:
 800cc38:	b538      	push	{r3, r4, r5, lr}
 800cc3a:	4d07      	ldr	r5, [pc, #28]	; (800cc58 <_lseek_r+0x20>)
 800cc3c:	4604      	mov	r4, r0
 800cc3e:	4608      	mov	r0, r1
 800cc40:	4611      	mov	r1, r2
 800cc42:	2200      	movs	r2, #0
 800cc44:	602a      	str	r2, [r5, #0]
 800cc46:	461a      	mov	r2, r3
 800cc48:	f7f8 f9de 	bl	8005008 <_lseek>
 800cc4c:	1c43      	adds	r3, r0, #1
 800cc4e:	d102      	bne.n	800cc56 <_lseek_r+0x1e>
 800cc50:	682b      	ldr	r3, [r5, #0]
 800cc52:	b103      	cbz	r3, 800cc56 <_lseek_r+0x1e>
 800cc54:	6023      	str	r3, [r4, #0]
 800cc56:	bd38      	pop	{r3, r4, r5, pc}
 800cc58:	2000519c 	.word	0x2000519c

0800cc5c <_read_r>:
 800cc5c:	b538      	push	{r3, r4, r5, lr}
 800cc5e:	4d07      	ldr	r5, [pc, #28]	; (800cc7c <_read_r+0x20>)
 800cc60:	4604      	mov	r4, r0
 800cc62:	4608      	mov	r0, r1
 800cc64:	4611      	mov	r1, r2
 800cc66:	2200      	movs	r2, #0
 800cc68:	602a      	str	r2, [r5, #0]
 800cc6a:	461a      	mov	r2, r3
 800cc6c:	f7f8 f96c 	bl	8004f48 <_read>
 800cc70:	1c43      	adds	r3, r0, #1
 800cc72:	d102      	bne.n	800cc7a <_read_r+0x1e>
 800cc74:	682b      	ldr	r3, [r5, #0]
 800cc76:	b103      	cbz	r3, 800cc7a <_read_r+0x1e>
 800cc78:	6023      	str	r3, [r4, #0]
 800cc7a:	bd38      	pop	{r3, r4, r5, pc}
 800cc7c:	2000519c 	.word	0x2000519c

0800cc80 <_write_r>:
 800cc80:	b538      	push	{r3, r4, r5, lr}
 800cc82:	4d07      	ldr	r5, [pc, #28]	; (800cca0 <_write_r+0x20>)
 800cc84:	4604      	mov	r4, r0
 800cc86:	4608      	mov	r0, r1
 800cc88:	4611      	mov	r1, r2
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	602a      	str	r2, [r5, #0]
 800cc8e:	461a      	mov	r2, r3
 800cc90:	f7f8 f977 	bl	8004f82 <_write>
 800cc94:	1c43      	adds	r3, r0, #1
 800cc96:	d102      	bne.n	800cc9e <_write_r+0x1e>
 800cc98:	682b      	ldr	r3, [r5, #0]
 800cc9a:	b103      	cbz	r3, 800cc9e <_write_r+0x1e>
 800cc9c:	6023      	str	r3, [r4, #0]
 800cc9e:	bd38      	pop	{r3, r4, r5, pc}
 800cca0:	2000519c 	.word	0x2000519c

0800cca4 <__errno>:
 800cca4:	4b01      	ldr	r3, [pc, #4]	; (800ccac <__errno+0x8>)
 800cca6:	6818      	ldr	r0, [r3, #0]
 800cca8:	4770      	bx	lr
 800ccaa:	bf00      	nop
 800ccac:	20000074 	.word	0x20000074

0800ccb0 <__libc_init_array>:
 800ccb0:	b570      	push	{r4, r5, r6, lr}
 800ccb2:	4d0d      	ldr	r5, [pc, #52]	; (800cce8 <__libc_init_array+0x38>)
 800ccb4:	4c0d      	ldr	r4, [pc, #52]	; (800ccec <__libc_init_array+0x3c>)
 800ccb6:	1b64      	subs	r4, r4, r5
 800ccb8:	10a4      	asrs	r4, r4, #2
 800ccba:	2600      	movs	r6, #0
 800ccbc:	42a6      	cmp	r6, r4
 800ccbe:	d109      	bne.n	800ccd4 <__libc_init_array+0x24>
 800ccc0:	4d0b      	ldr	r5, [pc, #44]	; (800ccf0 <__libc_init_array+0x40>)
 800ccc2:	4c0c      	ldr	r4, [pc, #48]	; (800ccf4 <__libc_init_array+0x44>)
 800ccc4:	f004 fa80 	bl	80111c8 <_init>
 800ccc8:	1b64      	subs	r4, r4, r5
 800ccca:	10a4      	asrs	r4, r4, #2
 800cccc:	2600      	movs	r6, #0
 800ccce:	42a6      	cmp	r6, r4
 800ccd0:	d105      	bne.n	800ccde <__libc_init_array+0x2e>
 800ccd2:	bd70      	pop	{r4, r5, r6, pc}
 800ccd4:	f855 3b04 	ldr.w	r3, [r5], #4
 800ccd8:	4798      	blx	r3
 800ccda:	3601      	adds	r6, #1
 800ccdc:	e7ee      	b.n	800ccbc <__libc_init_array+0xc>
 800ccde:	f855 3b04 	ldr.w	r3, [r5], #4
 800cce2:	4798      	blx	r3
 800cce4:	3601      	adds	r6, #1
 800cce6:	e7f2      	b.n	800ccce <__libc_init_array+0x1e>
 800cce8:	08011900 	.word	0x08011900
 800ccec:	08011900 	.word	0x08011900
 800ccf0:	08011900 	.word	0x08011900
 800ccf4:	08011904 	.word	0x08011904

0800ccf8 <__retarget_lock_init_recursive>:
 800ccf8:	4770      	bx	lr

0800ccfa <__retarget_lock_acquire_recursive>:
 800ccfa:	4770      	bx	lr

0800ccfc <__retarget_lock_release_recursive>:
 800ccfc:	4770      	bx	lr

0800ccfe <strcpy>:
 800ccfe:	4603      	mov	r3, r0
 800cd00:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cd04:	f803 2b01 	strb.w	r2, [r3], #1
 800cd08:	2a00      	cmp	r2, #0
 800cd0a:	d1f9      	bne.n	800cd00 <strcpy+0x2>
 800cd0c:	4770      	bx	lr

0800cd0e <memcpy>:
 800cd0e:	440a      	add	r2, r1
 800cd10:	4291      	cmp	r1, r2
 800cd12:	f100 33ff 	add.w	r3, r0, #4294967295
 800cd16:	d100      	bne.n	800cd1a <memcpy+0xc>
 800cd18:	4770      	bx	lr
 800cd1a:	b510      	push	{r4, lr}
 800cd1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd20:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd24:	4291      	cmp	r1, r2
 800cd26:	d1f9      	bne.n	800cd1c <memcpy+0xe>
 800cd28:	bd10      	pop	{r4, pc}

0800cd2a <quorem>:
 800cd2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd2e:	6903      	ldr	r3, [r0, #16]
 800cd30:	690c      	ldr	r4, [r1, #16]
 800cd32:	42a3      	cmp	r3, r4
 800cd34:	4607      	mov	r7, r0
 800cd36:	db7e      	blt.n	800ce36 <quorem+0x10c>
 800cd38:	3c01      	subs	r4, #1
 800cd3a:	f101 0814 	add.w	r8, r1, #20
 800cd3e:	f100 0514 	add.w	r5, r0, #20
 800cd42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cd46:	9301      	str	r3, [sp, #4]
 800cd48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cd4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cd50:	3301      	adds	r3, #1
 800cd52:	429a      	cmp	r2, r3
 800cd54:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cd58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cd5c:	fbb2 f6f3 	udiv	r6, r2, r3
 800cd60:	d331      	bcc.n	800cdc6 <quorem+0x9c>
 800cd62:	f04f 0e00 	mov.w	lr, #0
 800cd66:	4640      	mov	r0, r8
 800cd68:	46ac      	mov	ip, r5
 800cd6a:	46f2      	mov	sl, lr
 800cd6c:	f850 2b04 	ldr.w	r2, [r0], #4
 800cd70:	b293      	uxth	r3, r2
 800cd72:	fb06 e303 	mla	r3, r6, r3, lr
 800cd76:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cd7a:	0c1a      	lsrs	r2, r3, #16
 800cd7c:	b29b      	uxth	r3, r3
 800cd7e:	ebaa 0303 	sub.w	r3, sl, r3
 800cd82:	f8dc a000 	ldr.w	sl, [ip]
 800cd86:	fa13 f38a 	uxtah	r3, r3, sl
 800cd8a:	fb06 220e 	mla	r2, r6, lr, r2
 800cd8e:	9300      	str	r3, [sp, #0]
 800cd90:	9b00      	ldr	r3, [sp, #0]
 800cd92:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cd96:	b292      	uxth	r2, r2
 800cd98:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cd9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cda0:	f8bd 3000 	ldrh.w	r3, [sp]
 800cda4:	4581      	cmp	r9, r0
 800cda6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cdaa:	f84c 3b04 	str.w	r3, [ip], #4
 800cdae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cdb2:	d2db      	bcs.n	800cd6c <quorem+0x42>
 800cdb4:	f855 300b 	ldr.w	r3, [r5, fp]
 800cdb8:	b92b      	cbnz	r3, 800cdc6 <quorem+0x9c>
 800cdba:	9b01      	ldr	r3, [sp, #4]
 800cdbc:	3b04      	subs	r3, #4
 800cdbe:	429d      	cmp	r5, r3
 800cdc0:	461a      	mov	r2, r3
 800cdc2:	d32c      	bcc.n	800ce1e <quorem+0xf4>
 800cdc4:	613c      	str	r4, [r7, #16]
 800cdc6:	4638      	mov	r0, r7
 800cdc8:	f001 f9a8 	bl	800e11c <__mcmp>
 800cdcc:	2800      	cmp	r0, #0
 800cdce:	db22      	blt.n	800ce16 <quorem+0xec>
 800cdd0:	3601      	adds	r6, #1
 800cdd2:	4629      	mov	r1, r5
 800cdd4:	2000      	movs	r0, #0
 800cdd6:	f858 2b04 	ldr.w	r2, [r8], #4
 800cdda:	f8d1 c000 	ldr.w	ip, [r1]
 800cdde:	b293      	uxth	r3, r2
 800cde0:	1ac3      	subs	r3, r0, r3
 800cde2:	0c12      	lsrs	r2, r2, #16
 800cde4:	fa13 f38c 	uxtah	r3, r3, ip
 800cde8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800cdec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cdf0:	b29b      	uxth	r3, r3
 800cdf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cdf6:	45c1      	cmp	r9, r8
 800cdf8:	f841 3b04 	str.w	r3, [r1], #4
 800cdfc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ce00:	d2e9      	bcs.n	800cdd6 <quorem+0xac>
 800ce02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ce06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ce0a:	b922      	cbnz	r2, 800ce16 <quorem+0xec>
 800ce0c:	3b04      	subs	r3, #4
 800ce0e:	429d      	cmp	r5, r3
 800ce10:	461a      	mov	r2, r3
 800ce12:	d30a      	bcc.n	800ce2a <quorem+0x100>
 800ce14:	613c      	str	r4, [r7, #16]
 800ce16:	4630      	mov	r0, r6
 800ce18:	b003      	add	sp, #12
 800ce1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce1e:	6812      	ldr	r2, [r2, #0]
 800ce20:	3b04      	subs	r3, #4
 800ce22:	2a00      	cmp	r2, #0
 800ce24:	d1ce      	bne.n	800cdc4 <quorem+0x9a>
 800ce26:	3c01      	subs	r4, #1
 800ce28:	e7c9      	b.n	800cdbe <quorem+0x94>
 800ce2a:	6812      	ldr	r2, [r2, #0]
 800ce2c:	3b04      	subs	r3, #4
 800ce2e:	2a00      	cmp	r2, #0
 800ce30:	d1f0      	bne.n	800ce14 <quorem+0xea>
 800ce32:	3c01      	subs	r4, #1
 800ce34:	e7eb      	b.n	800ce0e <quorem+0xe4>
 800ce36:	2000      	movs	r0, #0
 800ce38:	e7ee      	b.n	800ce18 <quorem+0xee>
 800ce3a:	0000      	movs	r0, r0
 800ce3c:	0000      	movs	r0, r0
	...

0800ce40 <_dtoa_r>:
 800ce40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce44:	ed2d 8b04 	vpush	{d8-d9}
 800ce48:	69c5      	ldr	r5, [r0, #28]
 800ce4a:	b093      	sub	sp, #76	; 0x4c
 800ce4c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ce50:	ec57 6b10 	vmov	r6, r7, d0
 800ce54:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ce58:	9107      	str	r1, [sp, #28]
 800ce5a:	4604      	mov	r4, r0
 800ce5c:	920a      	str	r2, [sp, #40]	; 0x28
 800ce5e:	930d      	str	r3, [sp, #52]	; 0x34
 800ce60:	b975      	cbnz	r5, 800ce80 <_dtoa_r+0x40>
 800ce62:	2010      	movs	r0, #16
 800ce64:	f000 fe2a 	bl	800dabc <malloc>
 800ce68:	4602      	mov	r2, r0
 800ce6a:	61e0      	str	r0, [r4, #28]
 800ce6c:	b920      	cbnz	r0, 800ce78 <_dtoa_r+0x38>
 800ce6e:	4bae      	ldr	r3, [pc, #696]	; (800d128 <_dtoa_r+0x2e8>)
 800ce70:	21ef      	movs	r1, #239	; 0xef
 800ce72:	48ae      	ldr	r0, [pc, #696]	; (800d12c <_dtoa_r+0x2ec>)
 800ce74:	f001 fc82 	bl	800e77c <__assert_func>
 800ce78:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ce7c:	6005      	str	r5, [r0, #0]
 800ce7e:	60c5      	str	r5, [r0, #12]
 800ce80:	69e3      	ldr	r3, [r4, #28]
 800ce82:	6819      	ldr	r1, [r3, #0]
 800ce84:	b151      	cbz	r1, 800ce9c <_dtoa_r+0x5c>
 800ce86:	685a      	ldr	r2, [r3, #4]
 800ce88:	604a      	str	r2, [r1, #4]
 800ce8a:	2301      	movs	r3, #1
 800ce8c:	4093      	lsls	r3, r2
 800ce8e:	608b      	str	r3, [r1, #8]
 800ce90:	4620      	mov	r0, r4
 800ce92:	f000 ff07 	bl	800dca4 <_Bfree>
 800ce96:	69e3      	ldr	r3, [r4, #28]
 800ce98:	2200      	movs	r2, #0
 800ce9a:	601a      	str	r2, [r3, #0]
 800ce9c:	1e3b      	subs	r3, r7, #0
 800ce9e:	bfbb      	ittet	lt
 800cea0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cea4:	9303      	strlt	r3, [sp, #12]
 800cea6:	2300      	movge	r3, #0
 800cea8:	2201      	movlt	r2, #1
 800ceaa:	bfac      	ite	ge
 800ceac:	f8c8 3000 	strge.w	r3, [r8]
 800ceb0:	f8c8 2000 	strlt.w	r2, [r8]
 800ceb4:	4b9e      	ldr	r3, [pc, #632]	; (800d130 <_dtoa_r+0x2f0>)
 800ceb6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ceba:	ea33 0308 	bics.w	r3, r3, r8
 800cebe:	d11b      	bne.n	800cef8 <_dtoa_r+0xb8>
 800cec0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cec2:	f242 730f 	movw	r3, #9999	; 0x270f
 800cec6:	6013      	str	r3, [r2, #0]
 800cec8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800cecc:	4333      	orrs	r3, r6
 800cece:	f000 8593 	beq.w	800d9f8 <_dtoa_r+0xbb8>
 800ced2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ced4:	b963      	cbnz	r3, 800cef0 <_dtoa_r+0xb0>
 800ced6:	4b97      	ldr	r3, [pc, #604]	; (800d134 <_dtoa_r+0x2f4>)
 800ced8:	e027      	b.n	800cf2a <_dtoa_r+0xea>
 800ceda:	4b97      	ldr	r3, [pc, #604]	; (800d138 <_dtoa_r+0x2f8>)
 800cedc:	9300      	str	r3, [sp, #0]
 800cede:	3308      	adds	r3, #8
 800cee0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cee2:	6013      	str	r3, [r2, #0]
 800cee4:	9800      	ldr	r0, [sp, #0]
 800cee6:	b013      	add	sp, #76	; 0x4c
 800cee8:	ecbd 8b04 	vpop	{d8-d9}
 800ceec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cef0:	4b90      	ldr	r3, [pc, #576]	; (800d134 <_dtoa_r+0x2f4>)
 800cef2:	9300      	str	r3, [sp, #0]
 800cef4:	3303      	adds	r3, #3
 800cef6:	e7f3      	b.n	800cee0 <_dtoa_r+0xa0>
 800cef8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cefc:	2200      	movs	r2, #0
 800cefe:	ec51 0b17 	vmov	r0, r1, d7
 800cf02:	eeb0 8a47 	vmov.f32	s16, s14
 800cf06:	eef0 8a67 	vmov.f32	s17, s15
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	f7f3 fddc 	bl	8000ac8 <__aeabi_dcmpeq>
 800cf10:	4681      	mov	r9, r0
 800cf12:	b160      	cbz	r0, 800cf2e <_dtoa_r+0xee>
 800cf14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cf16:	2301      	movs	r3, #1
 800cf18:	6013      	str	r3, [r2, #0]
 800cf1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	f000 8568 	beq.w	800d9f2 <_dtoa_r+0xbb2>
 800cf22:	4b86      	ldr	r3, [pc, #536]	; (800d13c <_dtoa_r+0x2fc>)
 800cf24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cf26:	6013      	str	r3, [r2, #0]
 800cf28:	3b01      	subs	r3, #1
 800cf2a:	9300      	str	r3, [sp, #0]
 800cf2c:	e7da      	b.n	800cee4 <_dtoa_r+0xa4>
 800cf2e:	aa10      	add	r2, sp, #64	; 0x40
 800cf30:	a911      	add	r1, sp, #68	; 0x44
 800cf32:	4620      	mov	r0, r4
 800cf34:	eeb0 0a48 	vmov.f32	s0, s16
 800cf38:	eef0 0a68 	vmov.f32	s1, s17
 800cf3c:	f001 f994 	bl	800e268 <__d2b>
 800cf40:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cf44:	4682      	mov	sl, r0
 800cf46:	2d00      	cmp	r5, #0
 800cf48:	d07f      	beq.n	800d04a <_dtoa_r+0x20a>
 800cf4a:	ee18 3a90 	vmov	r3, s17
 800cf4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cf52:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800cf56:	ec51 0b18 	vmov	r0, r1, d8
 800cf5a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cf5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cf62:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800cf66:	4619      	mov	r1, r3
 800cf68:	2200      	movs	r2, #0
 800cf6a:	4b75      	ldr	r3, [pc, #468]	; (800d140 <_dtoa_r+0x300>)
 800cf6c:	f7f3 f98c 	bl	8000288 <__aeabi_dsub>
 800cf70:	a367      	add	r3, pc, #412	; (adr r3, 800d110 <_dtoa_r+0x2d0>)
 800cf72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf76:	f7f3 fb3f 	bl	80005f8 <__aeabi_dmul>
 800cf7a:	a367      	add	r3, pc, #412	; (adr r3, 800d118 <_dtoa_r+0x2d8>)
 800cf7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf80:	f7f3 f984 	bl	800028c <__adddf3>
 800cf84:	4606      	mov	r6, r0
 800cf86:	4628      	mov	r0, r5
 800cf88:	460f      	mov	r7, r1
 800cf8a:	f7f3 facb 	bl	8000524 <__aeabi_i2d>
 800cf8e:	a364      	add	r3, pc, #400	; (adr r3, 800d120 <_dtoa_r+0x2e0>)
 800cf90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf94:	f7f3 fb30 	bl	80005f8 <__aeabi_dmul>
 800cf98:	4602      	mov	r2, r0
 800cf9a:	460b      	mov	r3, r1
 800cf9c:	4630      	mov	r0, r6
 800cf9e:	4639      	mov	r1, r7
 800cfa0:	f7f3 f974 	bl	800028c <__adddf3>
 800cfa4:	4606      	mov	r6, r0
 800cfa6:	460f      	mov	r7, r1
 800cfa8:	f7f3 fdd6 	bl	8000b58 <__aeabi_d2iz>
 800cfac:	2200      	movs	r2, #0
 800cfae:	4683      	mov	fp, r0
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	4630      	mov	r0, r6
 800cfb4:	4639      	mov	r1, r7
 800cfb6:	f7f3 fd91 	bl	8000adc <__aeabi_dcmplt>
 800cfba:	b148      	cbz	r0, 800cfd0 <_dtoa_r+0x190>
 800cfbc:	4658      	mov	r0, fp
 800cfbe:	f7f3 fab1 	bl	8000524 <__aeabi_i2d>
 800cfc2:	4632      	mov	r2, r6
 800cfc4:	463b      	mov	r3, r7
 800cfc6:	f7f3 fd7f 	bl	8000ac8 <__aeabi_dcmpeq>
 800cfca:	b908      	cbnz	r0, 800cfd0 <_dtoa_r+0x190>
 800cfcc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cfd0:	f1bb 0f16 	cmp.w	fp, #22
 800cfd4:	d857      	bhi.n	800d086 <_dtoa_r+0x246>
 800cfd6:	4b5b      	ldr	r3, [pc, #364]	; (800d144 <_dtoa_r+0x304>)
 800cfd8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800cfdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe0:	ec51 0b18 	vmov	r0, r1, d8
 800cfe4:	f7f3 fd7a 	bl	8000adc <__aeabi_dcmplt>
 800cfe8:	2800      	cmp	r0, #0
 800cfea:	d04e      	beq.n	800d08a <_dtoa_r+0x24a>
 800cfec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cff0:	2300      	movs	r3, #0
 800cff2:	930c      	str	r3, [sp, #48]	; 0x30
 800cff4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cff6:	1b5b      	subs	r3, r3, r5
 800cff8:	1e5a      	subs	r2, r3, #1
 800cffa:	bf45      	ittet	mi
 800cffc:	f1c3 0301 	rsbmi	r3, r3, #1
 800d000:	9305      	strmi	r3, [sp, #20]
 800d002:	2300      	movpl	r3, #0
 800d004:	2300      	movmi	r3, #0
 800d006:	9206      	str	r2, [sp, #24]
 800d008:	bf54      	ite	pl
 800d00a:	9305      	strpl	r3, [sp, #20]
 800d00c:	9306      	strmi	r3, [sp, #24]
 800d00e:	f1bb 0f00 	cmp.w	fp, #0
 800d012:	db3c      	blt.n	800d08e <_dtoa_r+0x24e>
 800d014:	9b06      	ldr	r3, [sp, #24]
 800d016:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800d01a:	445b      	add	r3, fp
 800d01c:	9306      	str	r3, [sp, #24]
 800d01e:	2300      	movs	r3, #0
 800d020:	9308      	str	r3, [sp, #32]
 800d022:	9b07      	ldr	r3, [sp, #28]
 800d024:	2b09      	cmp	r3, #9
 800d026:	d868      	bhi.n	800d0fa <_dtoa_r+0x2ba>
 800d028:	2b05      	cmp	r3, #5
 800d02a:	bfc4      	itt	gt
 800d02c:	3b04      	subgt	r3, #4
 800d02e:	9307      	strgt	r3, [sp, #28]
 800d030:	9b07      	ldr	r3, [sp, #28]
 800d032:	f1a3 0302 	sub.w	r3, r3, #2
 800d036:	bfcc      	ite	gt
 800d038:	2500      	movgt	r5, #0
 800d03a:	2501      	movle	r5, #1
 800d03c:	2b03      	cmp	r3, #3
 800d03e:	f200 8085 	bhi.w	800d14c <_dtoa_r+0x30c>
 800d042:	e8df f003 	tbb	[pc, r3]
 800d046:	3b2e      	.short	0x3b2e
 800d048:	5839      	.short	0x5839
 800d04a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d04e:	441d      	add	r5, r3
 800d050:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d054:	2b20      	cmp	r3, #32
 800d056:	bfc1      	itttt	gt
 800d058:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d05c:	fa08 f803 	lslgt.w	r8, r8, r3
 800d060:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800d064:	fa26 f303 	lsrgt.w	r3, r6, r3
 800d068:	bfd6      	itet	le
 800d06a:	f1c3 0320 	rsble	r3, r3, #32
 800d06e:	ea48 0003 	orrgt.w	r0, r8, r3
 800d072:	fa06 f003 	lslle.w	r0, r6, r3
 800d076:	f7f3 fa45 	bl	8000504 <__aeabi_ui2d>
 800d07a:	2201      	movs	r2, #1
 800d07c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800d080:	3d01      	subs	r5, #1
 800d082:	920e      	str	r2, [sp, #56]	; 0x38
 800d084:	e76f      	b.n	800cf66 <_dtoa_r+0x126>
 800d086:	2301      	movs	r3, #1
 800d088:	e7b3      	b.n	800cff2 <_dtoa_r+0x1b2>
 800d08a:	900c      	str	r0, [sp, #48]	; 0x30
 800d08c:	e7b2      	b.n	800cff4 <_dtoa_r+0x1b4>
 800d08e:	9b05      	ldr	r3, [sp, #20]
 800d090:	eba3 030b 	sub.w	r3, r3, fp
 800d094:	9305      	str	r3, [sp, #20]
 800d096:	f1cb 0300 	rsb	r3, fp, #0
 800d09a:	9308      	str	r3, [sp, #32]
 800d09c:	2300      	movs	r3, #0
 800d09e:	930b      	str	r3, [sp, #44]	; 0x2c
 800d0a0:	e7bf      	b.n	800d022 <_dtoa_r+0x1e2>
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	9309      	str	r3, [sp, #36]	; 0x24
 800d0a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	dc52      	bgt.n	800d152 <_dtoa_r+0x312>
 800d0ac:	2301      	movs	r3, #1
 800d0ae:	9301      	str	r3, [sp, #4]
 800d0b0:	9304      	str	r3, [sp, #16]
 800d0b2:	461a      	mov	r2, r3
 800d0b4:	920a      	str	r2, [sp, #40]	; 0x28
 800d0b6:	e00b      	b.n	800d0d0 <_dtoa_r+0x290>
 800d0b8:	2301      	movs	r3, #1
 800d0ba:	e7f3      	b.n	800d0a4 <_dtoa_r+0x264>
 800d0bc:	2300      	movs	r3, #0
 800d0be:	9309      	str	r3, [sp, #36]	; 0x24
 800d0c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0c2:	445b      	add	r3, fp
 800d0c4:	9301      	str	r3, [sp, #4]
 800d0c6:	3301      	adds	r3, #1
 800d0c8:	2b01      	cmp	r3, #1
 800d0ca:	9304      	str	r3, [sp, #16]
 800d0cc:	bfb8      	it	lt
 800d0ce:	2301      	movlt	r3, #1
 800d0d0:	69e0      	ldr	r0, [r4, #28]
 800d0d2:	2100      	movs	r1, #0
 800d0d4:	2204      	movs	r2, #4
 800d0d6:	f102 0614 	add.w	r6, r2, #20
 800d0da:	429e      	cmp	r6, r3
 800d0dc:	d93d      	bls.n	800d15a <_dtoa_r+0x31a>
 800d0de:	6041      	str	r1, [r0, #4]
 800d0e0:	4620      	mov	r0, r4
 800d0e2:	f000 fd9f 	bl	800dc24 <_Balloc>
 800d0e6:	9000      	str	r0, [sp, #0]
 800d0e8:	2800      	cmp	r0, #0
 800d0ea:	d139      	bne.n	800d160 <_dtoa_r+0x320>
 800d0ec:	4b16      	ldr	r3, [pc, #88]	; (800d148 <_dtoa_r+0x308>)
 800d0ee:	4602      	mov	r2, r0
 800d0f0:	f240 11af 	movw	r1, #431	; 0x1af
 800d0f4:	e6bd      	b.n	800ce72 <_dtoa_r+0x32>
 800d0f6:	2301      	movs	r3, #1
 800d0f8:	e7e1      	b.n	800d0be <_dtoa_r+0x27e>
 800d0fa:	2501      	movs	r5, #1
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	9307      	str	r3, [sp, #28]
 800d100:	9509      	str	r5, [sp, #36]	; 0x24
 800d102:	f04f 33ff 	mov.w	r3, #4294967295
 800d106:	9301      	str	r3, [sp, #4]
 800d108:	9304      	str	r3, [sp, #16]
 800d10a:	2200      	movs	r2, #0
 800d10c:	2312      	movs	r3, #18
 800d10e:	e7d1      	b.n	800d0b4 <_dtoa_r+0x274>
 800d110:	636f4361 	.word	0x636f4361
 800d114:	3fd287a7 	.word	0x3fd287a7
 800d118:	8b60c8b3 	.word	0x8b60c8b3
 800d11c:	3fc68a28 	.word	0x3fc68a28
 800d120:	509f79fb 	.word	0x509f79fb
 800d124:	3fd34413 	.word	0x3fd34413
 800d128:	08011349 	.word	0x08011349
 800d12c:	08011360 	.word	0x08011360
 800d130:	7ff00000 	.word	0x7ff00000
 800d134:	08011345 	.word	0x08011345
 800d138:	0801133c 	.word	0x0801133c
 800d13c:	08011319 	.word	0x08011319
 800d140:	3ff80000 	.word	0x3ff80000
 800d144:	08011450 	.word	0x08011450
 800d148:	080113b8 	.word	0x080113b8
 800d14c:	2301      	movs	r3, #1
 800d14e:	9309      	str	r3, [sp, #36]	; 0x24
 800d150:	e7d7      	b.n	800d102 <_dtoa_r+0x2c2>
 800d152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d154:	9301      	str	r3, [sp, #4]
 800d156:	9304      	str	r3, [sp, #16]
 800d158:	e7ba      	b.n	800d0d0 <_dtoa_r+0x290>
 800d15a:	3101      	adds	r1, #1
 800d15c:	0052      	lsls	r2, r2, #1
 800d15e:	e7ba      	b.n	800d0d6 <_dtoa_r+0x296>
 800d160:	69e3      	ldr	r3, [r4, #28]
 800d162:	9a00      	ldr	r2, [sp, #0]
 800d164:	601a      	str	r2, [r3, #0]
 800d166:	9b04      	ldr	r3, [sp, #16]
 800d168:	2b0e      	cmp	r3, #14
 800d16a:	f200 80a8 	bhi.w	800d2be <_dtoa_r+0x47e>
 800d16e:	2d00      	cmp	r5, #0
 800d170:	f000 80a5 	beq.w	800d2be <_dtoa_r+0x47e>
 800d174:	f1bb 0f00 	cmp.w	fp, #0
 800d178:	dd38      	ble.n	800d1ec <_dtoa_r+0x3ac>
 800d17a:	4bc0      	ldr	r3, [pc, #768]	; (800d47c <_dtoa_r+0x63c>)
 800d17c:	f00b 020f 	and.w	r2, fp, #15
 800d180:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d184:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800d188:	e9d3 6700 	ldrd	r6, r7, [r3]
 800d18c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800d190:	d019      	beq.n	800d1c6 <_dtoa_r+0x386>
 800d192:	4bbb      	ldr	r3, [pc, #748]	; (800d480 <_dtoa_r+0x640>)
 800d194:	ec51 0b18 	vmov	r0, r1, d8
 800d198:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d19c:	f7f3 fb56 	bl	800084c <__aeabi_ddiv>
 800d1a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1a4:	f008 080f 	and.w	r8, r8, #15
 800d1a8:	2503      	movs	r5, #3
 800d1aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800d480 <_dtoa_r+0x640>
 800d1ae:	f1b8 0f00 	cmp.w	r8, #0
 800d1b2:	d10a      	bne.n	800d1ca <_dtoa_r+0x38a>
 800d1b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1b8:	4632      	mov	r2, r6
 800d1ba:	463b      	mov	r3, r7
 800d1bc:	f7f3 fb46 	bl	800084c <__aeabi_ddiv>
 800d1c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1c4:	e02b      	b.n	800d21e <_dtoa_r+0x3de>
 800d1c6:	2502      	movs	r5, #2
 800d1c8:	e7ef      	b.n	800d1aa <_dtoa_r+0x36a>
 800d1ca:	f018 0f01 	tst.w	r8, #1
 800d1ce:	d008      	beq.n	800d1e2 <_dtoa_r+0x3a2>
 800d1d0:	4630      	mov	r0, r6
 800d1d2:	4639      	mov	r1, r7
 800d1d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800d1d8:	f7f3 fa0e 	bl	80005f8 <__aeabi_dmul>
 800d1dc:	3501      	adds	r5, #1
 800d1de:	4606      	mov	r6, r0
 800d1e0:	460f      	mov	r7, r1
 800d1e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d1e6:	f109 0908 	add.w	r9, r9, #8
 800d1ea:	e7e0      	b.n	800d1ae <_dtoa_r+0x36e>
 800d1ec:	f000 809f 	beq.w	800d32e <_dtoa_r+0x4ee>
 800d1f0:	f1cb 0600 	rsb	r6, fp, #0
 800d1f4:	4ba1      	ldr	r3, [pc, #644]	; (800d47c <_dtoa_r+0x63c>)
 800d1f6:	4fa2      	ldr	r7, [pc, #648]	; (800d480 <_dtoa_r+0x640>)
 800d1f8:	f006 020f 	and.w	r2, r6, #15
 800d1fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d200:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d204:	ec51 0b18 	vmov	r0, r1, d8
 800d208:	f7f3 f9f6 	bl	80005f8 <__aeabi_dmul>
 800d20c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d210:	1136      	asrs	r6, r6, #4
 800d212:	2300      	movs	r3, #0
 800d214:	2502      	movs	r5, #2
 800d216:	2e00      	cmp	r6, #0
 800d218:	d17e      	bne.n	800d318 <_dtoa_r+0x4d8>
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d1d0      	bne.n	800d1c0 <_dtoa_r+0x380>
 800d21e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d220:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d224:	2b00      	cmp	r3, #0
 800d226:	f000 8084 	beq.w	800d332 <_dtoa_r+0x4f2>
 800d22a:	4b96      	ldr	r3, [pc, #600]	; (800d484 <_dtoa_r+0x644>)
 800d22c:	2200      	movs	r2, #0
 800d22e:	4640      	mov	r0, r8
 800d230:	4649      	mov	r1, r9
 800d232:	f7f3 fc53 	bl	8000adc <__aeabi_dcmplt>
 800d236:	2800      	cmp	r0, #0
 800d238:	d07b      	beq.n	800d332 <_dtoa_r+0x4f2>
 800d23a:	9b04      	ldr	r3, [sp, #16]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d078      	beq.n	800d332 <_dtoa_r+0x4f2>
 800d240:	9b01      	ldr	r3, [sp, #4]
 800d242:	2b00      	cmp	r3, #0
 800d244:	dd39      	ble.n	800d2ba <_dtoa_r+0x47a>
 800d246:	4b90      	ldr	r3, [pc, #576]	; (800d488 <_dtoa_r+0x648>)
 800d248:	2200      	movs	r2, #0
 800d24a:	4640      	mov	r0, r8
 800d24c:	4649      	mov	r1, r9
 800d24e:	f7f3 f9d3 	bl	80005f8 <__aeabi_dmul>
 800d252:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d256:	9e01      	ldr	r6, [sp, #4]
 800d258:	f10b 37ff 	add.w	r7, fp, #4294967295
 800d25c:	3501      	adds	r5, #1
 800d25e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d262:	4628      	mov	r0, r5
 800d264:	f7f3 f95e 	bl	8000524 <__aeabi_i2d>
 800d268:	4642      	mov	r2, r8
 800d26a:	464b      	mov	r3, r9
 800d26c:	f7f3 f9c4 	bl	80005f8 <__aeabi_dmul>
 800d270:	4b86      	ldr	r3, [pc, #536]	; (800d48c <_dtoa_r+0x64c>)
 800d272:	2200      	movs	r2, #0
 800d274:	f7f3 f80a 	bl	800028c <__adddf3>
 800d278:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d27c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d280:	9303      	str	r3, [sp, #12]
 800d282:	2e00      	cmp	r6, #0
 800d284:	d158      	bne.n	800d338 <_dtoa_r+0x4f8>
 800d286:	4b82      	ldr	r3, [pc, #520]	; (800d490 <_dtoa_r+0x650>)
 800d288:	2200      	movs	r2, #0
 800d28a:	4640      	mov	r0, r8
 800d28c:	4649      	mov	r1, r9
 800d28e:	f7f2 fffb 	bl	8000288 <__aeabi_dsub>
 800d292:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d296:	4680      	mov	r8, r0
 800d298:	4689      	mov	r9, r1
 800d29a:	f7f3 fc3d 	bl	8000b18 <__aeabi_dcmpgt>
 800d29e:	2800      	cmp	r0, #0
 800d2a0:	f040 8296 	bne.w	800d7d0 <_dtoa_r+0x990>
 800d2a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d2a8:	4640      	mov	r0, r8
 800d2aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d2ae:	4649      	mov	r1, r9
 800d2b0:	f7f3 fc14 	bl	8000adc <__aeabi_dcmplt>
 800d2b4:	2800      	cmp	r0, #0
 800d2b6:	f040 8289 	bne.w	800d7cc <_dtoa_r+0x98c>
 800d2ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d2be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	f2c0 814e 	blt.w	800d562 <_dtoa_r+0x722>
 800d2c6:	f1bb 0f0e 	cmp.w	fp, #14
 800d2ca:	f300 814a 	bgt.w	800d562 <_dtoa_r+0x722>
 800d2ce:	4b6b      	ldr	r3, [pc, #428]	; (800d47c <_dtoa_r+0x63c>)
 800d2d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d2d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d2d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	f280 80dc 	bge.w	800d498 <_dtoa_r+0x658>
 800d2e0:	9b04      	ldr	r3, [sp, #16]
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	f300 80d8 	bgt.w	800d498 <_dtoa_r+0x658>
 800d2e8:	f040 826f 	bne.w	800d7ca <_dtoa_r+0x98a>
 800d2ec:	4b68      	ldr	r3, [pc, #416]	; (800d490 <_dtoa_r+0x650>)
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	4640      	mov	r0, r8
 800d2f2:	4649      	mov	r1, r9
 800d2f4:	f7f3 f980 	bl	80005f8 <__aeabi_dmul>
 800d2f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d2fc:	f7f3 fc02 	bl	8000b04 <__aeabi_dcmpge>
 800d300:	9e04      	ldr	r6, [sp, #16]
 800d302:	4637      	mov	r7, r6
 800d304:	2800      	cmp	r0, #0
 800d306:	f040 8245 	bne.w	800d794 <_dtoa_r+0x954>
 800d30a:	9d00      	ldr	r5, [sp, #0]
 800d30c:	2331      	movs	r3, #49	; 0x31
 800d30e:	f805 3b01 	strb.w	r3, [r5], #1
 800d312:	f10b 0b01 	add.w	fp, fp, #1
 800d316:	e241      	b.n	800d79c <_dtoa_r+0x95c>
 800d318:	07f2      	lsls	r2, r6, #31
 800d31a:	d505      	bpl.n	800d328 <_dtoa_r+0x4e8>
 800d31c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d320:	f7f3 f96a 	bl	80005f8 <__aeabi_dmul>
 800d324:	3501      	adds	r5, #1
 800d326:	2301      	movs	r3, #1
 800d328:	1076      	asrs	r6, r6, #1
 800d32a:	3708      	adds	r7, #8
 800d32c:	e773      	b.n	800d216 <_dtoa_r+0x3d6>
 800d32e:	2502      	movs	r5, #2
 800d330:	e775      	b.n	800d21e <_dtoa_r+0x3de>
 800d332:	9e04      	ldr	r6, [sp, #16]
 800d334:	465f      	mov	r7, fp
 800d336:	e792      	b.n	800d25e <_dtoa_r+0x41e>
 800d338:	9900      	ldr	r1, [sp, #0]
 800d33a:	4b50      	ldr	r3, [pc, #320]	; (800d47c <_dtoa_r+0x63c>)
 800d33c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d340:	4431      	add	r1, r6
 800d342:	9102      	str	r1, [sp, #8]
 800d344:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d346:	eeb0 9a47 	vmov.f32	s18, s14
 800d34a:	eef0 9a67 	vmov.f32	s19, s15
 800d34e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d352:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d356:	2900      	cmp	r1, #0
 800d358:	d044      	beq.n	800d3e4 <_dtoa_r+0x5a4>
 800d35a:	494e      	ldr	r1, [pc, #312]	; (800d494 <_dtoa_r+0x654>)
 800d35c:	2000      	movs	r0, #0
 800d35e:	f7f3 fa75 	bl	800084c <__aeabi_ddiv>
 800d362:	ec53 2b19 	vmov	r2, r3, d9
 800d366:	f7f2 ff8f 	bl	8000288 <__aeabi_dsub>
 800d36a:	9d00      	ldr	r5, [sp, #0]
 800d36c:	ec41 0b19 	vmov	d9, r0, r1
 800d370:	4649      	mov	r1, r9
 800d372:	4640      	mov	r0, r8
 800d374:	f7f3 fbf0 	bl	8000b58 <__aeabi_d2iz>
 800d378:	4606      	mov	r6, r0
 800d37a:	f7f3 f8d3 	bl	8000524 <__aeabi_i2d>
 800d37e:	4602      	mov	r2, r0
 800d380:	460b      	mov	r3, r1
 800d382:	4640      	mov	r0, r8
 800d384:	4649      	mov	r1, r9
 800d386:	f7f2 ff7f 	bl	8000288 <__aeabi_dsub>
 800d38a:	3630      	adds	r6, #48	; 0x30
 800d38c:	f805 6b01 	strb.w	r6, [r5], #1
 800d390:	ec53 2b19 	vmov	r2, r3, d9
 800d394:	4680      	mov	r8, r0
 800d396:	4689      	mov	r9, r1
 800d398:	f7f3 fba0 	bl	8000adc <__aeabi_dcmplt>
 800d39c:	2800      	cmp	r0, #0
 800d39e:	d164      	bne.n	800d46a <_dtoa_r+0x62a>
 800d3a0:	4642      	mov	r2, r8
 800d3a2:	464b      	mov	r3, r9
 800d3a4:	4937      	ldr	r1, [pc, #220]	; (800d484 <_dtoa_r+0x644>)
 800d3a6:	2000      	movs	r0, #0
 800d3a8:	f7f2 ff6e 	bl	8000288 <__aeabi_dsub>
 800d3ac:	ec53 2b19 	vmov	r2, r3, d9
 800d3b0:	f7f3 fb94 	bl	8000adc <__aeabi_dcmplt>
 800d3b4:	2800      	cmp	r0, #0
 800d3b6:	f040 80b6 	bne.w	800d526 <_dtoa_r+0x6e6>
 800d3ba:	9b02      	ldr	r3, [sp, #8]
 800d3bc:	429d      	cmp	r5, r3
 800d3be:	f43f af7c 	beq.w	800d2ba <_dtoa_r+0x47a>
 800d3c2:	4b31      	ldr	r3, [pc, #196]	; (800d488 <_dtoa_r+0x648>)
 800d3c4:	ec51 0b19 	vmov	r0, r1, d9
 800d3c8:	2200      	movs	r2, #0
 800d3ca:	f7f3 f915 	bl	80005f8 <__aeabi_dmul>
 800d3ce:	4b2e      	ldr	r3, [pc, #184]	; (800d488 <_dtoa_r+0x648>)
 800d3d0:	ec41 0b19 	vmov	d9, r0, r1
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	4640      	mov	r0, r8
 800d3d8:	4649      	mov	r1, r9
 800d3da:	f7f3 f90d 	bl	80005f8 <__aeabi_dmul>
 800d3de:	4680      	mov	r8, r0
 800d3e0:	4689      	mov	r9, r1
 800d3e2:	e7c5      	b.n	800d370 <_dtoa_r+0x530>
 800d3e4:	ec51 0b17 	vmov	r0, r1, d7
 800d3e8:	f7f3 f906 	bl	80005f8 <__aeabi_dmul>
 800d3ec:	9b02      	ldr	r3, [sp, #8]
 800d3ee:	9d00      	ldr	r5, [sp, #0]
 800d3f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800d3f2:	ec41 0b19 	vmov	d9, r0, r1
 800d3f6:	4649      	mov	r1, r9
 800d3f8:	4640      	mov	r0, r8
 800d3fa:	f7f3 fbad 	bl	8000b58 <__aeabi_d2iz>
 800d3fe:	4606      	mov	r6, r0
 800d400:	f7f3 f890 	bl	8000524 <__aeabi_i2d>
 800d404:	3630      	adds	r6, #48	; 0x30
 800d406:	4602      	mov	r2, r0
 800d408:	460b      	mov	r3, r1
 800d40a:	4640      	mov	r0, r8
 800d40c:	4649      	mov	r1, r9
 800d40e:	f7f2 ff3b 	bl	8000288 <__aeabi_dsub>
 800d412:	f805 6b01 	strb.w	r6, [r5], #1
 800d416:	9b02      	ldr	r3, [sp, #8]
 800d418:	429d      	cmp	r5, r3
 800d41a:	4680      	mov	r8, r0
 800d41c:	4689      	mov	r9, r1
 800d41e:	f04f 0200 	mov.w	r2, #0
 800d422:	d124      	bne.n	800d46e <_dtoa_r+0x62e>
 800d424:	4b1b      	ldr	r3, [pc, #108]	; (800d494 <_dtoa_r+0x654>)
 800d426:	ec51 0b19 	vmov	r0, r1, d9
 800d42a:	f7f2 ff2f 	bl	800028c <__adddf3>
 800d42e:	4602      	mov	r2, r0
 800d430:	460b      	mov	r3, r1
 800d432:	4640      	mov	r0, r8
 800d434:	4649      	mov	r1, r9
 800d436:	f7f3 fb6f 	bl	8000b18 <__aeabi_dcmpgt>
 800d43a:	2800      	cmp	r0, #0
 800d43c:	d173      	bne.n	800d526 <_dtoa_r+0x6e6>
 800d43e:	ec53 2b19 	vmov	r2, r3, d9
 800d442:	4914      	ldr	r1, [pc, #80]	; (800d494 <_dtoa_r+0x654>)
 800d444:	2000      	movs	r0, #0
 800d446:	f7f2 ff1f 	bl	8000288 <__aeabi_dsub>
 800d44a:	4602      	mov	r2, r0
 800d44c:	460b      	mov	r3, r1
 800d44e:	4640      	mov	r0, r8
 800d450:	4649      	mov	r1, r9
 800d452:	f7f3 fb43 	bl	8000adc <__aeabi_dcmplt>
 800d456:	2800      	cmp	r0, #0
 800d458:	f43f af2f 	beq.w	800d2ba <_dtoa_r+0x47a>
 800d45c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d45e:	1e6b      	subs	r3, r5, #1
 800d460:	930f      	str	r3, [sp, #60]	; 0x3c
 800d462:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d466:	2b30      	cmp	r3, #48	; 0x30
 800d468:	d0f8      	beq.n	800d45c <_dtoa_r+0x61c>
 800d46a:	46bb      	mov	fp, r7
 800d46c:	e04a      	b.n	800d504 <_dtoa_r+0x6c4>
 800d46e:	4b06      	ldr	r3, [pc, #24]	; (800d488 <_dtoa_r+0x648>)
 800d470:	f7f3 f8c2 	bl	80005f8 <__aeabi_dmul>
 800d474:	4680      	mov	r8, r0
 800d476:	4689      	mov	r9, r1
 800d478:	e7bd      	b.n	800d3f6 <_dtoa_r+0x5b6>
 800d47a:	bf00      	nop
 800d47c:	08011450 	.word	0x08011450
 800d480:	08011428 	.word	0x08011428
 800d484:	3ff00000 	.word	0x3ff00000
 800d488:	40240000 	.word	0x40240000
 800d48c:	401c0000 	.word	0x401c0000
 800d490:	40140000 	.word	0x40140000
 800d494:	3fe00000 	.word	0x3fe00000
 800d498:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d49c:	9d00      	ldr	r5, [sp, #0]
 800d49e:	4642      	mov	r2, r8
 800d4a0:	464b      	mov	r3, r9
 800d4a2:	4630      	mov	r0, r6
 800d4a4:	4639      	mov	r1, r7
 800d4a6:	f7f3 f9d1 	bl	800084c <__aeabi_ddiv>
 800d4aa:	f7f3 fb55 	bl	8000b58 <__aeabi_d2iz>
 800d4ae:	9001      	str	r0, [sp, #4]
 800d4b0:	f7f3 f838 	bl	8000524 <__aeabi_i2d>
 800d4b4:	4642      	mov	r2, r8
 800d4b6:	464b      	mov	r3, r9
 800d4b8:	f7f3 f89e 	bl	80005f8 <__aeabi_dmul>
 800d4bc:	4602      	mov	r2, r0
 800d4be:	460b      	mov	r3, r1
 800d4c0:	4630      	mov	r0, r6
 800d4c2:	4639      	mov	r1, r7
 800d4c4:	f7f2 fee0 	bl	8000288 <__aeabi_dsub>
 800d4c8:	9e01      	ldr	r6, [sp, #4]
 800d4ca:	9f04      	ldr	r7, [sp, #16]
 800d4cc:	3630      	adds	r6, #48	; 0x30
 800d4ce:	f805 6b01 	strb.w	r6, [r5], #1
 800d4d2:	9e00      	ldr	r6, [sp, #0]
 800d4d4:	1bae      	subs	r6, r5, r6
 800d4d6:	42b7      	cmp	r7, r6
 800d4d8:	4602      	mov	r2, r0
 800d4da:	460b      	mov	r3, r1
 800d4dc:	d134      	bne.n	800d548 <_dtoa_r+0x708>
 800d4de:	f7f2 fed5 	bl	800028c <__adddf3>
 800d4e2:	4642      	mov	r2, r8
 800d4e4:	464b      	mov	r3, r9
 800d4e6:	4606      	mov	r6, r0
 800d4e8:	460f      	mov	r7, r1
 800d4ea:	f7f3 fb15 	bl	8000b18 <__aeabi_dcmpgt>
 800d4ee:	b9c8      	cbnz	r0, 800d524 <_dtoa_r+0x6e4>
 800d4f0:	4642      	mov	r2, r8
 800d4f2:	464b      	mov	r3, r9
 800d4f4:	4630      	mov	r0, r6
 800d4f6:	4639      	mov	r1, r7
 800d4f8:	f7f3 fae6 	bl	8000ac8 <__aeabi_dcmpeq>
 800d4fc:	b110      	cbz	r0, 800d504 <_dtoa_r+0x6c4>
 800d4fe:	9b01      	ldr	r3, [sp, #4]
 800d500:	07db      	lsls	r3, r3, #31
 800d502:	d40f      	bmi.n	800d524 <_dtoa_r+0x6e4>
 800d504:	4651      	mov	r1, sl
 800d506:	4620      	mov	r0, r4
 800d508:	f000 fbcc 	bl	800dca4 <_Bfree>
 800d50c:	2300      	movs	r3, #0
 800d50e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d510:	702b      	strb	r3, [r5, #0]
 800d512:	f10b 0301 	add.w	r3, fp, #1
 800d516:	6013      	str	r3, [r2, #0]
 800d518:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	f43f ace2 	beq.w	800cee4 <_dtoa_r+0xa4>
 800d520:	601d      	str	r5, [r3, #0]
 800d522:	e4df      	b.n	800cee4 <_dtoa_r+0xa4>
 800d524:	465f      	mov	r7, fp
 800d526:	462b      	mov	r3, r5
 800d528:	461d      	mov	r5, r3
 800d52a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d52e:	2a39      	cmp	r2, #57	; 0x39
 800d530:	d106      	bne.n	800d540 <_dtoa_r+0x700>
 800d532:	9a00      	ldr	r2, [sp, #0]
 800d534:	429a      	cmp	r2, r3
 800d536:	d1f7      	bne.n	800d528 <_dtoa_r+0x6e8>
 800d538:	9900      	ldr	r1, [sp, #0]
 800d53a:	2230      	movs	r2, #48	; 0x30
 800d53c:	3701      	adds	r7, #1
 800d53e:	700a      	strb	r2, [r1, #0]
 800d540:	781a      	ldrb	r2, [r3, #0]
 800d542:	3201      	adds	r2, #1
 800d544:	701a      	strb	r2, [r3, #0]
 800d546:	e790      	b.n	800d46a <_dtoa_r+0x62a>
 800d548:	4ba3      	ldr	r3, [pc, #652]	; (800d7d8 <_dtoa_r+0x998>)
 800d54a:	2200      	movs	r2, #0
 800d54c:	f7f3 f854 	bl	80005f8 <__aeabi_dmul>
 800d550:	2200      	movs	r2, #0
 800d552:	2300      	movs	r3, #0
 800d554:	4606      	mov	r6, r0
 800d556:	460f      	mov	r7, r1
 800d558:	f7f3 fab6 	bl	8000ac8 <__aeabi_dcmpeq>
 800d55c:	2800      	cmp	r0, #0
 800d55e:	d09e      	beq.n	800d49e <_dtoa_r+0x65e>
 800d560:	e7d0      	b.n	800d504 <_dtoa_r+0x6c4>
 800d562:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d564:	2a00      	cmp	r2, #0
 800d566:	f000 80ca 	beq.w	800d6fe <_dtoa_r+0x8be>
 800d56a:	9a07      	ldr	r2, [sp, #28]
 800d56c:	2a01      	cmp	r2, #1
 800d56e:	f300 80ad 	bgt.w	800d6cc <_dtoa_r+0x88c>
 800d572:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d574:	2a00      	cmp	r2, #0
 800d576:	f000 80a5 	beq.w	800d6c4 <_dtoa_r+0x884>
 800d57a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d57e:	9e08      	ldr	r6, [sp, #32]
 800d580:	9d05      	ldr	r5, [sp, #20]
 800d582:	9a05      	ldr	r2, [sp, #20]
 800d584:	441a      	add	r2, r3
 800d586:	9205      	str	r2, [sp, #20]
 800d588:	9a06      	ldr	r2, [sp, #24]
 800d58a:	2101      	movs	r1, #1
 800d58c:	441a      	add	r2, r3
 800d58e:	4620      	mov	r0, r4
 800d590:	9206      	str	r2, [sp, #24]
 800d592:	f000 fc3d 	bl	800de10 <__i2b>
 800d596:	4607      	mov	r7, r0
 800d598:	b165      	cbz	r5, 800d5b4 <_dtoa_r+0x774>
 800d59a:	9b06      	ldr	r3, [sp, #24]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	dd09      	ble.n	800d5b4 <_dtoa_r+0x774>
 800d5a0:	42ab      	cmp	r3, r5
 800d5a2:	9a05      	ldr	r2, [sp, #20]
 800d5a4:	bfa8      	it	ge
 800d5a6:	462b      	movge	r3, r5
 800d5a8:	1ad2      	subs	r2, r2, r3
 800d5aa:	9205      	str	r2, [sp, #20]
 800d5ac:	9a06      	ldr	r2, [sp, #24]
 800d5ae:	1aed      	subs	r5, r5, r3
 800d5b0:	1ad3      	subs	r3, r2, r3
 800d5b2:	9306      	str	r3, [sp, #24]
 800d5b4:	9b08      	ldr	r3, [sp, #32]
 800d5b6:	b1f3      	cbz	r3, 800d5f6 <_dtoa_r+0x7b6>
 800d5b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	f000 80a3 	beq.w	800d706 <_dtoa_r+0x8c6>
 800d5c0:	2e00      	cmp	r6, #0
 800d5c2:	dd10      	ble.n	800d5e6 <_dtoa_r+0x7a6>
 800d5c4:	4639      	mov	r1, r7
 800d5c6:	4632      	mov	r2, r6
 800d5c8:	4620      	mov	r0, r4
 800d5ca:	f000 fce1 	bl	800df90 <__pow5mult>
 800d5ce:	4652      	mov	r2, sl
 800d5d0:	4601      	mov	r1, r0
 800d5d2:	4607      	mov	r7, r0
 800d5d4:	4620      	mov	r0, r4
 800d5d6:	f000 fc31 	bl	800de3c <__multiply>
 800d5da:	4651      	mov	r1, sl
 800d5dc:	4680      	mov	r8, r0
 800d5de:	4620      	mov	r0, r4
 800d5e0:	f000 fb60 	bl	800dca4 <_Bfree>
 800d5e4:	46c2      	mov	sl, r8
 800d5e6:	9b08      	ldr	r3, [sp, #32]
 800d5e8:	1b9a      	subs	r2, r3, r6
 800d5ea:	d004      	beq.n	800d5f6 <_dtoa_r+0x7b6>
 800d5ec:	4651      	mov	r1, sl
 800d5ee:	4620      	mov	r0, r4
 800d5f0:	f000 fcce 	bl	800df90 <__pow5mult>
 800d5f4:	4682      	mov	sl, r0
 800d5f6:	2101      	movs	r1, #1
 800d5f8:	4620      	mov	r0, r4
 800d5fa:	f000 fc09 	bl	800de10 <__i2b>
 800d5fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d600:	2b00      	cmp	r3, #0
 800d602:	4606      	mov	r6, r0
 800d604:	f340 8081 	ble.w	800d70a <_dtoa_r+0x8ca>
 800d608:	461a      	mov	r2, r3
 800d60a:	4601      	mov	r1, r0
 800d60c:	4620      	mov	r0, r4
 800d60e:	f000 fcbf 	bl	800df90 <__pow5mult>
 800d612:	9b07      	ldr	r3, [sp, #28]
 800d614:	2b01      	cmp	r3, #1
 800d616:	4606      	mov	r6, r0
 800d618:	dd7a      	ble.n	800d710 <_dtoa_r+0x8d0>
 800d61a:	f04f 0800 	mov.w	r8, #0
 800d61e:	6933      	ldr	r3, [r6, #16]
 800d620:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d624:	6918      	ldr	r0, [r3, #16]
 800d626:	f000 fba5 	bl	800dd74 <__hi0bits>
 800d62a:	f1c0 0020 	rsb	r0, r0, #32
 800d62e:	9b06      	ldr	r3, [sp, #24]
 800d630:	4418      	add	r0, r3
 800d632:	f010 001f 	ands.w	r0, r0, #31
 800d636:	f000 8094 	beq.w	800d762 <_dtoa_r+0x922>
 800d63a:	f1c0 0320 	rsb	r3, r0, #32
 800d63e:	2b04      	cmp	r3, #4
 800d640:	f340 8085 	ble.w	800d74e <_dtoa_r+0x90e>
 800d644:	9b05      	ldr	r3, [sp, #20]
 800d646:	f1c0 001c 	rsb	r0, r0, #28
 800d64a:	4403      	add	r3, r0
 800d64c:	9305      	str	r3, [sp, #20]
 800d64e:	9b06      	ldr	r3, [sp, #24]
 800d650:	4403      	add	r3, r0
 800d652:	4405      	add	r5, r0
 800d654:	9306      	str	r3, [sp, #24]
 800d656:	9b05      	ldr	r3, [sp, #20]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	dd05      	ble.n	800d668 <_dtoa_r+0x828>
 800d65c:	4651      	mov	r1, sl
 800d65e:	461a      	mov	r2, r3
 800d660:	4620      	mov	r0, r4
 800d662:	f000 fcef 	bl	800e044 <__lshift>
 800d666:	4682      	mov	sl, r0
 800d668:	9b06      	ldr	r3, [sp, #24]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	dd05      	ble.n	800d67a <_dtoa_r+0x83a>
 800d66e:	4631      	mov	r1, r6
 800d670:	461a      	mov	r2, r3
 800d672:	4620      	mov	r0, r4
 800d674:	f000 fce6 	bl	800e044 <__lshift>
 800d678:	4606      	mov	r6, r0
 800d67a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d072      	beq.n	800d766 <_dtoa_r+0x926>
 800d680:	4631      	mov	r1, r6
 800d682:	4650      	mov	r0, sl
 800d684:	f000 fd4a 	bl	800e11c <__mcmp>
 800d688:	2800      	cmp	r0, #0
 800d68a:	da6c      	bge.n	800d766 <_dtoa_r+0x926>
 800d68c:	2300      	movs	r3, #0
 800d68e:	4651      	mov	r1, sl
 800d690:	220a      	movs	r2, #10
 800d692:	4620      	mov	r0, r4
 800d694:	f000 fb28 	bl	800dce8 <__multadd>
 800d698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d69a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d69e:	4682      	mov	sl, r0
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	f000 81b0 	beq.w	800da06 <_dtoa_r+0xbc6>
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	4639      	mov	r1, r7
 800d6aa:	220a      	movs	r2, #10
 800d6ac:	4620      	mov	r0, r4
 800d6ae:	f000 fb1b 	bl	800dce8 <__multadd>
 800d6b2:	9b01      	ldr	r3, [sp, #4]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	4607      	mov	r7, r0
 800d6b8:	f300 8096 	bgt.w	800d7e8 <_dtoa_r+0x9a8>
 800d6bc:	9b07      	ldr	r3, [sp, #28]
 800d6be:	2b02      	cmp	r3, #2
 800d6c0:	dc59      	bgt.n	800d776 <_dtoa_r+0x936>
 800d6c2:	e091      	b.n	800d7e8 <_dtoa_r+0x9a8>
 800d6c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d6c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d6ca:	e758      	b.n	800d57e <_dtoa_r+0x73e>
 800d6cc:	9b04      	ldr	r3, [sp, #16]
 800d6ce:	1e5e      	subs	r6, r3, #1
 800d6d0:	9b08      	ldr	r3, [sp, #32]
 800d6d2:	42b3      	cmp	r3, r6
 800d6d4:	bfbf      	itttt	lt
 800d6d6:	9b08      	ldrlt	r3, [sp, #32]
 800d6d8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800d6da:	9608      	strlt	r6, [sp, #32]
 800d6dc:	1af3      	sublt	r3, r6, r3
 800d6de:	bfb4      	ite	lt
 800d6e0:	18d2      	addlt	r2, r2, r3
 800d6e2:	1b9e      	subge	r6, r3, r6
 800d6e4:	9b04      	ldr	r3, [sp, #16]
 800d6e6:	bfbc      	itt	lt
 800d6e8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800d6ea:	2600      	movlt	r6, #0
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	bfb7      	itett	lt
 800d6f0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800d6f4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800d6f8:	1a9d      	sublt	r5, r3, r2
 800d6fa:	2300      	movlt	r3, #0
 800d6fc:	e741      	b.n	800d582 <_dtoa_r+0x742>
 800d6fe:	9e08      	ldr	r6, [sp, #32]
 800d700:	9d05      	ldr	r5, [sp, #20]
 800d702:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d704:	e748      	b.n	800d598 <_dtoa_r+0x758>
 800d706:	9a08      	ldr	r2, [sp, #32]
 800d708:	e770      	b.n	800d5ec <_dtoa_r+0x7ac>
 800d70a:	9b07      	ldr	r3, [sp, #28]
 800d70c:	2b01      	cmp	r3, #1
 800d70e:	dc19      	bgt.n	800d744 <_dtoa_r+0x904>
 800d710:	9b02      	ldr	r3, [sp, #8]
 800d712:	b9bb      	cbnz	r3, 800d744 <_dtoa_r+0x904>
 800d714:	9b03      	ldr	r3, [sp, #12]
 800d716:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d71a:	b99b      	cbnz	r3, 800d744 <_dtoa_r+0x904>
 800d71c:	9b03      	ldr	r3, [sp, #12]
 800d71e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d722:	0d1b      	lsrs	r3, r3, #20
 800d724:	051b      	lsls	r3, r3, #20
 800d726:	b183      	cbz	r3, 800d74a <_dtoa_r+0x90a>
 800d728:	9b05      	ldr	r3, [sp, #20]
 800d72a:	3301      	adds	r3, #1
 800d72c:	9305      	str	r3, [sp, #20]
 800d72e:	9b06      	ldr	r3, [sp, #24]
 800d730:	3301      	adds	r3, #1
 800d732:	9306      	str	r3, [sp, #24]
 800d734:	f04f 0801 	mov.w	r8, #1
 800d738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	f47f af6f 	bne.w	800d61e <_dtoa_r+0x7de>
 800d740:	2001      	movs	r0, #1
 800d742:	e774      	b.n	800d62e <_dtoa_r+0x7ee>
 800d744:	f04f 0800 	mov.w	r8, #0
 800d748:	e7f6      	b.n	800d738 <_dtoa_r+0x8f8>
 800d74a:	4698      	mov	r8, r3
 800d74c:	e7f4      	b.n	800d738 <_dtoa_r+0x8f8>
 800d74e:	d082      	beq.n	800d656 <_dtoa_r+0x816>
 800d750:	9a05      	ldr	r2, [sp, #20]
 800d752:	331c      	adds	r3, #28
 800d754:	441a      	add	r2, r3
 800d756:	9205      	str	r2, [sp, #20]
 800d758:	9a06      	ldr	r2, [sp, #24]
 800d75a:	441a      	add	r2, r3
 800d75c:	441d      	add	r5, r3
 800d75e:	9206      	str	r2, [sp, #24]
 800d760:	e779      	b.n	800d656 <_dtoa_r+0x816>
 800d762:	4603      	mov	r3, r0
 800d764:	e7f4      	b.n	800d750 <_dtoa_r+0x910>
 800d766:	9b04      	ldr	r3, [sp, #16]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	dc37      	bgt.n	800d7dc <_dtoa_r+0x99c>
 800d76c:	9b07      	ldr	r3, [sp, #28]
 800d76e:	2b02      	cmp	r3, #2
 800d770:	dd34      	ble.n	800d7dc <_dtoa_r+0x99c>
 800d772:	9b04      	ldr	r3, [sp, #16]
 800d774:	9301      	str	r3, [sp, #4]
 800d776:	9b01      	ldr	r3, [sp, #4]
 800d778:	b963      	cbnz	r3, 800d794 <_dtoa_r+0x954>
 800d77a:	4631      	mov	r1, r6
 800d77c:	2205      	movs	r2, #5
 800d77e:	4620      	mov	r0, r4
 800d780:	f000 fab2 	bl	800dce8 <__multadd>
 800d784:	4601      	mov	r1, r0
 800d786:	4606      	mov	r6, r0
 800d788:	4650      	mov	r0, sl
 800d78a:	f000 fcc7 	bl	800e11c <__mcmp>
 800d78e:	2800      	cmp	r0, #0
 800d790:	f73f adbb 	bgt.w	800d30a <_dtoa_r+0x4ca>
 800d794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d796:	9d00      	ldr	r5, [sp, #0]
 800d798:	ea6f 0b03 	mvn.w	fp, r3
 800d79c:	f04f 0800 	mov.w	r8, #0
 800d7a0:	4631      	mov	r1, r6
 800d7a2:	4620      	mov	r0, r4
 800d7a4:	f000 fa7e 	bl	800dca4 <_Bfree>
 800d7a8:	2f00      	cmp	r7, #0
 800d7aa:	f43f aeab 	beq.w	800d504 <_dtoa_r+0x6c4>
 800d7ae:	f1b8 0f00 	cmp.w	r8, #0
 800d7b2:	d005      	beq.n	800d7c0 <_dtoa_r+0x980>
 800d7b4:	45b8      	cmp	r8, r7
 800d7b6:	d003      	beq.n	800d7c0 <_dtoa_r+0x980>
 800d7b8:	4641      	mov	r1, r8
 800d7ba:	4620      	mov	r0, r4
 800d7bc:	f000 fa72 	bl	800dca4 <_Bfree>
 800d7c0:	4639      	mov	r1, r7
 800d7c2:	4620      	mov	r0, r4
 800d7c4:	f000 fa6e 	bl	800dca4 <_Bfree>
 800d7c8:	e69c      	b.n	800d504 <_dtoa_r+0x6c4>
 800d7ca:	2600      	movs	r6, #0
 800d7cc:	4637      	mov	r7, r6
 800d7ce:	e7e1      	b.n	800d794 <_dtoa_r+0x954>
 800d7d0:	46bb      	mov	fp, r7
 800d7d2:	4637      	mov	r7, r6
 800d7d4:	e599      	b.n	800d30a <_dtoa_r+0x4ca>
 800d7d6:	bf00      	nop
 800d7d8:	40240000 	.word	0x40240000
 800d7dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	f000 80c8 	beq.w	800d974 <_dtoa_r+0xb34>
 800d7e4:	9b04      	ldr	r3, [sp, #16]
 800d7e6:	9301      	str	r3, [sp, #4]
 800d7e8:	2d00      	cmp	r5, #0
 800d7ea:	dd05      	ble.n	800d7f8 <_dtoa_r+0x9b8>
 800d7ec:	4639      	mov	r1, r7
 800d7ee:	462a      	mov	r2, r5
 800d7f0:	4620      	mov	r0, r4
 800d7f2:	f000 fc27 	bl	800e044 <__lshift>
 800d7f6:	4607      	mov	r7, r0
 800d7f8:	f1b8 0f00 	cmp.w	r8, #0
 800d7fc:	d05b      	beq.n	800d8b6 <_dtoa_r+0xa76>
 800d7fe:	6879      	ldr	r1, [r7, #4]
 800d800:	4620      	mov	r0, r4
 800d802:	f000 fa0f 	bl	800dc24 <_Balloc>
 800d806:	4605      	mov	r5, r0
 800d808:	b928      	cbnz	r0, 800d816 <_dtoa_r+0x9d6>
 800d80a:	4b83      	ldr	r3, [pc, #524]	; (800da18 <_dtoa_r+0xbd8>)
 800d80c:	4602      	mov	r2, r0
 800d80e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800d812:	f7ff bb2e 	b.w	800ce72 <_dtoa_r+0x32>
 800d816:	693a      	ldr	r2, [r7, #16]
 800d818:	3202      	adds	r2, #2
 800d81a:	0092      	lsls	r2, r2, #2
 800d81c:	f107 010c 	add.w	r1, r7, #12
 800d820:	300c      	adds	r0, #12
 800d822:	f7ff fa74 	bl	800cd0e <memcpy>
 800d826:	2201      	movs	r2, #1
 800d828:	4629      	mov	r1, r5
 800d82a:	4620      	mov	r0, r4
 800d82c:	f000 fc0a 	bl	800e044 <__lshift>
 800d830:	9b00      	ldr	r3, [sp, #0]
 800d832:	3301      	adds	r3, #1
 800d834:	9304      	str	r3, [sp, #16]
 800d836:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d83a:	4413      	add	r3, r2
 800d83c:	9308      	str	r3, [sp, #32]
 800d83e:	9b02      	ldr	r3, [sp, #8]
 800d840:	f003 0301 	and.w	r3, r3, #1
 800d844:	46b8      	mov	r8, r7
 800d846:	9306      	str	r3, [sp, #24]
 800d848:	4607      	mov	r7, r0
 800d84a:	9b04      	ldr	r3, [sp, #16]
 800d84c:	4631      	mov	r1, r6
 800d84e:	3b01      	subs	r3, #1
 800d850:	4650      	mov	r0, sl
 800d852:	9301      	str	r3, [sp, #4]
 800d854:	f7ff fa69 	bl	800cd2a <quorem>
 800d858:	4641      	mov	r1, r8
 800d85a:	9002      	str	r0, [sp, #8]
 800d85c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d860:	4650      	mov	r0, sl
 800d862:	f000 fc5b 	bl	800e11c <__mcmp>
 800d866:	463a      	mov	r2, r7
 800d868:	9005      	str	r0, [sp, #20]
 800d86a:	4631      	mov	r1, r6
 800d86c:	4620      	mov	r0, r4
 800d86e:	f000 fc71 	bl	800e154 <__mdiff>
 800d872:	68c2      	ldr	r2, [r0, #12]
 800d874:	4605      	mov	r5, r0
 800d876:	bb02      	cbnz	r2, 800d8ba <_dtoa_r+0xa7a>
 800d878:	4601      	mov	r1, r0
 800d87a:	4650      	mov	r0, sl
 800d87c:	f000 fc4e 	bl	800e11c <__mcmp>
 800d880:	4602      	mov	r2, r0
 800d882:	4629      	mov	r1, r5
 800d884:	4620      	mov	r0, r4
 800d886:	9209      	str	r2, [sp, #36]	; 0x24
 800d888:	f000 fa0c 	bl	800dca4 <_Bfree>
 800d88c:	9b07      	ldr	r3, [sp, #28]
 800d88e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d890:	9d04      	ldr	r5, [sp, #16]
 800d892:	ea43 0102 	orr.w	r1, r3, r2
 800d896:	9b06      	ldr	r3, [sp, #24]
 800d898:	4319      	orrs	r1, r3
 800d89a:	d110      	bne.n	800d8be <_dtoa_r+0xa7e>
 800d89c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d8a0:	d029      	beq.n	800d8f6 <_dtoa_r+0xab6>
 800d8a2:	9b05      	ldr	r3, [sp, #20]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	dd02      	ble.n	800d8ae <_dtoa_r+0xa6e>
 800d8a8:	9b02      	ldr	r3, [sp, #8]
 800d8aa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800d8ae:	9b01      	ldr	r3, [sp, #4]
 800d8b0:	f883 9000 	strb.w	r9, [r3]
 800d8b4:	e774      	b.n	800d7a0 <_dtoa_r+0x960>
 800d8b6:	4638      	mov	r0, r7
 800d8b8:	e7ba      	b.n	800d830 <_dtoa_r+0x9f0>
 800d8ba:	2201      	movs	r2, #1
 800d8bc:	e7e1      	b.n	800d882 <_dtoa_r+0xa42>
 800d8be:	9b05      	ldr	r3, [sp, #20]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	db04      	blt.n	800d8ce <_dtoa_r+0xa8e>
 800d8c4:	9907      	ldr	r1, [sp, #28]
 800d8c6:	430b      	orrs	r3, r1
 800d8c8:	9906      	ldr	r1, [sp, #24]
 800d8ca:	430b      	orrs	r3, r1
 800d8cc:	d120      	bne.n	800d910 <_dtoa_r+0xad0>
 800d8ce:	2a00      	cmp	r2, #0
 800d8d0:	dded      	ble.n	800d8ae <_dtoa_r+0xa6e>
 800d8d2:	4651      	mov	r1, sl
 800d8d4:	2201      	movs	r2, #1
 800d8d6:	4620      	mov	r0, r4
 800d8d8:	f000 fbb4 	bl	800e044 <__lshift>
 800d8dc:	4631      	mov	r1, r6
 800d8de:	4682      	mov	sl, r0
 800d8e0:	f000 fc1c 	bl	800e11c <__mcmp>
 800d8e4:	2800      	cmp	r0, #0
 800d8e6:	dc03      	bgt.n	800d8f0 <_dtoa_r+0xab0>
 800d8e8:	d1e1      	bne.n	800d8ae <_dtoa_r+0xa6e>
 800d8ea:	f019 0f01 	tst.w	r9, #1
 800d8ee:	d0de      	beq.n	800d8ae <_dtoa_r+0xa6e>
 800d8f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d8f4:	d1d8      	bne.n	800d8a8 <_dtoa_r+0xa68>
 800d8f6:	9a01      	ldr	r2, [sp, #4]
 800d8f8:	2339      	movs	r3, #57	; 0x39
 800d8fa:	7013      	strb	r3, [r2, #0]
 800d8fc:	462b      	mov	r3, r5
 800d8fe:	461d      	mov	r5, r3
 800d900:	3b01      	subs	r3, #1
 800d902:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d906:	2a39      	cmp	r2, #57	; 0x39
 800d908:	d06c      	beq.n	800d9e4 <_dtoa_r+0xba4>
 800d90a:	3201      	adds	r2, #1
 800d90c:	701a      	strb	r2, [r3, #0]
 800d90e:	e747      	b.n	800d7a0 <_dtoa_r+0x960>
 800d910:	2a00      	cmp	r2, #0
 800d912:	dd07      	ble.n	800d924 <_dtoa_r+0xae4>
 800d914:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d918:	d0ed      	beq.n	800d8f6 <_dtoa_r+0xab6>
 800d91a:	9a01      	ldr	r2, [sp, #4]
 800d91c:	f109 0301 	add.w	r3, r9, #1
 800d920:	7013      	strb	r3, [r2, #0]
 800d922:	e73d      	b.n	800d7a0 <_dtoa_r+0x960>
 800d924:	9b04      	ldr	r3, [sp, #16]
 800d926:	9a08      	ldr	r2, [sp, #32]
 800d928:	f803 9c01 	strb.w	r9, [r3, #-1]
 800d92c:	4293      	cmp	r3, r2
 800d92e:	d043      	beq.n	800d9b8 <_dtoa_r+0xb78>
 800d930:	4651      	mov	r1, sl
 800d932:	2300      	movs	r3, #0
 800d934:	220a      	movs	r2, #10
 800d936:	4620      	mov	r0, r4
 800d938:	f000 f9d6 	bl	800dce8 <__multadd>
 800d93c:	45b8      	cmp	r8, r7
 800d93e:	4682      	mov	sl, r0
 800d940:	f04f 0300 	mov.w	r3, #0
 800d944:	f04f 020a 	mov.w	r2, #10
 800d948:	4641      	mov	r1, r8
 800d94a:	4620      	mov	r0, r4
 800d94c:	d107      	bne.n	800d95e <_dtoa_r+0xb1e>
 800d94e:	f000 f9cb 	bl	800dce8 <__multadd>
 800d952:	4680      	mov	r8, r0
 800d954:	4607      	mov	r7, r0
 800d956:	9b04      	ldr	r3, [sp, #16]
 800d958:	3301      	adds	r3, #1
 800d95a:	9304      	str	r3, [sp, #16]
 800d95c:	e775      	b.n	800d84a <_dtoa_r+0xa0a>
 800d95e:	f000 f9c3 	bl	800dce8 <__multadd>
 800d962:	4639      	mov	r1, r7
 800d964:	4680      	mov	r8, r0
 800d966:	2300      	movs	r3, #0
 800d968:	220a      	movs	r2, #10
 800d96a:	4620      	mov	r0, r4
 800d96c:	f000 f9bc 	bl	800dce8 <__multadd>
 800d970:	4607      	mov	r7, r0
 800d972:	e7f0      	b.n	800d956 <_dtoa_r+0xb16>
 800d974:	9b04      	ldr	r3, [sp, #16]
 800d976:	9301      	str	r3, [sp, #4]
 800d978:	9d00      	ldr	r5, [sp, #0]
 800d97a:	4631      	mov	r1, r6
 800d97c:	4650      	mov	r0, sl
 800d97e:	f7ff f9d4 	bl	800cd2a <quorem>
 800d982:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d986:	9b00      	ldr	r3, [sp, #0]
 800d988:	f805 9b01 	strb.w	r9, [r5], #1
 800d98c:	1aea      	subs	r2, r5, r3
 800d98e:	9b01      	ldr	r3, [sp, #4]
 800d990:	4293      	cmp	r3, r2
 800d992:	dd07      	ble.n	800d9a4 <_dtoa_r+0xb64>
 800d994:	4651      	mov	r1, sl
 800d996:	2300      	movs	r3, #0
 800d998:	220a      	movs	r2, #10
 800d99a:	4620      	mov	r0, r4
 800d99c:	f000 f9a4 	bl	800dce8 <__multadd>
 800d9a0:	4682      	mov	sl, r0
 800d9a2:	e7ea      	b.n	800d97a <_dtoa_r+0xb3a>
 800d9a4:	9b01      	ldr	r3, [sp, #4]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	bfc8      	it	gt
 800d9aa:	461d      	movgt	r5, r3
 800d9ac:	9b00      	ldr	r3, [sp, #0]
 800d9ae:	bfd8      	it	le
 800d9b0:	2501      	movle	r5, #1
 800d9b2:	441d      	add	r5, r3
 800d9b4:	f04f 0800 	mov.w	r8, #0
 800d9b8:	4651      	mov	r1, sl
 800d9ba:	2201      	movs	r2, #1
 800d9bc:	4620      	mov	r0, r4
 800d9be:	f000 fb41 	bl	800e044 <__lshift>
 800d9c2:	4631      	mov	r1, r6
 800d9c4:	4682      	mov	sl, r0
 800d9c6:	f000 fba9 	bl	800e11c <__mcmp>
 800d9ca:	2800      	cmp	r0, #0
 800d9cc:	dc96      	bgt.n	800d8fc <_dtoa_r+0xabc>
 800d9ce:	d102      	bne.n	800d9d6 <_dtoa_r+0xb96>
 800d9d0:	f019 0f01 	tst.w	r9, #1
 800d9d4:	d192      	bne.n	800d8fc <_dtoa_r+0xabc>
 800d9d6:	462b      	mov	r3, r5
 800d9d8:	461d      	mov	r5, r3
 800d9da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d9de:	2a30      	cmp	r2, #48	; 0x30
 800d9e0:	d0fa      	beq.n	800d9d8 <_dtoa_r+0xb98>
 800d9e2:	e6dd      	b.n	800d7a0 <_dtoa_r+0x960>
 800d9e4:	9a00      	ldr	r2, [sp, #0]
 800d9e6:	429a      	cmp	r2, r3
 800d9e8:	d189      	bne.n	800d8fe <_dtoa_r+0xabe>
 800d9ea:	f10b 0b01 	add.w	fp, fp, #1
 800d9ee:	2331      	movs	r3, #49	; 0x31
 800d9f0:	e796      	b.n	800d920 <_dtoa_r+0xae0>
 800d9f2:	4b0a      	ldr	r3, [pc, #40]	; (800da1c <_dtoa_r+0xbdc>)
 800d9f4:	f7ff ba99 	b.w	800cf2a <_dtoa_r+0xea>
 800d9f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	f47f aa6d 	bne.w	800ceda <_dtoa_r+0x9a>
 800da00:	4b07      	ldr	r3, [pc, #28]	; (800da20 <_dtoa_r+0xbe0>)
 800da02:	f7ff ba92 	b.w	800cf2a <_dtoa_r+0xea>
 800da06:	9b01      	ldr	r3, [sp, #4]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	dcb5      	bgt.n	800d978 <_dtoa_r+0xb38>
 800da0c:	9b07      	ldr	r3, [sp, #28]
 800da0e:	2b02      	cmp	r3, #2
 800da10:	f73f aeb1 	bgt.w	800d776 <_dtoa_r+0x936>
 800da14:	e7b0      	b.n	800d978 <_dtoa_r+0xb38>
 800da16:	bf00      	nop
 800da18:	080113b8 	.word	0x080113b8
 800da1c:	08011318 	.word	0x08011318
 800da20:	0801133c 	.word	0x0801133c

0800da24 <_free_r>:
 800da24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800da26:	2900      	cmp	r1, #0
 800da28:	d044      	beq.n	800dab4 <_free_r+0x90>
 800da2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da2e:	9001      	str	r0, [sp, #4]
 800da30:	2b00      	cmp	r3, #0
 800da32:	f1a1 0404 	sub.w	r4, r1, #4
 800da36:	bfb8      	it	lt
 800da38:	18e4      	addlt	r4, r4, r3
 800da3a:	f000 f8e7 	bl	800dc0c <__malloc_lock>
 800da3e:	4a1e      	ldr	r2, [pc, #120]	; (800dab8 <_free_r+0x94>)
 800da40:	9801      	ldr	r0, [sp, #4]
 800da42:	6813      	ldr	r3, [r2, #0]
 800da44:	b933      	cbnz	r3, 800da54 <_free_r+0x30>
 800da46:	6063      	str	r3, [r4, #4]
 800da48:	6014      	str	r4, [r2, #0]
 800da4a:	b003      	add	sp, #12
 800da4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800da50:	f000 b8e2 	b.w	800dc18 <__malloc_unlock>
 800da54:	42a3      	cmp	r3, r4
 800da56:	d908      	bls.n	800da6a <_free_r+0x46>
 800da58:	6825      	ldr	r5, [r4, #0]
 800da5a:	1961      	adds	r1, r4, r5
 800da5c:	428b      	cmp	r3, r1
 800da5e:	bf01      	itttt	eq
 800da60:	6819      	ldreq	r1, [r3, #0]
 800da62:	685b      	ldreq	r3, [r3, #4]
 800da64:	1949      	addeq	r1, r1, r5
 800da66:	6021      	streq	r1, [r4, #0]
 800da68:	e7ed      	b.n	800da46 <_free_r+0x22>
 800da6a:	461a      	mov	r2, r3
 800da6c:	685b      	ldr	r3, [r3, #4]
 800da6e:	b10b      	cbz	r3, 800da74 <_free_r+0x50>
 800da70:	42a3      	cmp	r3, r4
 800da72:	d9fa      	bls.n	800da6a <_free_r+0x46>
 800da74:	6811      	ldr	r1, [r2, #0]
 800da76:	1855      	adds	r5, r2, r1
 800da78:	42a5      	cmp	r5, r4
 800da7a:	d10b      	bne.n	800da94 <_free_r+0x70>
 800da7c:	6824      	ldr	r4, [r4, #0]
 800da7e:	4421      	add	r1, r4
 800da80:	1854      	adds	r4, r2, r1
 800da82:	42a3      	cmp	r3, r4
 800da84:	6011      	str	r1, [r2, #0]
 800da86:	d1e0      	bne.n	800da4a <_free_r+0x26>
 800da88:	681c      	ldr	r4, [r3, #0]
 800da8a:	685b      	ldr	r3, [r3, #4]
 800da8c:	6053      	str	r3, [r2, #4]
 800da8e:	440c      	add	r4, r1
 800da90:	6014      	str	r4, [r2, #0]
 800da92:	e7da      	b.n	800da4a <_free_r+0x26>
 800da94:	d902      	bls.n	800da9c <_free_r+0x78>
 800da96:	230c      	movs	r3, #12
 800da98:	6003      	str	r3, [r0, #0]
 800da9a:	e7d6      	b.n	800da4a <_free_r+0x26>
 800da9c:	6825      	ldr	r5, [r4, #0]
 800da9e:	1961      	adds	r1, r4, r5
 800daa0:	428b      	cmp	r3, r1
 800daa2:	bf04      	itt	eq
 800daa4:	6819      	ldreq	r1, [r3, #0]
 800daa6:	685b      	ldreq	r3, [r3, #4]
 800daa8:	6063      	str	r3, [r4, #4]
 800daaa:	bf04      	itt	eq
 800daac:	1949      	addeq	r1, r1, r5
 800daae:	6021      	streq	r1, [r4, #0]
 800dab0:	6054      	str	r4, [r2, #4]
 800dab2:	e7ca      	b.n	800da4a <_free_r+0x26>
 800dab4:	b003      	add	sp, #12
 800dab6:	bd30      	pop	{r4, r5, pc}
 800dab8:	200051a4 	.word	0x200051a4

0800dabc <malloc>:
 800dabc:	4b02      	ldr	r3, [pc, #8]	; (800dac8 <malloc+0xc>)
 800dabe:	4601      	mov	r1, r0
 800dac0:	6818      	ldr	r0, [r3, #0]
 800dac2:	f000 b823 	b.w	800db0c <_malloc_r>
 800dac6:	bf00      	nop
 800dac8:	20000074 	.word	0x20000074

0800dacc <sbrk_aligned>:
 800dacc:	b570      	push	{r4, r5, r6, lr}
 800dace:	4e0e      	ldr	r6, [pc, #56]	; (800db08 <sbrk_aligned+0x3c>)
 800dad0:	460c      	mov	r4, r1
 800dad2:	6831      	ldr	r1, [r6, #0]
 800dad4:	4605      	mov	r5, r0
 800dad6:	b911      	cbnz	r1, 800dade <sbrk_aligned+0x12>
 800dad8:	f000 fe40 	bl	800e75c <_sbrk_r>
 800dadc:	6030      	str	r0, [r6, #0]
 800dade:	4621      	mov	r1, r4
 800dae0:	4628      	mov	r0, r5
 800dae2:	f000 fe3b 	bl	800e75c <_sbrk_r>
 800dae6:	1c43      	adds	r3, r0, #1
 800dae8:	d00a      	beq.n	800db00 <sbrk_aligned+0x34>
 800daea:	1cc4      	adds	r4, r0, #3
 800daec:	f024 0403 	bic.w	r4, r4, #3
 800daf0:	42a0      	cmp	r0, r4
 800daf2:	d007      	beq.n	800db04 <sbrk_aligned+0x38>
 800daf4:	1a21      	subs	r1, r4, r0
 800daf6:	4628      	mov	r0, r5
 800daf8:	f000 fe30 	bl	800e75c <_sbrk_r>
 800dafc:	3001      	adds	r0, #1
 800dafe:	d101      	bne.n	800db04 <sbrk_aligned+0x38>
 800db00:	f04f 34ff 	mov.w	r4, #4294967295
 800db04:	4620      	mov	r0, r4
 800db06:	bd70      	pop	{r4, r5, r6, pc}
 800db08:	200051a8 	.word	0x200051a8

0800db0c <_malloc_r>:
 800db0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db10:	1ccd      	adds	r5, r1, #3
 800db12:	f025 0503 	bic.w	r5, r5, #3
 800db16:	3508      	adds	r5, #8
 800db18:	2d0c      	cmp	r5, #12
 800db1a:	bf38      	it	cc
 800db1c:	250c      	movcc	r5, #12
 800db1e:	2d00      	cmp	r5, #0
 800db20:	4607      	mov	r7, r0
 800db22:	db01      	blt.n	800db28 <_malloc_r+0x1c>
 800db24:	42a9      	cmp	r1, r5
 800db26:	d905      	bls.n	800db34 <_malloc_r+0x28>
 800db28:	230c      	movs	r3, #12
 800db2a:	603b      	str	r3, [r7, #0]
 800db2c:	2600      	movs	r6, #0
 800db2e:	4630      	mov	r0, r6
 800db30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db34:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800dc08 <_malloc_r+0xfc>
 800db38:	f000 f868 	bl	800dc0c <__malloc_lock>
 800db3c:	f8d8 3000 	ldr.w	r3, [r8]
 800db40:	461c      	mov	r4, r3
 800db42:	bb5c      	cbnz	r4, 800db9c <_malloc_r+0x90>
 800db44:	4629      	mov	r1, r5
 800db46:	4638      	mov	r0, r7
 800db48:	f7ff ffc0 	bl	800dacc <sbrk_aligned>
 800db4c:	1c43      	adds	r3, r0, #1
 800db4e:	4604      	mov	r4, r0
 800db50:	d155      	bne.n	800dbfe <_malloc_r+0xf2>
 800db52:	f8d8 4000 	ldr.w	r4, [r8]
 800db56:	4626      	mov	r6, r4
 800db58:	2e00      	cmp	r6, #0
 800db5a:	d145      	bne.n	800dbe8 <_malloc_r+0xdc>
 800db5c:	2c00      	cmp	r4, #0
 800db5e:	d048      	beq.n	800dbf2 <_malloc_r+0xe6>
 800db60:	6823      	ldr	r3, [r4, #0]
 800db62:	4631      	mov	r1, r6
 800db64:	4638      	mov	r0, r7
 800db66:	eb04 0903 	add.w	r9, r4, r3
 800db6a:	f000 fdf7 	bl	800e75c <_sbrk_r>
 800db6e:	4581      	cmp	r9, r0
 800db70:	d13f      	bne.n	800dbf2 <_malloc_r+0xe6>
 800db72:	6821      	ldr	r1, [r4, #0]
 800db74:	1a6d      	subs	r5, r5, r1
 800db76:	4629      	mov	r1, r5
 800db78:	4638      	mov	r0, r7
 800db7a:	f7ff ffa7 	bl	800dacc <sbrk_aligned>
 800db7e:	3001      	adds	r0, #1
 800db80:	d037      	beq.n	800dbf2 <_malloc_r+0xe6>
 800db82:	6823      	ldr	r3, [r4, #0]
 800db84:	442b      	add	r3, r5
 800db86:	6023      	str	r3, [r4, #0]
 800db88:	f8d8 3000 	ldr.w	r3, [r8]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d038      	beq.n	800dc02 <_malloc_r+0xf6>
 800db90:	685a      	ldr	r2, [r3, #4]
 800db92:	42a2      	cmp	r2, r4
 800db94:	d12b      	bne.n	800dbee <_malloc_r+0xe2>
 800db96:	2200      	movs	r2, #0
 800db98:	605a      	str	r2, [r3, #4]
 800db9a:	e00f      	b.n	800dbbc <_malloc_r+0xb0>
 800db9c:	6822      	ldr	r2, [r4, #0]
 800db9e:	1b52      	subs	r2, r2, r5
 800dba0:	d41f      	bmi.n	800dbe2 <_malloc_r+0xd6>
 800dba2:	2a0b      	cmp	r2, #11
 800dba4:	d917      	bls.n	800dbd6 <_malloc_r+0xca>
 800dba6:	1961      	adds	r1, r4, r5
 800dba8:	42a3      	cmp	r3, r4
 800dbaa:	6025      	str	r5, [r4, #0]
 800dbac:	bf18      	it	ne
 800dbae:	6059      	strne	r1, [r3, #4]
 800dbb0:	6863      	ldr	r3, [r4, #4]
 800dbb2:	bf08      	it	eq
 800dbb4:	f8c8 1000 	streq.w	r1, [r8]
 800dbb8:	5162      	str	r2, [r4, r5]
 800dbba:	604b      	str	r3, [r1, #4]
 800dbbc:	4638      	mov	r0, r7
 800dbbe:	f104 060b 	add.w	r6, r4, #11
 800dbc2:	f000 f829 	bl	800dc18 <__malloc_unlock>
 800dbc6:	f026 0607 	bic.w	r6, r6, #7
 800dbca:	1d23      	adds	r3, r4, #4
 800dbcc:	1af2      	subs	r2, r6, r3
 800dbce:	d0ae      	beq.n	800db2e <_malloc_r+0x22>
 800dbd0:	1b9b      	subs	r3, r3, r6
 800dbd2:	50a3      	str	r3, [r4, r2]
 800dbd4:	e7ab      	b.n	800db2e <_malloc_r+0x22>
 800dbd6:	42a3      	cmp	r3, r4
 800dbd8:	6862      	ldr	r2, [r4, #4]
 800dbda:	d1dd      	bne.n	800db98 <_malloc_r+0x8c>
 800dbdc:	f8c8 2000 	str.w	r2, [r8]
 800dbe0:	e7ec      	b.n	800dbbc <_malloc_r+0xb0>
 800dbe2:	4623      	mov	r3, r4
 800dbe4:	6864      	ldr	r4, [r4, #4]
 800dbe6:	e7ac      	b.n	800db42 <_malloc_r+0x36>
 800dbe8:	4634      	mov	r4, r6
 800dbea:	6876      	ldr	r6, [r6, #4]
 800dbec:	e7b4      	b.n	800db58 <_malloc_r+0x4c>
 800dbee:	4613      	mov	r3, r2
 800dbf0:	e7cc      	b.n	800db8c <_malloc_r+0x80>
 800dbf2:	230c      	movs	r3, #12
 800dbf4:	603b      	str	r3, [r7, #0]
 800dbf6:	4638      	mov	r0, r7
 800dbf8:	f000 f80e 	bl	800dc18 <__malloc_unlock>
 800dbfc:	e797      	b.n	800db2e <_malloc_r+0x22>
 800dbfe:	6025      	str	r5, [r4, #0]
 800dc00:	e7dc      	b.n	800dbbc <_malloc_r+0xb0>
 800dc02:	605b      	str	r3, [r3, #4]
 800dc04:	deff      	udf	#255	; 0xff
 800dc06:	bf00      	nop
 800dc08:	200051a4 	.word	0x200051a4

0800dc0c <__malloc_lock>:
 800dc0c:	4801      	ldr	r0, [pc, #4]	; (800dc14 <__malloc_lock+0x8>)
 800dc0e:	f7ff b874 	b.w	800ccfa <__retarget_lock_acquire_recursive>
 800dc12:	bf00      	nop
 800dc14:	200051a0 	.word	0x200051a0

0800dc18 <__malloc_unlock>:
 800dc18:	4801      	ldr	r0, [pc, #4]	; (800dc20 <__malloc_unlock+0x8>)
 800dc1a:	f7ff b86f 	b.w	800ccfc <__retarget_lock_release_recursive>
 800dc1e:	bf00      	nop
 800dc20:	200051a0 	.word	0x200051a0

0800dc24 <_Balloc>:
 800dc24:	b570      	push	{r4, r5, r6, lr}
 800dc26:	69c6      	ldr	r6, [r0, #28]
 800dc28:	4604      	mov	r4, r0
 800dc2a:	460d      	mov	r5, r1
 800dc2c:	b976      	cbnz	r6, 800dc4c <_Balloc+0x28>
 800dc2e:	2010      	movs	r0, #16
 800dc30:	f7ff ff44 	bl	800dabc <malloc>
 800dc34:	4602      	mov	r2, r0
 800dc36:	61e0      	str	r0, [r4, #28]
 800dc38:	b920      	cbnz	r0, 800dc44 <_Balloc+0x20>
 800dc3a:	4b18      	ldr	r3, [pc, #96]	; (800dc9c <_Balloc+0x78>)
 800dc3c:	4818      	ldr	r0, [pc, #96]	; (800dca0 <_Balloc+0x7c>)
 800dc3e:	216b      	movs	r1, #107	; 0x6b
 800dc40:	f000 fd9c 	bl	800e77c <__assert_func>
 800dc44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dc48:	6006      	str	r6, [r0, #0]
 800dc4a:	60c6      	str	r6, [r0, #12]
 800dc4c:	69e6      	ldr	r6, [r4, #28]
 800dc4e:	68f3      	ldr	r3, [r6, #12]
 800dc50:	b183      	cbz	r3, 800dc74 <_Balloc+0x50>
 800dc52:	69e3      	ldr	r3, [r4, #28]
 800dc54:	68db      	ldr	r3, [r3, #12]
 800dc56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dc5a:	b9b8      	cbnz	r0, 800dc8c <_Balloc+0x68>
 800dc5c:	2101      	movs	r1, #1
 800dc5e:	fa01 f605 	lsl.w	r6, r1, r5
 800dc62:	1d72      	adds	r2, r6, #5
 800dc64:	0092      	lsls	r2, r2, #2
 800dc66:	4620      	mov	r0, r4
 800dc68:	f000 fda6 	bl	800e7b8 <_calloc_r>
 800dc6c:	b160      	cbz	r0, 800dc88 <_Balloc+0x64>
 800dc6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dc72:	e00e      	b.n	800dc92 <_Balloc+0x6e>
 800dc74:	2221      	movs	r2, #33	; 0x21
 800dc76:	2104      	movs	r1, #4
 800dc78:	4620      	mov	r0, r4
 800dc7a:	f000 fd9d 	bl	800e7b8 <_calloc_r>
 800dc7e:	69e3      	ldr	r3, [r4, #28]
 800dc80:	60f0      	str	r0, [r6, #12]
 800dc82:	68db      	ldr	r3, [r3, #12]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d1e4      	bne.n	800dc52 <_Balloc+0x2e>
 800dc88:	2000      	movs	r0, #0
 800dc8a:	bd70      	pop	{r4, r5, r6, pc}
 800dc8c:	6802      	ldr	r2, [r0, #0]
 800dc8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dc92:	2300      	movs	r3, #0
 800dc94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dc98:	e7f7      	b.n	800dc8a <_Balloc+0x66>
 800dc9a:	bf00      	nop
 800dc9c:	08011349 	.word	0x08011349
 800dca0:	080113c9 	.word	0x080113c9

0800dca4 <_Bfree>:
 800dca4:	b570      	push	{r4, r5, r6, lr}
 800dca6:	69c6      	ldr	r6, [r0, #28]
 800dca8:	4605      	mov	r5, r0
 800dcaa:	460c      	mov	r4, r1
 800dcac:	b976      	cbnz	r6, 800dccc <_Bfree+0x28>
 800dcae:	2010      	movs	r0, #16
 800dcb0:	f7ff ff04 	bl	800dabc <malloc>
 800dcb4:	4602      	mov	r2, r0
 800dcb6:	61e8      	str	r0, [r5, #28]
 800dcb8:	b920      	cbnz	r0, 800dcc4 <_Bfree+0x20>
 800dcba:	4b09      	ldr	r3, [pc, #36]	; (800dce0 <_Bfree+0x3c>)
 800dcbc:	4809      	ldr	r0, [pc, #36]	; (800dce4 <_Bfree+0x40>)
 800dcbe:	218f      	movs	r1, #143	; 0x8f
 800dcc0:	f000 fd5c 	bl	800e77c <__assert_func>
 800dcc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dcc8:	6006      	str	r6, [r0, #0]
 800dcca:	60c6      	str	r6, [r0, #12]
 800dccc:	b13c      	cbz	r4, 800dcde <_Bfree+0x3a>
 800dcce:	69eb      	ldr	r3, [r5, #28]
 800dcd0:	6862      	ldr	r2, [r4, #4]
 800dcd2:	68db      	ldr	r3, [r3, #12]
 800dcd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dcd8:	6021      	str	r1, [r4, #0]
 800dcda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dcde:	bd70      	pop	{r4, r5, r6, pc}
 800dce0:	08011349 	.word	0x08011349
 800dce4:	080113c9 	.word	0x080113c9

0800dce8 <__multadd>:
 800dce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcec:	690d      	ldr	r5, [r1, #16]
 800dcee:	4607      	mov	r7, r0
 800dcf0:	460c      	mov	r4, r1
 800dcf2:	461e      	mov	r6, r3
 800dcf4:	f101 0c14 	add.w	ip, r1, #20
 800dcf8:	2000      	movs	r0, #0
 800dcfa:	f8dc 3000 	ldr.w	r3, [ip]
 800dcfe:	b299      	uxth	r1, r3
 800dd00:	fb02 6101 	mla	r1, r2, r1, r6
 800dd04:	0c1e      	lsrs	r6, r3, #16
 800dd06:	0c0b      	lsrs	r3, r1, #16
 800dd08:	fb02 3306 	mla	r3, r2, r6, r3
 800dd0c:	b289      	uxth	r1, r1
 800dd0e:	3001      	adds	r0, #1
 800dd10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dd14:	4285      	cmp	r5, r0
 800dd16:	f84c 1b04 	str.w	r1, [ip], #4
 800dd1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dd1e:	dcec      	bgt.n	800dcfa <__multadd+0x12>
 800dd20:	b30e      	cbz	r6, 800dd66 <__multadd+0x7e>
 800dd22:	68a3      	ldr	r3, [r4, #8]
 800dd24:	42ab      	cmp	r3, r5
 800dd26:	dc19      	bgt.n	800dd5c <__multadd+0x74>
 800dd28:	6861      	ldr	r1, [r4, #4]
 800dd2a:	4638      	mov	r0, r7
 800dd2c:	3101      	adds	r1, #1
 800dd2e:	f7ff ff79 	bl	800dc24 <_Balloc>
 800dd32:	4680      	mov	r8, r0
 800dd34:	b928      	cbnz	r0, 800dd42 <__multadd+0x5a>
 800dd36:	4602      	mov	r2, r0
 800dd38:	4b0c      	ldr	r3, [pc, #48]	; (800dd6c <__multadd+0x84>)
 800dd3a:	480d      	ldr	r0, [pc, #52]	; (800dd70 <__multadd+0x88>)
 800dd3c:	21ba      	movs	r1, #186	; 0xba
 800dd3e:	f000 fd1d 	bl	800e77c <__assert_func>
 800dd42:	6922      	ldr	r2, [r4, #16]
 800dd44:	3202      	adds	r2, #2
 800dd46:	f104 010c 	add.w	r1, r4, #12
 800dd4a:	0092      	lsls	r2, r2, #2
 800dd4c:	300c      	adds	r0, #12
 800dd4e:	f7fe ffde 	bl	800cd0e <memcpy>
 800dd52:	4621      	mov	r1, r4
 800dd54:	4638      	mov	r0, r7
 800dd56:	f7ff ffa5 	bl	800dca4 <_Bfree>
 800dd5a:	4644      	mov	r4, r8
 800dd5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dd60:	3501      	adds	r5, #1
 800dd62:	615e      	str	r6, [r3, #20]
 800dd64:	6125      	str	r5, [r4, #16]
 800dd66:	4620      	mov	r0, r4
 800dd68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd6c:	080113b8 	.word	0x080113b8
 800dd70:	080113c9 	.word	0x080113c9

0800dd74 <__hi0bits>:
 800dd74:	0c03      	lsrs	r3, r0, #16
 800dd76:	041b      	lsls	r3, r3, #16
 800dd78:	b9d3      	cbnz	r3, 800ddb0 <__hi0bits+0x3c>
 800dd7a:	0400      	lsls	r0, r0, #16
 800dd7c:	2310      	movs	r3, #16
 800dd7e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800dd82:	bf04      	itt	eq
 800dd84:	0200      	lsleq	r0, r0, #8
 800dd86:	3308      	addeq	r3, #8
 800dd88:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800dd8c:	bf04      	itt	eq
 800dd8e:	0100      	lsleq	r0, r0, #4
 800dd90:	3304      	addeq	r3, #4
 800dd92:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800dd96:	bf04      	itt	eq
 800dd98:	0080      	lsleq	r0, r0, #2
 800dd9a:	3302      	addeq	r3, #2
 800dd9c:	2800      	cmp	r0, #0
 800dd9e:	db05      	blt.n	800ddac <__hi0bits+0x38>
 800dda0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800dda4:	f103 0301 	add.w	r3, r3, #1
 800dda8:	bf08      	it	eq
 800ddaa:	2320      	moveq	r3, #32
 800ddac:	4618      	mov	r0, r3
 800ddae:	4770      	bx	lr
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	e7e4      	b.n	800dd7e <__hi0bits+0xa>

0800ddb4 <__lo0bits>:
 800ddb4:	6803      	ldr	r3, [r0, #0]
 800ddb6:	f013 0207 	ands.w	r2, r3, #7
 800ddba:	d00c      	beq.n	800ddd6 <__lo0bits+0x22>
 800ddbc:	07d9      	lsls	r1, r3, #31
 800ddbe:	d422      	bmi.n	800de06 <__lo0bits+0x52>
 800ddc0:	079a      	lsls	r2, r3, #30
 800ddc2:	bf49      	itett	mi
 800ddc4:	085b      	lsrmi	r3, r3, #1
 800ddc6:	089b      	lsrpl	r3, r3, #2
 800ddc8:	6003      	strmi	r3, [r0, #0]
 800ddca:	2201      	movmi	r2, #1
 800ddcc:	bf5c      	itt	pl
 800ddce:	6003      	strpl	r3, [r0, #0]
 800ddd0:	2202      	movpl	r2, #2
 800ddd2:	4610      	mov	r0, r2
 800ddd4:	4770      	bx	lr
 800ddd6:	b299      	uxth	r1, r3
 800ddd8:	b909      	cbnz	r1, 800ddde <__lo0bits+0x2a>
 800ddda:	0c1b      	lsrs	r3, r3, #16
 800dddc:	2210      	movs	r2, #16
 800ddde:	b2d9      	uxtb	r1, r3
 800dde0:	b909      	cbnz	r1, 800dde6 <__lo0bits+0x32>
 800dde2:	3208      	adds	r2, #8
 800dde4:	0a1b      	lsrs	r3, r3, #8
 800dde6:	0719      	lsls	r1, r3, #28
 800dde8:	bf04      	itt	eq
 800ddea:	091b      	lsreq	r3, r3, #4
 800ddec:	3204      	addeq	r2, #4
 800ddee:	0799      	lsls	r1, r3, #30
 800ddf0:	bf04      	itt	eq
 800ddf2:	089b      	lsreq	r3, r3, #2
 800ddf4:	3202      	addeq	r2, #2
 800ddf6:	07d9      	lsls	r1, r3, #31
 800ddf8:	d403      	bmi.n	800de02 <__lo0bits+0x4e>
 800ddfa:	085b      	lsrs	r3, r3, #1
 800ddfc:	f102 0201 	add.w	r2, r2, #1
 800de00:	d003      	beq.n	800de0a <__lo0bits+0x56>
 800de02:	6003      	str	r3, [r0, #0]
 800de04:	e7e5      	b.n	800ddd2 <__lo0bits+0x1e>
 800de06:	2200      	movs	r2, #0
 800de08:	e7e3      	b.n	800ddd2 <__lo0bits+0x1e>
 800de0a:	2220      	movs	r2, #32
 800de0c:	e7e1      	b.n	800ddd2 <__lo0bits+0x1e>
	...

0800de10 <__i2b>:
 800de10:	b510      	push	{r4, lr}
 800de12:	460c      	mov	r4, r1
 800de14:	2101      	movs	r1, #1
 800de16:	f7ff ff05 	bl	800dc24 <_Balloc>
 800de1a:	4602      	mov	r2, r0
 800de1c:	b928      	cbnz	r0, 800de2a <__i2b+0x1a>
 800de1e:	4b05      	ldr	r3, [pc, #20]	; (800de34 <__i2b+0x24>)
 800de20:	4805      	ldr	r0, [pc, #20]	; (800de38 <__i2b+0x28>)
 800de22:	f240 1145 	movw	r1, #325	; 0x145
 800de26:	f000 fca9 	bl	800e77c <__assert_func>
 800de2a:	2301      	movs	r3, #1
 800de2c:	6144      	str	r4, [r0, #20]
 800de2e:	6103      	str	r3, [r0, #16]
 800de30:	bd10      	pop	{r4, pc}
 800de32:	bf00      	nop
 800de34:	080113b8 	.word	0x080113b8
 800de38:	080113c9 	.word	0x080113c9

0800de3c <__multiply>:
 800de3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de40:	4691      	mov	r9, r2
 800de42:	690a      	ldr	r2, [r1, #16]
 800de44:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800de48:	429a      	cmp	r2, r3
 800de4a:	bfb8      	it	lt
 800de4c:	460b      	movlt	r3, r1
 800de4e:	460c      	mov	r4, r1
 800de50:	bfbc      	itt	lt
 800de52:	464c      	movlt	r4, r9
 800de54:	4699      	movlt	r9, r3
 800de56:	6927      	ldr	r7, [r4, #16]
 800de58:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800de5c:	68a3      	ldr	r3, [r4, #8]
 800de5e:	6861      	ldr	r1, [r4, #4]
 800de60:	eb07 060a 	add.w	r6, r7, sl
 800de64:	42b3      	cmp	r3, r6
 800de66:	b085      	sub	sp, #20
 800de68:	bfb8      	it	lt
 800de6a:	3101      	addlt	r1, #1
 800de6c:	f7ff feda 	bl	800dc24 <_Balloc>
 800de70:	b930      	cbnz	r0, 800de80 <__multiply+0x44>
 800de72:	4602      	mov	r2, r0
 800de74:	4b44      	ldr	r3, [pc, #272]	; (800df88 <__multiply+0x14c>)
 800de76:	4845      	ldr	r0, [pc, #276]	; (800df8c <__multiply+0x150>)
 800de78:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800de7c:	f000 fc7e 	bl	800e77c <__assert_func>
 800de80:	f100 0514 	add.w	r5, r0, #20
 800de84:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800de88:	462b      	mov	r3, r5
 800de8a:	2200      	movs	r2, #0
 800de8c:	4543      	cmp	r3, r8
 800de8e:	d321      	bcc.n	800ded4 <__multiply+0x98>
 800de90:	f104 0314 	add.w	r3, r4, #20
 800de94:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800de98:	f109 0314 	add.w	r3, r9, #20
 800de9c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800dea0:	9202      	str	r2, [sp, #8]
 800dea2:	1b3a      	subs	r2, r7, r4
 800dea4:	3a15      	subs	r2, #21
 800dea6:	f022 0203 	bic.w	r2, r2, #3
 800deaa:	3204      	adds	r2, #4
 800deac:	f104 0115 	add.w	r1, r4, #21
 800deb0:	428f      	cmp	r7, r1
 800deb2:	bf38      	it	cc
 800deb4:	2204      	movcc	r2, #4
 800deb6:	9201      	str	r2, [sp, #4]
 800deb8:	9a02      	ldr	r2, [sp, #8]
 800deba:	9303      	str	r3, [sp, #12]
 800debc:	429a      	cmp	r2, r3
 800debe:	d80c      	bhi.n	800deda <__multiply+0x9e>
 800dec0:	2e00      	cmp	r6, #0
 800dec2:	dd03      	ble.n	800decc <__multiply+0x90>
 800dec4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d05b      	beq.n	800df84 <__multiply+0x148>
 800decc:	6106      	str	r6, [r0, #16]
 800dece:	b005      	add	sp, #20
 800ded0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ded4:	f843 2b04 	str.w	r2, [r3], #4
 800ded8:	e7d8      	b.n	800de8c <__multiply+0x50>
 800deda:	f8b3 a000 	ldrh.w	sl, [r3]
 800dede:	f1ba 0f00 	cmp.w	sl, #0
 800dee2:	d024      	beq.n	800df2e <__multiply+0xf2>
 800dee4:	f104 0e14 	add.w	lr, r4, #20
 800dee8:	46a9      	mov	r9, r5
 800deea:	f04f 0c00 	mov.w	ip, #0
 800deee:	f85e 2b04 	ldr.w	r2, [lr], #4
 800def2:	f8d9 1000 	ldr.w	r1, [r9]
 800def6:	fa1f fb82 	uxth.w	fp, r2
 800defa:	b289      	uxth	r1, r1
 800defc:	fb0a 110b 	mla	r1, sl, fp, r1
 800df00:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800df04:	f8d9 2000 	ldr.w	r2, [r9]
 800df08:	4461      	add	r1, ip
 800df0a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800df0e:	fb0a c20b 	mla	r2, sl, fp, ip
 800df12:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800df16:	b289      	uxth	r1, r1
 800df18:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800df1c:	4577      	cmp	r7, lr
 800df1e:	f849 1b04 	str.w	r1, [r9], #4
 800df22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800df26:	d8e2      	bhi.n	800deee <__multiply+0xb2>
 800df28:	9a01      	ldr	r2, [sp, #4]
 800df2a:	f845 c002 	str.w	ip, [r5, r2]
 800df2e:	9a03      	ldr	r2, [sp, #12]
 800df30:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800df34:	3304      	adds	r3, #4
 800df36:	f1b9 0f00 	cmp.w	r9, #0
 800df3a:	d021      	beq.n	800df80 <__multiply+0x144>
 800df3c:	6829      	ldr	r1, [r5, #0]
 800df3e:	f104 0c14 	add.w	ip, r4, #20
 800df42:	46ae      	mov	lr, r5
 800df44:	f04f 0a00 	mov.w	sl, #0
 800df48:	f8bc b000 	ldrh.w	fp, [ip]
 800df4c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800df50:	fb09 220b 	mla	r2, r9, fp, r2
 800df54:	4452      	add	r2, sl
 800df56:	b289      	uxth	r1, r1
 800df58:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800df5c:	f84e 1b04 	str.w	r1, [lr], #4
 800df60:	f85c 1b04 	ldr.w	r1, [ip], #4
 800df64:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800df68:	f8be 1000 	ldrh.w	r1, [lr]
 800df6c:	fb09 110a 	mla	r1, r9, sl, r1
 800df70:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800df74:	4567      	cmp	r7, ip
 800df76:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800df7a:	d8e5      	bhi.n	800df48 <__multiply+0x10c>
 800df7c:	9a01      	ldr	r2, [sp, #4]
 800df7e:	50a9      	str	r1, [r5, r2]
 800df80:	3504      	adds	r5, #4
 800df82:	e799      	b.n	800deb8 <__multiply+0x7c>
 800df84:	3e01      	subs	r6, #1
 800df86:	e79b      	b.n	800dec0 <__multiply+0x84>
 800df88:	080113b8 	.word	0x080113b8
 800df8c:	080113c9 	.word	0x080113c9

0800df90 <__pow5mult>:
 800df90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df94:	4615      	mov	r5, r2
 800df96:	f012 0203 	ands.w	r2, r2, #3
 800df9a:	4606      	mov	r6, r0
 800df9c:	460f      	mov	r7, r1
 800df9e:	d007      	beq.n	800dfb0 <__pow5mult+0x20>
 800dfa0:	4c25      	ldr	r4, [pc, #148]	; (800e038 <__pow5mult+0xa8>)
 800dfa2:	3a01      	subs	r2, #1
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dfaa:	f7ff fe9d 	bl	800dce8 <__multadd>
 800dfae:	4607      	mov	r7, r0
 800dfb0:	10ad      	asrs	r5, r5, #2
 800dfb2:	d03d      	beq.n	800e030 <__pow5mult+0xa0>
 800dfb4:	69f4      	ldr	r4, [r6, #28]
 800dfb6:	b97c      	cbnz	r4, 800dfd8 <__pow5mult+0x48>
 800dfb8:	2010      	movs	r0, #16
 800dfba:	f7ff fd7f 	bl	800dabc <malloc>
 800dfbe:	4602      	mov	r2, r0
 800dfc0:	61f0      	str	r0, [r6, #28]
 800dfc2:	b928      	cbnz	r0, 800dfd0 <__pow5mult+0x40>
 800dfc4:	4b1d      	ldr	r3, [pc, #116]	; (800e03c <__pow5mult+0xac>)
 800dfc6:	481e      	ldr	r0, [pc, #120]	; (800e040 <__pow5mult+0xb0>)
 800dfc8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800dfcc:	f000 fbd6 	bl	800e77c <__assert_func>
 800dfd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dfd4:	6004      	str	r4, [r0, #0]
 800dfd6:	60c4      	str	r4, [r0, #12]
 800dfd8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800dfdc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dfe0:	b94c      	cbnz	r4, 800dff6 <__pow5mult+0x66>
 800dfe2:	f240 2171 	movw	r1, #625	; 0x271
 800dfe6:	4630      	mov	r0, r6
 800dfe8:	f7ff ff12 	bl	800de10 <__i2b>
 800dfec:	2300      	movs	r3, #0
 800dfee:	f8c8 0008 	str.w	r0, [r8, #8]
 800dff2:	4604      	mov	r4, r0
 800dff4:	6003      	str	r3, [r0, #0]
 800dff6:	f04f 0900 	mov.w	r9, #0
 800dffa:	07eb      	lsls	r3, r5, #31
 800dffc:	d50a      	bpl.n	800e014 <__pow5mult+0x84>
 800dffe:	4639      	mov	r1, r7
 800e000:	4622      	mov	r2, r4
 800e002:	4630      	mov	r0, r6
 800e004:	f7ff ff1a 	bl	800de3c <__multiply>
 800e008:	4639      	mov	r1, r7
 800e00a:	4680      	mov	r8, r0
 800e00c:	4630      	mov	r0, r6
 800e00e:	f7ff fe49 	bl	800dca4 <_Bfree>
 800e012:	4647      	mov	r7, r8
 800e014:	106d      	asrs	r5, r5, #1
 800e016:	d00b      	beq.n	800e030 <__pow5mult+0xa0>
 800e018:	6820      	ldr	r0, [r4, #0]
 800e01a:	b938      	cbnz	r0, 800e02c <__pow5mult+0x9c>
 800e01c:	4622      	mov	r2, r4
 800e01e:	4621      	mov	r1, r4
 800e020:	4630      	mov	r0, r6
 800e022:	f7ff ff0b 	bl	800de3c <__multiply>
 800e026:	6020      	str	r0, [r4, #0]
 800e028:	f8c0 9000 	str.w	r9, [r0]
 800e02c:	4604      	mov	r4, r0
 800e02e:	e7e4      	b.n	800dffa <__pow5mult+0x6a>
 800e030:	4638      	mov	r0, r7
 800e032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e036:	bf00      	nop
 800e038:	08011518 	.word	0x08011518
 800e03c:	08011349 	.word	0x08011349
 800e040:	080113c9 	.word	0x080113c9

0800e044 <__lshift>:
 800e044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e048:	460c      	mov	r4, r1
 800e04a:	6849      	ldr	r1, [r1, #4]
 800e04c:	6923      	ldr	r3, [r4, #16]
 800e04e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e052:	68a3      	ldr	r3, [r4, #8]
 800e054:	4607      	mov	r7, r0
 800e056:	4691      	mov	r9, r2
 800e058:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e05c:	f108 0601 	add.w	r6, r8, #1
 800e060:	42b3      	cmp	r3, r6
 800e062:	db0b      	blt.n	800e07c <__lshift+0x38>
 800e064:	4638      	mov	r0, r7
 800e066:	f7ff fddd 	bl	800dc24 <_Balloc>
 800e06a:	4605      	mov	r5, r0
 800e06c:	b948      	cbnz	r0, 800e082 <__lshift+0x3e>
 800e06e:	4602      	mov	r2, r0
 800e070:	4b28      	ldr	r3, [pc, #160]	; (800e114 <__lshift+0xd0>)
 800e072:	4829      	ldr	r0, [pc, #164]	; (800e118 <__lshift+0xd4>)
 800e074:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800e078:	f000 fb80 	bl	800e77c <__assert_func>
 800e07c:	3101      	adds	r1, #1
 800e07e:	005b      	lsls	r3, r3, #1
 800e080:	e7ee      	b.n	800e060 <__lshift+0x1c>
 800e082:	2300      	movs	r3, #0
 800e084:	f100 0114 	add.w	r1, r0, #20
 800e088:	f100 0210 	add.w	r2, r0, #16
 800e08c:	4618      	mov	r0, r3
 800e08e:	4553      	cmp	r3, sl
 800e090:	db33      	blt.n	800e0fa <__lshift+0xb6>
 800e092:	6920      	ldr	r0, [r4, #16]
 800e094:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e098:	f104 0314 	add.w	r3, r4, #20
 800e09c:	f019 091f 	ands.w	r9, r9, #31
 800e0a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e0a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e0a8:	d02b      	beq.n	800e102 <__lshift+0xbe>
 800e0aa:	f1c9 0e20 	rsb	lr, r9, #32
 800e0ae:	468a      	mov	sl, r1
 800e0b0:	2200      	movs	r2, #0
 800e0b2:	6818      	ldr	r0, [r3, #0]
 800e0b4:	fa00 f009 	lsl.w	r0, r0, r9
 800e0b8:	4310      	orrs	r0, r2
 800e0ba:	f84a 0b04 	str.w	r0, [sl], #4
 800e0be:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0c2:	459c      	cmp	ip, r3
 800e0c4:	fa22 f20e 	lsr.w	r2, r2, lr
 800e0c8:	d8f3      	bhi.n	800e0b2 <__lshift+0x6e>
 800e0ca:	ebac 0304 	sub.w	r3, ip, r4
 800e0ce:	3b15      	subs	r3, #21
 800e0d0:	f023 0303 	bic.w	r3, r3, #3
 800e0d4:	3304      	adds	r3, #4
 800e0d6:	f104 0015 	add.w	r0, r4, #21
 800e0da:	4584      	cmp	ip, r0
 800e0dc:	bf38      	it	cc
 800e0de:	2304      	movcc	r3, #4
 800e0e0:	50ca      	str	r2, [r1, r3]
 800e0e2:	b10a      	cbz	r2, 800e0e8 <__lshift+0xa4>
 800e0e4:	f108 0602 	add.w	r6, r8, #2
 800e0e8:	3e01      	subs	r6, #1
 800e0ea:	4638      	mov	r0, r7
 800e0ec:	612e      	str	r6, [r5, #16]
 800e0ee:	4621      	mov	r1, r4
 800e0f0:	f7ff fdd8 	bl	800dca4 <_Bfree>
 800e0f4:	4628      	mov	r0, r5
 800e0f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800e0fe:	3301      	adds	r3, #1
 800e100:	e7c5      	b.n	800e08e <__lshift+0x4a>
 800e102:	3904      	subs	r1, #4
 800e104:	f853 2b04 	ldr.w	r2, [r3], #4
 800e108:	f841 2f04 	str.w	r2, [r1, #4]!
 800e10c:	459c      	cmp	ip, r3
 800e10e:	d8f9      	bhi.n	800e104 <__lshift+0xc0>
 800e110:	e7ea      	b.n	800e0e8 <__lshift+0xa4>
 800e112:	bf00      	nop
 800e114:	080113b8 	.word	0x080113b8
 800e118:	080113c9 	.word	0x080113c9

0800e11c <__mcmp>:
 800e11c:	b530      	push	{r4, r5, lr}
 800e11e:	6902      	ldr	r2, [r0, #16]
 800e120:	690c      	ldr	r4, [r1, #16]
 800e122:	1b12      	subs	r2, r2, r4
 800e124:	d10e      	bne.n	800e144 <__mcmp+0x28>
 800e126:	f100 0314 	add.w	r3, r0, #20
 800e12a:	3114      	adds	r1, #20
 800e12c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e130:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e134:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e138:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e13c:	42a5      	cmp	r5, r4
 800e13e:	d003      	beq.n	800e148 <__mcmp+0x2c>
 800e140:	d305      	bcc.n	800e14e <__mcmp+0x32>
 800e142:	2201      	movs	r2, #1
 800e144:	4610      	mov	r0, r2
 800e146:	bd30      	pop	{r4, r5, pc}
 800e148:	4283      	cmp	r3, r0
 800e14a:	d3f3      	bcc.n	800e134 <__mcmp+0x18>
 800e14c:	e7fa      	b.n	800e144 <__mcmp+0x28>
 800e14e:	f04f 32ff 	mov.w	r2, #4294967295
 800e152:	e7f7      	b.n	800e144 <__mcmp+0x28>

0800e154 <__mdiff>:
 800e154:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e158:	460c      	mov	r4, r1
 800e15a:	4606      	mov	r6, r0
 800e15c:	4611      	mov	r1, r2
 800e15e:	4620      	mov	r0, r4
 800e160:	4690      	mov	r8, r2
 800e162:	f7ff ffdb 	bl	800e11c <__mcmp>
 800e166:	1e05      	subs	r5, r0, #0
 800e168:	d110      	bne.n	800e18c <__mdiff+0x38>
 800e16a:	4629      	mov	r1, r5
 800e16c:	4630      	mov	r0, r6
 800e16e:	f7ff fd59 	bl	800dc24 <_Balloc>
 800e172:	b930      	cbnz	r0, 800e182 <__mdiff+0x2e>
 800e174:	4b3a      	ldr	r3, [pc, #232]	; (800e260 <__mdiff+0x10c>)
 800e176:	4602      	mov	r2, r0
 800e178:	f240 2137 	movw	r1, #567	; 0x237
 800e17c:	4839      	ldr	r0, [pc, #228]	; (800e264 <__mdiff+0x110>)
 800e17e:	f000 fafd 	bl	800e77c <__assert_func>
 800e182:	2301      	movs	r3, #1
 800e184:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e188:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e18c:	bfa4      	itt	ge
 800e18e:	4643      	movge	r3, r8
 800e190:	46a0      	movge	r8, r4
 800e192:	4630      	mov	r0, r6
 800e194:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e198:	bfa6      	itte	ge
 800e19a:	461c      	movge	r4, r3
 800e19c:	2500      	movge	r5, #0
 800e19e:	2501      	movlt	r5, #1
 800e1a0:	f7ff fd40 	bl	800dc24 <_Balloc>
 800e1a4:	b920      	cbnz	r0, 800e1b0 <__mdiff+0x5c>
 800e1a6:	4b2e      	ldr	r3, [pc, #184]	; (800e260 <__mdiff+0x10c>)
 800e1a8:	4602      	mov	r2, r0
 800e1aa:	f240 2145 	movw	r1, #581	; 0x245
 800e1ae:	e7e5      	b.n	800e17c <__mdiff+0x28>
 800e1b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e1b4:	6926      	ldr	r6, [r4, #16]
 800e1b6:	60c5      	str	r5, [r0, #12]
 800e1b8:	f104 0914 	add.w	r9, r4, #20
 800e1bc:	f108 0514 	add.w	r5, r8, #20
 800e1c0:	f100 0e14 	add.w	lr, r0, #20
 800e1c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e1c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e1cc:	f108 0210 	add.w	r2, r8, #16
 800e1d0:	46f2      	mov	sl, lr
 800e1d2:	2100      	movs	r1, #0
 800e1d4:	f859 3b04 	ldr.w	r3, [r9], #4
 800e1d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e1dc:	fa11 f88b 	uxtah	r8, r1, fp
 800e1e0:	b299      	uxth	r1, r3
 800e1e2:	0c1b      	lsrs	r3, r3, #16
 800e1e4:	eba8 0801 	sub.w	r8, r8, r1
 800e1e8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e1ec:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e1f0:	fa1f f888 	uxth.w	r8, r8
 800e1f4:	1419      	asrs	r1, r3, #16
 800e1f6:	454e      	cmp	r6, r9
 800e1f8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e1fc:	f84a 3b04 	str.w	r3, [sl], #4
 800e200:	d8e8      	bhi.n	800e1d4 <__mdiff+0x80>
 800e202:	1b33      	subs	r3, r6, r4
 800e204:	3b15      	subs	r3, #21
 800e206:	f023 0303 	bic.w	r3, r3, #3
 800e20a:	3304      	adds	r3, #4
 800e20c:	3415      	adds	r4, #21
 800e20e:	42a6      	cmp	r6, r4
 800e210:	bf38      	it	cc
 800e212:	2304      	movcc	r3, #4
 800e214:	441d      	add	r5, r3
 800e216:	4473      	add	r3, lr
 800e218:	469e      	mov	lr, r3
 800e21a:	462e      	mov	r6, r5
 800e21c:	4566      	cmp	r6, ip
 800e21e:	d30e      	bcc.n	800e23e <__mdiff+0xea>
 800e220:	f10c 0203 	add.w	r2, ip, #3
 800e224:	1b52      	subs	r2, r2, r5
 800e226:	f022 0203 	bic.w	r2, r2, #3
 800e22a:	3d03      	subs	r5, #3
 800e22c:	45ac      	cmp	ip, r5
 800e22e:	bf38      	it	cc
 800e230:	2200      	movcc	r2, #0
 800e232:	4413      	add	r3, r2
 800e234:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800e238:	b17a      	cbz	r2, 800e25a <__mdiff+0x106>
 800e23a:	6107      	str	r7, [r0, #16]
 800e23c:	e7a4      	b.n	800e188 <__mdiff+0x34>
 800e23e:	f856 8b04 	ldr.w	r8, [r6], #4
 800e242:	fa11 f288 	uxtah	r2, r1, r8
 800e246:	1414      	asrs	r4, r2, #16
 800e248:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e24c:	b292      	uxth	r2, r2
 800e24e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e252:	f84e 2b04 	str.w	r2, [lr], #4
 800e256:	1421      	asrs	r1, r4, #16
 800e258:	e7e0      	b.n	800e21c <__mdiff+0xc8>
 800e25a:	3f01      	subs	r7, #1
 800e25c:	e7ea      	b.n	800e234 <__mdiff+0xe0>
 800e25e:	bf00      	nop
 800e260:	080113b8 	.word	0x080113b8
 800e264:	080113c9 	.word	0x080113c9

0800e268 <__d2b>:
 800e268:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e26c:	460f      	mov	r7, r1
 800e26e:	2101      	movs	r1, #1
 800e270:	ec59 8b10 	vmov	r8, r9, d0
 800e274:	4616      	mov	r6, r2
 800e276:	f7ff fcd5 	bl	800dc24 <_Balloc>
 800e27a:	4604      	mov	r4, r0
 800e27c:	b930      	cbnz	r0, 800e28c <__d2b+0x24>
 800e27e:	4602      	mov	r2, r0
 800e280:	4b24      	ldr	r3, [pc, #144]	; (800e314 <__d2b+0xac>)
 800e282:	4825      	ldr	r0, [pc, #148]	; (800e318 <__d2b+0xb0>)
 800e284:	f240 310f 	movw	r1, #783	; 0x30f
 800e288:	f000 fa78 	bl	800e77c <__assert_func>
 800e28c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e290:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e294:	bb2d      	cbnz	r5, 800e2e2 <__d2b+0x7a>
 800e296:	9301      	str	r3, [sp, #4]
 800e298:	f1b8 0300 	subs.w	r3, r8, #0
 800e29c:	d026      	beq.n	800e2ec <__d2b+0x84>
 800e29e:	4668      	mov	r0, sp
 800e2a0:	9300      	str	r3, [sp, #0]
 800e2a2:	f7ff fd87 	bl	800ddb4 <__lo0bits>
 800e2a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e2aa:	b1e8      	cbz	r0, 800e2e8 <__d2b+0x80>
 800e2ac:	f1c0 0320 	rsb	r3, r0, #32
 800e2b0:	fa02 f303 	lsl.w	r3, r2, r3
 800e2b4:	430b      	orrs	r3, r1
 800e2b6:	40c2      	lsrs	r2, r0
 800e2b8:	6163      	str	r3, [r4, #20]
 800e2ba:	9201      	str	r2, [sp, #4]
 800e2bc:	9b01      	ldr	r3, [sp, #4]
 800e2be:	61a3      	str	r3, [r4, #24]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	bf14      	ite	ne
 800e2c4:	2202      	movne	r2, #2
 800e2c6:	2201      	moveq	r2, #1
 800e2c8:	6122      	str	r2, [r4, #16]
 800e2ca:	b1bd      	cbz	r5, 800e2fc <__d2b+0x94>
 800e2cc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e2d0:	4405      	add	r5, r0
 800e2d2:	603d      	str	r5, [r7, #0]
 800e2d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e2d8:	6030      	str	r0, [r6, #0]
 800e2da:	4620      	mov	r0, r4
 800e2dc:	b003      	add	sp, #12
 800e2de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e2e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e2e6:	e7d6      	b.n	800e296 <__d2b+0x2e>
 800e2e8:	6161      	str	r1, [r4, #20]
 800e2ea:	e7e7      	b.n	800e2bc <__d2b+0x54>
 800e2ec:	a801      	add	r0, sp, #4
 800e2ee:	f7ff fd61 	bl	800ddb4 <__lo0bits>
 800e2f2:	9b01      	ldr	r3, [sp, #4]
 800e2f4:	6163      	str	r3, [r4, #20]
 800e2f6:	3020      	adds	r0, #32
 800e2f8:	2201      	movs	r2, #1
 800e2fa:	e7e5      	b.n	800e2c8 <__d2b+0x60>
 800e2fc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e300:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e304:	6038      	str	r0, [r7, #0]
 800e306:	6918      	ldr	r0, [r3, #16]
 800e308:	f7ff fd34 	bl	800dd74 <__hi0bits>
 800e30c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e310:	e7e2      	b.n	800e2d8 <__d2b+0x70>
 800e312:	bf00      	nop
 800e314:	080113b8 	.word	0x080113b8
 800e318:	080113c9 	.word	0x080113c9

0800e31c <__ssputs_r>:
 800e31c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e320:	688e      	ldr	r6, [r1, #8]
 800e322:	461f      	mov	r7, r3
 800e324:	42be      	cmp	r6, r7
 800e326:	680b      	ldr	r3, [r1, #0]
 800e328:	4682      	mov	sl, r0
 800e32a:	460c      	mov	r4, r1
 800e32c:	4690      	mov	r8, r2
 800e32e:	d82c      	bhi.n	800e38a <__ssputs_r+0x6e>
 800e330:	898a      	ldrh	r2, [r1, #12]
 800e332:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e336:	d026      	beq.n	800e386 <__ssputs_r+0x6a>
 800e338:	6965      	ldr	r5, [r4, #20]
 800e33a:	6909      	ldr	r1, [r1, #16]
 800e33c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e340:	eba3 0901 	sub.w	r9, r3, r1
 800e344:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e348:	1c7b      	adds	r3, r7, #1
 800e34a:	444b      	add	r3, r9
 800e34c:	106d      	asrs	r5, r5, #1
 800e34e:	429d      	cmp	r5, r3
 800e350:	bf38      	it	cc
 800e352:	461d      	movcc	r5, r3
 800e354:	0553      	lsls	r3, r2, #21
 800e356:	d527      	bpl.n	800e3a8 <__ssputs_r+0x8c>
 800e358:	4629      	mov	r1, r5
 800e35a:	f7ff fbd7 	bl	800db0c <_malloc_r>
 800e35e:	4606      	mov	r6, r0
 800e360:	b360      	cbz	r0, 800e3bc <__ssputs_r+0xa0>
 800e362:	6921      	ldr	r1, [r4, #16]
 800e364:	464a      	mov	r2, r9
 800e366:	f7fe fcd2 	bl	800cd0e <memcpy>
 800e36a:	89a3      	ldrh	r3, [r4, #12]
 800e36c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e374:	81a3      	strh	r3, [r4, #12]
 800e376:	6126      	str	r6, [r4, #16]
 800e378:	6165      	str	r5, [r4, #20]
 800e37a:	444e      	add	r6, r9
 800e37c:	eba5 0509 	sub.w	r5, r5, r9
 800e380:	6026      	str	r6, [r4, #0]
 800e382:	60a5      	str	r5, [r4, #8]
 800e384:	463e      	mov	r6, r7
 800e386:	42be      	cmp	r6, r7
 800e388:	d900      	bls.n	800e38c <__ssputs_r+0x70>
 800e38a:	463e      	mov	r6, r7
 800e38c:	6820      	ldr	r0, [r4, #0]
 800e38e:	4632      	mov	r2, r6
 800e390:	4641      	mov	r1, r8
 800e392:	f000 f9c9 	bl	800e728 <memmove>
 800e396:	68a3      	ldr	r3, [r4, #8]
 800e398:	1b9b      	subs	r3, r3, r6
 800e39a:	60a3      	str	r3, [r4, #8]
 800e39c:	6823      	ldr	r3, [r4, #0]
 800e39e:	4433      	add	r3, r6
 800e3a0:	6023      	str	r3, [r4, #0]
 800e3a2:	2000      	movs	r0, #0
 800e3a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3a8:	462a      	mov	r2, r5
 800e3aa:	f000 fa2d 	bl	800e808 <_realloc_r>
 800e3ae:	4606      	mov	r6, r0
 800e3b0:	2800      	cmp	r0, #0
 800e3b2:	d1e0      	bne.n	800e376 <__ssputs_r+0x5a>
 800e3b4:	6921      	ldr	r1, [r4, #16]
 800e3b6:	4650      	mov	r0, sl
 800e3b8:	f7ff fb34 	bl	800da24 <_free_r>
 800e3bc:	230c      	movs	r3, #12
 800e3be:	f8ca 3000 	str.w	r3, [sl]
 800e3c2:	89a3      	ldrh	r3, [r4, #12]
 800e3c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e3c8:	81a3      	strh	r3, [r4, #12]
 800e3ca:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ce:	e7e9      	b.n	800e3a4 <__ssputs_r+0x88>

0800e3d0 <_svfiprintf_r>:
 800e3d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3d4:	4698      	mov	r8, r3
 800e3d6:	898b      	ldrh	r3, [r1, #12]
 800e3d8:	061b      	lsls	r3, r3, #24
 800e3da:	b09d      	sub	sp, #116	; 0x74
 800e3dc:	4607      	mov	r7, r0
 800e3de:	460d      	mov	r5, r1
 800e3e0:	4614      	mov	r4, r2
 800e3e2:	d50e      	bpl.n	800e402 <_svfiprintf_r+0x32>
 800e3e4:	690b      	ldr	r3, [r1, #16]
 800e3e6:	b963      	cbnz	r3, 800e402 <_svfiprintf_r+0x32>
 800e3e8:	2140      	movs	r1, #64	; 0x40
 800e3ea:	f7ff fb8f 	bl	800db0c <_malloc_r>
 800e3ee:	6028      	str	r0, [r5, #0]
 800e3f0:	6128      	str	r0, [r5, #16]
 800e3f2:	b920      	cbnz	r0, 800e3fe <_svfiprintf_r+0x2e>
 800e3f4:	230c      	movs	r3, #12
 800e3f6:	603b      	str	r3, [r7, #0]
 800e3f8:	f04f 30ff 	mov.w	r0, #4294967295
 800e3fc:	e0d0      	b.n	800e5a0 <_svfiprintf_r+0x1d0>
 800e3fe:	2340      	movs	r3, #64	; 0x40
 800e400:	616b      	str	r3, [r5, #20]
 800e402:	2300      	movs	r3, #0
 800e404:	9309      	str	r3, [sp, #36]	; 0x24
 800e406:	2320      	movs	r3, #32
 800e408:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e40c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e410:	2330      	movs	r3, #48	; 0x30
 800e412:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800e5b8 <_svfiprintf_r+0x1e8>
 800e416:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e41a:	f04f 0901 	mov.w	r9, #1
 800e41e:	4623      	mov	r3, r4
 800e420:	469a      	mov	sl, r3
 800e422:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e426:	b10a      	cbz	r2, 800e42c <_svfiprintf_r+0x5c>
 800e428:	2a25      	cmp	r2, #37	; 0x25
 800e42a:	d1f9      	bne.n	800e420 <_svfiprintf_r+0x50>
 800e42c:	ebba 0b04 	subs.w	fp, sl, r4
 800e430:	d00b      	beq.n	800e44a <_svfiprintf_r+0x7a>
 800e432:	465b      	mov	r3, fp
 800e434:	4622      	mov	r2, r4
 800e436:	4629      	mov	r1, r5
 800e438:	4638      	mov	r0, r7
 800e43a:	f7ff ff6f 	bl	800e31c <__ssputs_r>
 800e43e:	3001      	adds	r0, #1
 800e440:	f000 80a9 	beq.w	800e596 <_svfiprintf_r+0x1c6>
 800e444:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e446:	445a      	add	r2, fp
 800e448:	9209      	str	r2, [sp, #36]	; 0x24
 800e44a:	f89a 3000 	ldrb.w	r3, [sl]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	f000 80a1 	beq.w	800e596 <_svfiprintf_r+0x1c6>
 800e454:	2300      	movs	r3, #0
 800e456:	f04f 32ff 	mov.w	r2, #4294967295
 800e45a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e45e:	f10a 0a01 	add.w	sl, sl, #1
 800e462:	9304      	str	r3, [sp, #16]
 800e464:	9307      	str	r3, [sp, #28]
 800e466:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e46a:	931a      	str	r3, [sp, #104]	; 0x68
 800e46c:	4654      	mov	r4, sl
 800e46e:	2205      	movs	r2, #5
 800e470:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e474:	4850      	ldr	r0, [pc, #320]	; (800e5b8 <_svfiprintf_r+0x1e8>)
 800e476:	f7f1 feab 	bl	80001d0 <memchr>
 800e47a:	9a04      	ldr	r2, [sp, #16]
 800e47c:	b9d8      	cbnz	r0, 800e4b6 <_svfiprintf_r+0xe6>
 800e47e:	06d0      	lsls	r0, r2, #27
 800e480:	bf44      	itt	mi
 800e482:	2320      	movmi	r3, #32
 800e484:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e488:	0711      	lsls	r1, r2, #28
 800e48a:	bf44      	itt	mi
 800e48c:	232b      	movmi	r3, #43	; 0x2b
 800e48e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e492:	f89a 3000 	ldrb.w	r3, [sl]
 800e496:	2b2a      	cmp	r3, #42	; 0x2a
 800e498:	d015      	beq.n	800e4c6 <_svfiprintf_r+0xf6>
 800e49a:	9a07      	ldr	r2, [sp, #28]
 800e49c:	4654      	mov	r4, sl
 800e49e:	2000      	movs	r0, #0
 800e4a0:	f04f 0c0a 	mov.w	ip, #10
 800e4a4:	4621      	mov	r1, r4
 800e4a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4aa:	3b30      	subs	r3, #48	; 0x30
 800e4ac:	2b09      	cmp	r3, #9
 800e4ae:	d94d      	bls.n	800e54c <_svfiprintf_r+0x17c>
 800e4b0:	b1b0      	cbz	r0, 800e4e0 <_svfiprintf_r+0x110>
 800e4b2:	9207      	str	r2, [sp, #28]
 800e4b4:	e014      	b.n	800e4e0 <_svfiprintf_r+0x110>
 800e4b6:	eba0 0308 	sub.w	r3, r0, r8
 800e4ba:	fa09 f303 	lsl.w	r3, r9, r3
 800e4be:	4313      	orrs	r3, r2
 800e4c0:	9304      	str	r3, [sp, #16]
 800e4c2:	46a2      	mov	sl, r4
 800e4c4:	e7d2      	b.n	800e46c <_svfiprintf_r+0x9c>
 800e4c6:	9b03      	ldr	r3, [sp, #12]
 800e4c8:	1d19      	adds	r1, r3, #4
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	9103      	str	r1, [sp, #12]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	bfbb      	ittet	lt
 800e4d2:	425b      	neglt	r3, r3
 800e4d4:	f042 0202 	orrlt.w	r2, r2, #2
 800e4d8:	9307      	strge	r3, [sp, #28]
 800e4da:	9307      	strlt	r3, [sp, #28]
 800e4dc:	bfb8      	it	lt
 800e4de:	9204      	strlt	r2, [sp, #16]
 800e4e0:	7823      	ldrb	r3, [r4, #0]
 800e4e2:	2b2e      	cmp	r3, #46	; 0x2e
 800e4e4:	d10c      	bne.n	800e500 <_svfiprintf_r+0x130>
 800e4e6:	7863      	ldrb	r3, [r4, #1]
 800e4e8:	2b2a      	cmp	r3, #42	; 0x2a
 800e4ea:	d134      	bne.n	800e556 <_svfiprintf_r+0x186>
 800e4ec:	9b03      	ldr	r3, [sp, #12]
 800e4ee:	1d1a      	adds	r2, r3, #4
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	9203      	str	r2, [sp, #12]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	bfb8      	it	lt
 800e4f8:	f04f 33ff 	movlt.w	r3, #4294967295
 800e4fc:	3402      	adds	r4, #2
 800e4fe:	9305      	str	r3, [sp, #20]
 800e500:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800e5c8 <_svfiprintf_r+0x1f8>
 800e504:	7821      	ldrb	r1, [r4, #0]
 800e506:	2203      	movs	r2, #3
 800e508:	4650      	mov	r0, sl
 800e50a:	f7f1 fe61 	bl	80001d0 <memchr>
 800e50e:	b138      	cbz	r0, 800e520 <_svfiprintf_r+0x150>
 800e510:	9b04      	ldr	r3, [sp, #16]
 800e512:	eba0 000a 	sub.w	r0, r0, sl
 800e516:	2240      	movs	r2, #64	; 0x40
 800e518:	4082      	lsls	r2, r0
 800e51a:	4313      	orrs	r3, r2
 800e51c:	3401      	adds	r4, #1
 800e51e:	9304      	str	r3, [sp, #16]
 800e520:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e524:	4825      	ldr	r0, [pc, #148]	; (800e5bc <_svfiprintf_r+0x1ec>)
 800e526:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e52a:	2206      	movs	r2, #6
 800e52c:	f7f1 fe50 	bl	80001d0 <memchr>
 800e530:	2800      	cmp	r0, #0
 800e532:	d038      	beq.n	800e5a6 <_svfiprintf_r+0x1d6>
 800e534:	4b22      	ldr	r3, [pc, #136]	; (800e5c0 <_svfiprintf_r+0x1f0>)
 800e536:	bb1b      	cbnz	r3, 800e580 <_svfiprintf_r+0x1b0>
 800e538:	9b03      	ldr	r3, [sp, #12]
 800e53a:	3307      	adds	r3, #7
 800e53c:	f023 0307 	bic.w	r3, r3, #7
 800e540:	3308      	adds	r3, #8
 800e542:	9303      	str	r3, [sp, #12]
 800e544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e546:	4433      	add	r3, r6
 800e548:	9309      	str	r3, [sp, #36]	; 0x24
 800e54a:	e768      	b.n	800e41e <_svfiprintf_r+0x4e>
 800e54c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e550:	460c      	mov	r4, r1
 800e552:	2001      	movs	r0, #1
 800e554:	e7a6      	b.n	800e4a4 <_svfiprintf_r+0xd4>
 800e556:	2300      	movs	r3, #0
 800e558:	3401      	adds	r4, #1
 800e55a:	9305      	str	r3, [sp, #20]
 800e55c:	4619      	mov	r1, r3
 800e55e:	f04f 0c0a 	mov.w	ip, #10
 800e562:	4620      	mov	r0, r4
 800e564:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e568:	3a30      	subs	r2, #48	; 0x30
 800e56a:	2a09      	cmp	r2, #9
 800e56c:	d903      	bls.n	800e576 <_svfiprintf_r+0x1a6>
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d0c6      	beq.n	800e500 <_svfiprintf_r+0x130>
 800e572:	9105      	str	r1, [sp, #20]
 800e574:	e7c4      	b.n	800e500 <_svfiprintf_r+0x130>
 800e576:	fb0c 2101 	mla	r1, ip, r1, r2
 800e57a:	4604      	mov	r4, r0
 800e57c:	2301      	movs	r3, #1
 800e57e:	e7f0      	b.n	800e562 <_svfiprintf_r+0x192>
 800e580:	ab03      	add	r3, sp, #12
 800e582:	9300      	str	r3, [sp, #0]
 800e584:	462a      	mov	r2, r5
 800e586:	4b0f      	ldr	r3, [pc, #60]	; (800e5c4 <_svfiprintf_r+0x1f4>)
 800e588:	a904      	add	r1, sp, #16
 800e58a:	4638      	mov	r0, r7
 800e58c:	f7fd fdf6 	bl	800c17c <_printf_float>
 800e590:	1c42      	adds	r2, r0, #1
 800e592:	4606      	mov	r6, r0
 800e594:	d1d6      	bne.n	800e544 <_svfiprintf_r+0x174>
 800e596:	89ab      	ldrh	r3, [r5, #12]
 800e598:	065b      	lsls	r3, r3, #25
 800e59a:	f53f af2d 	bmi.w	800e3f8 <_svfiprintf_r+0x28>
 800e59e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e5a0:	b01d      	add	sp, #116	; 0x74
 800e5a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5a6:	ab03      	add	r3, sp, #12
 800e5a8:	9300      	str	r3, [sp, #0]
 800e5aa:	462a      	mov	r2, r5
 800e5ac:	4b05      	ldr	r3, [pc, #20]	; (800e5c4 <_svfiprintf_r+0x1f4>)
 800e5ae:	a904      	add	r1, sp, #16
 800e5b0:	4638      	mov	r0, r7
 800e5b2:	f7fe f887 	bl	800c6c4 <_printf_i>
 800e5b6:	e7eb      	b.n	800e590 <_svfiprintf_r+0x1c0>
 800e5b8:	08011524 	.word	0x08011524
 800e5bc:	0801152e 	.word	0x0801152e
 800e5c0:	0800c17d 	.word	0x0800c17d
 800e5c4:	0800e31d 	.word	0x0800e31d
 800e5c8:	0801152a 	.word	0x0801152a

0800e5cc <__sflush_r>:
 800e5cc:	898a      	ldrh	r2, [r1, #12]
 800e5ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5d2:	4605      	mov	r5, r0
 800e5d4:	0710      	lsls	r0, r2, #28
 800e5d6:	460c      	mov	r4, r1
 800e5d8:	d458      	bmi.n	800e68c <__sflush_r+0xc0>
 800e5da:	684b      	ldr	r3, [r1, #4]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	dc05      	bgt.n	800e5ec <__sflush_r+0x20>
 800e5e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	dc02      	bgt.n	800e5ec <__sflush_r+0x20>
 800e5e6:	2000      	movs	r0, #0
 800e5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e5ee:	2e00      	cmp	r6, #0
 800e5f0:	d0f9      	beq.n	800e5e6 <__sflush_r+0x1a>
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e5f8:	682f      	ldr	r7, [r5, #0]
 800e5fa:	6a21      	ldr	r1, [r4, #32]
 800e5fc:	602b      	str	r3, [r5, #0]
 800e5fe:	d032      	beq.n	800e666 <__sflush_r+0x9a>
 800e600:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e602:	89a3      	ldrh	r3, [r4, #12]
 800e604:	075a      	lsls	r2, r3, #29
 800e606:	d505      	bpl.n	800e614 <__sflush_r+0x48>
 800e608:	6863      	ldr	r3, [r4, #4]
 800e60a:	1ac0      	subs	r0, r0, r3
 800e60c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e60e:	b10b      	cbz	r3, 800e614 <__sflush_r+0x48>
 800e610:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e612:	1ac0      	subs	r0, r0, r3
 800e614:	2300      	movs	r3, #0
 800e616:	4602      	mov	r2, r0
 800e618:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e61a:	6a21      	ldr	r1, [r4, #32]
 800e61c:	4628      	mov	r0, r5
 800e61e:	47b0      	blx	r6
 800e620:	1c43      	adds	r3, r0, #1
 800e622:	89a3      	ldrh	r3, [r4, #12]
 800e624:	d106      	bne.n	800e634 <__sflush_r+0x68>
 800e626:	6829      	ldr	r1, [r5, #0]
 800e628:	291d      	cmp	r1, #29
 800e62a:	d82b      	bhi.n	800e684 <__sflush_r+0xb8>
 800e62c:	4a29      	ldr	r2, [pc, #164]	; (800e6d4 <__sflush_r+0x108>)
 800e62e:	410a      	asrs	r2, r1
 800e630:	07d6      	lsls	r6, r2, #31
 800e632:	d427      	bmi.n	800e684 <__sflush_r+0xb8>
 800e634:	2200      	movs	r2, #0
 800e636:	6062      	str	r2, [r4, #4]
 800e638:	04d9      	lsls	r1, r3, #19
 800e63a:	6922      	ldr	r2, [r4, #16]
 800e63c:	6022      	str	r2, [r4, #0]
 800e63e:	d504      	bpl.n	800e64a <__sflush_r+0x7e>
 800e640:	1c42      	adds	r2, r0, #1
 800e642:	d101      	bne.n	800e648 <__sflush_r+0x7c>
 800e644:	682b      	ldr	r3, [r5, #0]
 800e646:	b903      	cbnz	r3, 800e64a <__sflush_r+0x7e>
 800e648:	6560      	str	r0, [r4, #84]	; 0x54
 800e64a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e64c:	602f      	str	r7, [r5, #0]
 800e64e:	2900      	cmp	r1, #0
 800e650:	d0c9      	beq.n	800e5e6 <__sflush_r+0x1a>
 800e652:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e656:	4299      	cmp	r1, r3
 800e658:	d002      	beq.n	800e660 <__sflush_r+0x94>
 800e65a:	4628      	mov	r0, r5
 800e65c:	f7ff f9e2 	bl	800da24 <_free_r>
 800e660:	2000      	movs	r0, #0
 800e662:	6360      	str	r0, [r4, #52]	; 0x34
 800e664:	e7c0      	b.n	800e5e8 <__sflush_r+0x1c>
 800e666:	2301      	movs	r3, #1
 800e668:	4628      	mov	r0, r5
 800e66a:	47b0      	blx	r6
 800e66c:	1c41      	adds	r1, r0, #1
 800e66e:	d1c8      	bne.n	800e602 <__sflush_r+0x36>
 800e670:	682b      	ldr	r3, [r5, #0]
 800e672:	2b00      	cmp	r3, #0
 800e674:	d0c5      	beq.n	800e602 <__sflush_r+0x36>
 800e676:	2b1d      	cmp	r3, #29
 800e678:	d001      	beq.n	800e67e <__sflush_r+0xb2>
 800e67a:	2b16      	cmp	r3, #22
 800e67c:	d101      	bne.n	800e682 <__sflush_r+0xb6>
 800e67e:	602f      	str	r7, [r5, #0]
 800e680:	e7b1      	b.n	800e5e6 <__sflush_r+0x1a>
 800e682:	89a3      	ldrh	r3, [r4, #12]
 800e684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e688:	81a3      	strh	r3, [r4, #12]
 800e68a:	e7ad      	b.n	800e5e8 <__sflush_r+0x1c>
 800e68c:	690f      	ldr	r7, [r1, #16]
 800e68e:	2f00      	cmp	r7, #0
 800e690:	d0a9      	beq.n	800e5e6 <__sflush_r+0x1a>
 800e692:	0793      	lsls	r3, r2, #30
 800e694:	680e      	ldr	r6, [r1, #0]
 800e696:	bf08      	it	eq
 800e698:	694b      	ldreq	r3, [r1, #20]
 800e69a:	600f      	str	r7, [r1, #0]
 800e69c:	bf18      	it	ne
 800e69e:	2300      	movne	r3, #0
 800e6a0:	eba6 0807 	sub.w	r8, r6, r7
 800e6a4:	608b      	str	r3, [r1, #8]
 800e6a6:	f1b8 0f00 	cmp.w	r8, #0
 800e6aa:	dd9c      	ble.n	800e5e6 <__sflush_r+0x1a>
 800e6ac:	6a21      	ldr	r1, [r4, #32]
 800e6ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e6b0:	4643      	mov	r3, r8
 800e6b2:	463a      	mov	r2, r7
 800e6b4:	4628      	mov	r0, r5
 800e6b6:	47b0      	blx	r6
 800e6b8:	2800      	cmp	r0, #0
 800e6ba:	dc06      	bgt.n	800e6ca <__sflush_r+0xfe>
 800e6bc:	89a3      	ldrh	r3, [r4, #12]
 800e6be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6c2:	81a3      	strh	r3, [r4, #12]
 800e6c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e6c8:	e78e      	b.n	800e5e8 <__sflush_r+0x1c>
 800e6ca:	4407      	add	r7, r0
 800e6cc:	eba8 0800 	sub.w	r8, r8, r0
 800e6d0:	e7e9      	b.n	800e6a6 <__sflush_r+0xda>
 800e6d2:	bf00      	nop
 800e6d4:	dfbffffe 	.word	0xdfbffffe

0800e6d8 <_fflush_r>:
 800e6d8:	b538      	push	{r3, r4, r5, lr}
 800e6da:	690b      	ldr	r3, [r1, #16]
 800e6dc:	4605      	mov	r5, r0
 800e6de:	460c      	mov	r4, r1
 800e6e0:	b913      	cbnz	r3, 800e6e8 <_fflush_r+0x10>
 800e6e2:	2500      	movs	r5, #0
 800e6e4:	4628      	mov	r0, r5
 800e6e6:	bd38      	pop	{r3, r4, r5, pc}
 800e6e8:	b118      	cbz	r0, 800e6f2 <_fflush_r+0x1a>
 800e6ea:	6a03      	ldr	r3, [r0, #32]
 800e6ec:	b90b      	cbnz	r3, 800e6f2 <_fflush_r+0x1a>
 800e6ee:	f7fe f997 	bl	800ca20 <__sinit>
 800e6f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d0f3      	beq.n	800e6e2 <_fflush_r+0xa>
 800e6fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e6fc:	07d0      	lsls	r0, r2, #31
 800e6fe:	d404      	bmi.n	800e70a <_fflush_r+0x32>
 800e700:	0599      	lsls	r1, r3, #22
 800e702:	d402      	bmi.n	800e70a <_fflush_r+0x32>
 800e704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e706:	f7fe faf8 	bl	800ccfa <__retarget_lock_acquire_recursive>
 800e70a:	4628      	mov	r0, r5
 800e70c:	4621      	mov	r1, r4
 800e70e:	f7ff ff5d 	bl	800e5cc <__sflush_r>
 800e712:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e714:	07da      	lsls	r2, r3, #31
 800e716:	4605      	mov	r5, r0
 800e718:	d4e4      	bmi.n	800e6e4 <_fflush_r+0xc>
 800e71a:	89a3      	ldrh	r3, [r4, #12]
 800e71c:	059b      	lsls	r3, r3, #22
 800e71e:	d4e1      	bmi.n	800e6e4 <_fflush_r+0xc>
 800e720:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e722:	f7fe faeb 	bl	800ccfc <__retarget_lock_release_recursive>
 800e726:	e7dd      	b.n	800e6e4 <_fflush_r+0xc>

0800e728 <memmove>:
 800e728:	4288      	cmp	r0, r1
 800e72a:	b510      	push	{r4, lr}
 800e72c:	eb01 0402 	add.w	r4, r1, r2
 800e730:	d902      	bls.n	800e738 <memmove+0x10>
 800e732:	4284      	cmp	r4, r0
 800e734:	4623      	mov	r3, r4
 800e736:	d807      	bhi.n	800e748 <memmove+0x20>
 800e738:	1e43      	subs	r3, r0, #1
 800e73a:	42a1      	cmp	r1, r4
 800e73c:	d008      	beq.n	800e750 <memmove+0x28>
 800e73e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e742:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e746:	e7f8      	b.n	800e73a <memmove+0x12>
 800e748:	4402      	add	r2, r0
 800e74a:	4601      	mov	r1, r0
 800e74c:	428a      	cmp	r2, r1
 800e74e:	d100      	bne.n	800e752 <memmove+0x2a>
 800e750:	bd10      	pop	{r4, pc}
 800e752:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e756:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e75a:	e7f7      	b.n	800e74c <memmove+0x24>

0800e75c <_sbrk_r>:
 800e75c:	b538      	push	{r3, r4, r5, lr}
 800e75e:	4d06      	ldr	r5, [pc, #24]	; (800e778 <_sbrk_r+0x1c>)
 800e760:	2300      	movs	r3, #0
 800e762:	4604      	mov	r4, r0
 800e764:	4608      	mov	r0, r1
 800e766:	602b      	str	r3, [r5, #0]
 800e768:	f7f6 fc5c 	bl	8005024 <_sbrk>
 800e76c:	1c43      	adds	r3, r0, #1
 800e76e:	d102      	bne.n	800e776 <_sbrk_r+0x1a>
 800e770:	682b      	ldr	r3, [r5, #0]
 800e772:	b103      	cbz	r3, 800e776 <_sbrk_r+0x1a>
 800e774:	6023      	str	r3, [r4, #0]
 800e776:	bd38      	pop	{r3, r4, r5, pc}
 800e778:	2000519c 	.word	0x2000519c

0800e77c <__assert_func>:
 800e77c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e77e:	4614      	mov	r4, r2
 800e780:	461a      	mov	r2, r3
 800e782:	4b09      	ldr	r3, [pc, #36]	; (800e7a8 <__assert_func+0x2c>)
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	4605      	mov	r5, r0
 800e788:	68d8      	ldr	r0, [r3, #12]
 800e78a:	b14c      	cbz	r4, 800e7a0 <__assert_func+0x24>
 800e78c:	4b07      	ldr	r3, [pc, #28]	; (800e7ac <__assert_func+0x30>)
 800e78e:	9100      	str	r1, [sp, #0]
 800e790:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e794:	4906      	ldr	r1, [pc, #24]	; (800e7b0 <__assert_func+0x34>)
 800e796:	462b      	mov	r3, r5
 800e798:	f000 f872 	bl	800e880 <fiprintf>
 800e79c:	f000 f882 	bl	800e8a4 <abort>
 800e7a0:	4b04      	ldr	r3, [pc, #16]	; (800e7b4 <__assert_func+0x38>)
 800e7a2:	461c      	mov	r4, r3
 800e7a4:	e7f3      	b.n	800e78e <__assert_func+0x12>
 800e7a6:	bf00      	nop
 800e7a8:	20000074 	.word	0x20000074
 800e7ac:	0801153f 	.word	0x0801153f
 800e7b0:	0801154c 	.word	0x0801154c
 800e7b4:	0801157a 	.word	0x0801157a

0800e7b8 <_calloc_r>:
 800e7b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e7ba:	fba1 2402 	umull	r2, r4, r1, r2
 800e7be:	b94c      	cbnz	r4, 800e7d4 <_calloc_r+0x1c>
 800e7c0:	4611      	mov	r1, r2
 800e7c2:	9201      	str	r2, [sp, #4]
 800e7c4:	f7ff f9a2 	bl	800db0c <_malloc_r>
 800e7c8:	9a01      	ldr	r2, [sp, #4]
 800e7ca:	4605      	mov	r5, r0
 800e7cc:	b930      	cbnz	r0, 800e7dc <_calloc_r+0x24>
 800e7ce:	4628      	mov	r0, r5
 800e7d0:	b003      	add	sp, #12
 800e7d2:	bd30      	pop	{r4, r5, pc}
 800e7d4:	220c      	movs	r2, #12
 800e7d6:	6002      	str	r2, [r0, #0]
 800e7d8:	2500      	movs	r5, #0
 800e7da:	e7f8      	b.n	800e7ce <_calloc_r+0x16>
 800e7dc:	4621      	mov	r1, r4
 800e7de:	f7fe f9b8 	bl	800cb52 <memset>
 800e7e2:	e7f4      	b.n	800e7ce <_calloc_r+0x16>

0800e7e4 <__ascii_mbtowc>:
 800e7e4:	b082      	sub	sp, #8
 800e7e6:	b901      	cbnz	r1, 800e7ea <__ascii_mbtowc+0x6>
 800e7e8:	a901      	add	r1, sp, #4
 800e7ea:	b142      	cbz	r2, 800e7fe <__ascii_mbtowc+0x1a>
 800e7ec:	b14b      	cbz	r3, 800e802 <__ascii_mbtowc+0x1e>
 800e7ee:	7813      	ldrb	r3, [r2, #0]
 800e7f0:	600b      	str	r3, [r1, #0]
 800e7f2:	7812      	ldrb	r2, [r2, #0]
 800e7f4:	1e10      	subs	r0, r2, #0
 800e7f6:	bf18      	it	ne
 800e7f8:	2001      	movne	r0, #1
 800e7fa:	b002      	add	sp, #8
 800e7fc:	4770      	bx	lr
 800e7fe:	4610      	mov	r0, r2
 800e800:	e7fb      	b.n	800e7fa <__ascii_mbtowc+0x16>
 800e802:	f06f 0001 	mvn.w	r0, #1
 800e806:	e7f8      	b.n	800e7fa <__ascii_mbtowc+0x16>

0800e808 <_realloc_r>:
 800e808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e80c:	4680      	mov	r8, r0
 800e80e:	4614      	mov	r4, r2
 800e810:	460e      	mov	r6, r1
 800e812:	b921      	cbnz	r1, 800e81e <_realloc_r+0x16>
 800e814:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e818:	4611      	mov	r1, r2
 800e81a:	f7ff b977 	b.w	800db0c <_malloc_r>
 800e81e:	b92a      	cbnz	r2, 800e82c <_realloc_r+0x24>
 800e820:	f7ff f900 	bl	800da24 <_free_r>
 800e824:	4625      	mov	r5, r4
 800e826:	4628      	mov	r0, r5
 800e828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e82c:	f000 f841 	bl	800e8b2 <_malloc_usable_size_r>
 800e830:	4284      	cmp	r4, r0
 800e832:	4607      	mov	r7, r0
 800e834:	d802      	bhi.n	800e83c <_realloc_r+0x34>
 800e836:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e83a:	d812      	bhi.n	800e862 <_realloc_r+0x5a>
 800e83c:	4621      	mov	r1, r4
 800e83e:	4640      	mov	r0, r8
 800e840:	f7ff f964 	bl	800db0c <_malloc_r>
 800e844:	4605      	mov	r5, r0
 800e846:	2800      	cmp	r0, #0
 800e848:	d0ed      	beq.n	800e826 <_realloc_r+0x1e>
 800e84a:	42bc      	cmp	r4, r7
 800e84c:	4622      	mov	r2, r4
 800e84e:	4631      	mov	r1, r6
 800e850:	bf28      	it	cs
 800e852:	463a      	movcs	r2, r7
 800e854:	f7fe fa5b 	bl	800cd0e <memcpy>
 800e858:	4631      	mov	r1, r6
 800e85a:	4640      	mov	r0, r8
 800e85c:	f7ff f8e2 	bl	800da24 <_free_r>
 800e860:	e7e1      	b.n	800e826 <_realloc_r+0x1e>
 800e862:	4635      	mov	r5, r6
 800e864:	e7df      	b.n	800e826 <_realloc_r+0x1e>

0800e866 <__ascii_wctomb>:
 800e866:	b149      	cbz	r1, 800e87c <__ascii_wctomb+0x16>
 800e868:	2aff      	cmp	r2, #255	; 0xff
 800e86a:	bf85      	ittet	hi
 800e86c:	238a      	movhi	r3, #138	; 0x8a
 800e86e:	6003      	strhi	r3, [r0, #0]
 800e870:	700a      	strbls	r2, [r1, #0]
 800e872:	f04f 30ff 	movhi.w	r0, #4294967295
 800e876:	bf98      	it	ls
 800e878:	2001      	movls	r0, #1
 800e87a:	4770      	bx	lr
 800e87c:	4608      	mov	r0, r1
 800e87e:	4770      	bx	lr

0800e880 <fiprintf>:
 800e880:	b40e      	push	{r1, r2, r3}
 800e882:	b503      	push	{r0, r1, lr}
 800e884:	4601      	mov	r1, r0
 800e886:	ab03      	add	r3, sp, #12
 800e888:	4805      	ldr	r0, [pc, #20]	; (800e8a0 <fiprintf+0x20>)
 800e88a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e88e:	6800      	ldr	r0, [r0, #0]
 800e890:	9301      	str	r3, [sp, #4]
 800e892:	f000 f83f 	bl	800e914 <_vfiprintf_r>
 800e896:	b002      	add	sp, #8
 800e898:	f85d eb04 	ldr.w	lr, [sp], #4
 800e89c:	b003      	add	sp, #12
 800e89e:	4770      	bx	lr
 800e8a0:	20000074 	.word	0x20000074

0800e8a4 <abort>:
 800e8a4:	b508      	push	{r3, lr}
 800e8a6:	2006      	movs	r0, #6
 800e8a8:	f000 fa0c 	bl	800ecc4 <raise>
 800e8ac:	2001      	movs	r0, #1
 800e8ae:	f7f6 fb41 	bl	8004f34 <_exit>

0800e8b2 <_malloc_usable_size_r>:
 800e8b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e8b6:	1f18      	subs	r0, r3, #4
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	bfbc      	itt	lt
 800e8bc:	580b      	ldrlt	r3, [r1, r0]
 800e8be:	18c0      	addlt	r0, r0, r3
 800e8c0:	4770      	bx	lr

0800e8c2 <__sfputc_r>:
 800e8c2:	6893      	ldr	r3, [r2, #8]
 800e8c4:	3b01      	subs	r3, #1
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	b410      	push	{r4}
 800e8ca:	6093      	str	r3, [r2, #8]
 800e8cc:	da08      	bge.n	800e8e0 <__sfputc_r+0x1e>
 800e8ce:	6994      	ldr	r4, [r2, #24]
 800e8d0:	42a3      	cmp	r3, r4
 800e8d2:	db01      	blt.n	800e8d8 <__sfputc_r+0x16>
 800e8d4:	290a      	cmp	r1, #10
 800e8d6:	d103      	bne.n	800e8e0 <__sfputc_r+0x1e>
 800e8d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e8dc:	f000 b934 	b.w	800eb48 <__swbuf_r>
 800e8e0:	6813      	ldr	r3, [r2, #0]
 800e8e2:	1c58      	adds	r0, r3, #1
 800e8e4:	6010      	str	r0, [r2, #0]
 800e8e6:	7019      	strb	r1, [r3, #0]
 800e8e8:	4608      	mov	r0, r1
 800e8ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e8ee:	4770      	bx	lr

0800e8f0 <__sfputs_r>:
 800e8f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8f2:	4606      	mov	r6, r0
 800e8f4:	460f      	mov	r7, r1
 800e8f6:	4614      	mov	r4, r2
 800e8f8:	18d5      	adds	r5, r2, r3
 800e8fa:	42ac      	cmp	r4, r5
 800e8fc:	d101      	bne.n	800e902 <__sfputs_r+0x12>
 800e8fe:	2000      	movs	r0, #0
 800e900:	e007      	b.n	800e912 <__sfputs_r+0x22>
 800e902:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e906:	463a      	mov	r2, r7
 800e908:	4630      	mov	r0, r6
 800e90a:	f7ff ffda 	bl	800e8c2 <__sfputc_r>
 800e90e:	1c43      	adds	r3, r0, #1
 800e910:	d1f3      	bne.n	800e8fa <__sfputs_r+0xa>
 800e912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e914 <_vfiprintf_r>:
 800e914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e918:	460d      	mov	r5, r1
 800e91a:	b09d      	sub	sp, #116	; 0x74
 800e91c:	4614      	mov	r4, r2
 800e91e:	4698      	mov	r8, r3
 800e920:	4606      	mov	r6, r0
 800e922:	b118      	cbz	r0, 800e92c <_vfiprintf_r+0x18>
 800e924:	6a03      	ldr	r3, [r0, #32]
 800e926:	b90b      	cbnz	r3, 800e92c <_vfiprintf_r+0x18>
 800e928:	f7fe f87a 	bl	800ca20 <__sinit>
 800e92c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e92e:	07d9      	lsls	r1, r3, #31
 800e930:	d405      	bmi.n	800e93e <_vfiprintf_r+0x2a>
 800e932:	89ab      	ldrh	r3, [r5, #12]
 800e934:	059a      	lsls	r2, r3, #22
 800e936:	d402      	bmi.n	800e93e <_vfiprintf_r+0x2a>
 800e938:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e93a:	f7fe f9de 	bl	800ccfa <__retarget_lock_acquire_recursive>
 800e93e:	89ab      	ldrh	r3, [r5, #12]
 800e940:	071b      	lsls	r3, r3, #28
 800e942:	d501      	bpl.n	800e948 <_vfiprintf_r+0x34>
 800e944:	692b      	ldr	r3, [r5, #16]
 800e946:	b99b      	cbnz	r3, 800e970 <_vfiprintf_r+0x5c>
 800e948:	4629      	mov	r1, r5
 800e94a:	4630      	mov	r0, r6
 800e94c:	f000 f93a 	bl	800ebc4 <__swsetup_r>
 800e950:	b170      	cbz	r0, 800e970 <_vfiprintf_r+0x5c>
 800e952:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e954:	07dc      	lsls	r4, r3, #31
 800e956:	d504      	bpl.n	800e962 <_vfiprintf_r+0x4e>
 800e958:	f04f 30ff 	mov.w	r0, #4294967295
 800e95c:	b01d      	add	sp, #116	; 0x74
 800e95e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e962:	89ab      	ldrh	r3, [r5, #12]
 800e964:	0598      	lsls	r0, r3, #22
 800e966:	d4f7      	bmi.n	800e958 <_vfiprintf_r+0x44>
 800e968:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e96a:	f7fe f9c7 	bl	800ccfc <__retarget_lock_release_recursive>
 800e96e:	e7f3      	b.n	800e958 <_vfiprintf_r+0x44>
 800e970:	2300      	movs	r3, #0
 800e972:	9309      	str	r3, [sp, #36]	; 0x24
 800e974:	2320      	movs	r3, #32
 800e976:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e97a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e97e:	2330      	movs	r3, #48	; 0x30
 800e980:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800eb34 <_vfiprintf_r+0x220>
 800e984:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e988:	f04f 0901 	mov.w	r9, #1
 800e98c:	4623      	mov	r3, r4
 800e98e:	469a      	mov	sl, r3
 800e990:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e994:	b10a      	cbz	r2, 800e99a <_vfiprintf_r+0x86>
 800e996:	2a25      	cmp	r2, #37	; 0x25
 800e998:	d1f9      	bne.n	800e98e <_vfiprintf_r+0x7a>
 800e99a:	ebba 0b04 	subs.w	fp, sl, r4
 800e99e:	d00b      	beq.n	800e9b8 <_vfiprintf_r+0xa4>
 800e9a0:	465b      	mov	r3, fp
 800e9a2:	4622      	mov	r2, r4
 800e9a4:	4629      	mov	r1, r5
 800e9a6:	4630      	mov	r0, r6
 800e9a8:	f7ff ffa2 	bl	800e8f0 <__sfputs_r>
 800e9ac:	3001      	adds	r0, #1
 800e9ae:	f000 80a9 	beq.w	800eb04 <_vfiprintf_r+0x1f0>
 800e9b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e9b4:	445a      	add	r2, fp
 800e9b6:	9209      	str	r2, [sp, #36]	; 0x24
 800e9b8:	f89a 3000 	ldrb.w	r3, [sl]
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	f000 80a1 	beq.w	800eb04 <_vfiprintf_r+0x1f0>
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	f04f 32ff 	mov.w	r2, #4294967295
 800e9c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e9cc:	f10a 0a01 	add.w	sl, sl, #1
 800e9d0:	9304      	str	r3, [sp, #16]
 800e9d2:	9307      	str	r3, [sp, #28]
 800e9d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e9d8:	931a      	str	r3, [sp, #104]	; 0x68
 800e9da:	4654      	mov	r4, sl
 800e9dc:	2205      	movs	r2, #5
 800e9de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9e2:	4854      	ldr	r0, [pc, #336]	; (800eb34 <_vfiprintf_r+0x220>)
 800e9e4:	f7f1 fbf4 	bl	80001d0 <memchr>
 800e9e8:	9a04      	ldr	r2, [sp, #16]
 800e9ea:	b9d8      	cbnz	r0, 800ea24 <_vfiprintf_r+0x110>
 800e9ec:	06d1      	lsls	r1, r2, #27
 800e9ee:	bf44      	itt	mi
 800e9f0:	2320      	movmi	r3, #32
 800e9f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e9f6:	0713      	lsls	r3, r2, #28
 800e9f8:	bf44      	itt	mi
 800e9fa:	232b      	movmi	r3, #43	; 0x2b
 800e9fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ea00:	f89a 3000 	ldrb.w	r3, [sl]
 800ea04:	2b2a      	cmp	r3, #42	; 0x2a
 800ea06:	d015      	beq.n	800ea34 <_vfiprintf_r+0x120>
 800ea08:	9a07      	ldr	r2, [sp, #28]
 800ea0a:	4654      	mov	r4, sl
 800ea0c:	2000      	movs	r0, #0
 800ea0e:	f04f 0c0a 	mov.w	ip, #10
 800ea12:	4621      	mov	r1, r4
 800ea14:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea18:	3b30      	subs	r3, #48	; 0x30
 800ea1a:	2b09      	cmp	r3, #9
 800ea1c:	d94d      	bls.n	800eaba <_vfiprintf_r+0x1a6>
 800ea1e:	b1b0      	cbz	r0, 800ea4e <_vfiprintf_r+0x13a>
 800ea20:	9207      	str	r2, [sp, #28]
 800ea22:	e014      	b.n	800ea4e <_vfiprintf_r+0x13a>
 800ea24:	eba0 0308 	sub.w	r3, r0, r8
 800ea28:	fa09 f303 	lsl.w	r3, r9, r3
 800ea2c:	4313      	orrs	r3, r2
 800ea2e:	9304      	str	r3, [sp, #16]
 800ea30:	46a2      	mov	sl, r4
 800ea32:	e7d2      	b.n	800e9da <_vfiprintf_r+0xc6>
 800ea34:	9b03      	ldr	r3, [sp, #12]
 800ea36:	1d19      	adds	r1, r3, #4
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	9103      	str	r1, [sp, #12]
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	bfbb      	ittet	lt
 800ea40:	425b      	neglt	r3, r3
 800ea42:	f042 0202 	orrlt.w	r2, r2, #2
 800ea46:	9307      	strge	r3, [sp, #28]
 800ea48:	9307      	strlt	r3, [sp, #28]
 800ea4a:	bfb8      	it	lt
 800ea4c:	9204      	strlt	r2, [sp, #16]
 800ea4e:	7823      	ldrb	r3, [r4, #0]
 800ea50:	2b2e      	cmp	r3, #46	; 0x2e
 800ea52:	d10c      	bne.n	800ea6e <_vfiprintf_r+0x15a>
 800ea54:	7863      	ldrb	r3, [r4, #1]
 800ea56:	2b2a      	cmp	r3, #42	; 0x2a
 800ea58:	d134      	bne.n	800eac4 <_vfiprintf_r+0x1b0>
 800ea5a:	9b03      	ldr	r3, [sp, #12]
 800ea5c:	1d1a      	adds	r2, r3, #4
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	9203      	str	r2, [sp, #12]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	bfb8      	it	lt
 800ea66:	f04f 33ff 	movlt.w	r3, #4294967295
 800ea6a:	3402      	adds	r4, #2
 800ea6c:	9305      	str	r3, [sp, #20]
 800ea6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800eb44 <_vfiprintf_r+0x230>
 800ea72:	7821      	ldrb	r1, [r4, #0]
 800ea74:	2203      	movs	r2, #3
 800ea76:	4650      	mov	r0, sl
 800ea78:	f7f1 fbaa 	bl	80001d0 <memchr>
 800ea7c:	b138      	cbz	r0, 800ea8e <_vfiprintf_r+0x17a>
 800ea7e:	9b04      	ldr	r3, [sp, #16]
 800ea80:	eba0 000a 	sub.w	r0, r0, sl
 800ea84:	2240      	movs	r2, #64	; 0x40
 800ea86:	4082      	lsls	r2, r0
 800ea88:	4313      	orrs	r3, r2
 800ea8a:	3401      	adds	r4, #1
 800ea8c:	9304      	str	r3, [sp, #16]
 800ea8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea92:	4829      	ldr	r0, [pc, #164]	; (800eb38 <_vfiprintf_r+0x224>)
 800ea94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ea98:	2206      	movs	r2, #6
 800ea9a:	f7f1 fb99 	bl	80001d0 <memchr>
 800ea9e:	2800      	cmp	r0, #0
 800eaa0:	d03f      	beq.n	800eb22 <_vfiprintf_r+0x20e>
 800eaa2:	4b26      	ldr	r3, [pc, #152]	; (800eb3c <_vfiprintf_r+0x228>)
 800eaa4:	bb1b      	cbnz	r3, 800eaee <_vfiprintf_r+0x1da>
 800eaa6:	9b03      	ldr	r3, [sp, #12]
 800eaa8:	3307      	adds	r3, #7
 800eaaa:	f023 0307 	bic.w	r3, r3, #7
 800eaae:	3308      	adds	r3, #8
 800eab0:	9303      	str	r3, [sp, #12]
 800eab2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eab4:	443b      	add	r3, r7
 800eab6:	9309      	str	r3, [sp, #36]	; 0x24
 800eab8:	e768      	b.n	800e98c <_vfiprintf_r+0x78>
 800eaba:	fb0c 3202 	mla	r2, ip, r2, r3
 800eabe:	460c      	mov	r4, r1
 800eac0:	2001      	movs	r0, #1
 800eac2:	e7a6      	b.n	800ea12 <_vfiprintf_r+0xfe>
 800eac4:	2300      	movs	r3, #0
 800eac6:	3401      	adds	r4, #1
 800eac8:	9305      	str	r3, [sp, #20]
 800eaca:	4619      	mov	r1, r3
 800eacc:	f04f 0c0a 	mov.w	ip, #10
 800ead0:	4620      	mov	r0, r4
 800ead2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ead6:	3a30      	subs	r2, #48	; 0x30
 800ead8:	2a09      	cmp	r2, #9
 800eada:	d903      	bls.n	800eae4 <_vfiprintf_r+0x1d0>
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d0c6      	beq.n	800ea6e <_vfiprintf_r+0x15a>
 800eae0:	9105      	str	r1, [sp, #20]
 800eae2:	e7c4      	b.n	800ea6e <_vfiprintf_r+0x15a>
 800eae4:	fb0c 2101 	mla	r1, ip, r1, r2
 800eae8:	4604      	mov	r4, r0
 800eaea:	2301      	movs	r3, #1
 800eaec:	e7f0      	b.n	800ead0 <_vfiprintf_r+0x1bc>
 800eaee:	ab03      	add	r3, sp, #12
 800eaf0:	9300      	str	r3, [sp, #0]
 800eaf2:	462a      	mov	r2, r5
 800eaf4:	4b12      	ldr	r3, [pc, #72]	; (800eb40 <_vfiprintf_r+0x22c>)
 800eaf6:	a904      	add	r1, sp, #16
 800eaf8:	4630      	mov	r0, r6
 800eafa:	f7fd fb3f 	bl	800c17c <_printf_float>
 800eafe:	4607      	mov	r7, r0
 800eb00:	1c78      	adds	r0, r7, #1
 800eb02:	d1d6      	bne.n	800eab2 <_vfiprintf_r+0x19e>
 800eb04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800eb06:	07d9      	lsls	r1, r3, #31
 800eb08:	d405      	bmi.n	800eb16 <_vfiprintf_r+0x202>
 800eb0a:	89ab      	ldrh	r3, [r5, #12]
 800eb0c:	059a      	lsls	r2, r3, #22
 800eb0e:	d402      	bmi.n	800eb16 <_vfiprintf_r+0x202>
 800eb10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800eb12:	f7fe f8f3 	bl	800ccfc <__retarget_lock_release_recursive>
 800eb16:	89ab      	ldrh	r3, [r5, #12]
 800eb18:	065b      	lsls	r3, r3, #25
 800eb1a:	f53f af1d 	bmi.w	800e958 <_vfiprintf_r+0x44>
 800eb1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eb20:	e71c      	b.n	800e95c <_vfiprintf_r+0x48>
 800eb22:	ab03      	add	r3, sp, #12
 800eb24:	9300      	str	r3, [sp, #0]
 800eb26:	462a      	mov	r2, r5
 800eb28:	4b05      	ldr	r3, [pc, #20]	; (800eb40 <_vfiprintf_r+0x22c>)
 800eb2a:	a904      	add	r1, sp, #16
 800eb2c:	4630      	mov	r0, r6
 800eb2e:	f7fd fdc9 	bl	800c6c4 <_printf_i>
 800eb32:	e7e4      	b.n	800eafe <_vfiprintf_r+0x1ea>
 800eb34:	08011524 	.word	0x08011524
 800eb38:	0801152e 	.word	0x0801152e
 800eb3c:	0800c17d 	.word	0x0800c17d
 800eb40:	0800e8f1 	.word	0x0800e8f1
 800eb44:	0801152a 	.word	0x0801152a

0800eb48 <__swbuf_r>:
 800eb48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb4a:	460e      	mov	r6, r1
 800eb4c:	4614      	mov	r4, r2
 800eb4e:	4605      	mov	r5, r0
 800eb50:	b118      	cbz	r0, 800eb5a <__swbuf_r+0x12>
 800eb52:	6a03      	ldr	r3, [r0, #32]
 800eb54:	b90b      	cbnz	r3, 800eb5a <__swbuf_r+0x12>
 800eb56:	f7fd ff63 	bl	800ca20 <__sinit>
 800eb5a:	69a3      	ldr	r3, [r4, #24]
 800eb5c:	60a3      	str	r3, [r4, #8]
 800eb5e:	89a3      	ldrh	r3, [r4, #12]
 800eb60:	071a      	lsls	r2, r3, #28
 800eb62:	d525      	bpl.n	800ebb0 <__swbuf_r+0x68>
 800eb64:	6923      	ldr	r3, [r4, #16]
 800eb66:	b31b      	cbz	r3, 800ebb0 <__swbuf_r+0x68>
 800eb68:	6823      	ldr	r3, [r4, #0]
 800eb6a:	6922      	ldr	r2, [r4, #16]
 800eb6c:	1a98      	subs	r0, r3, r2
 800eb6e:	6963      	ldr	r3, [r4, #20]
 800eb70:	b2f6      	uxtb	r6, r6
 800eb72:	4283      	cmp	r3, r0
 800eb74:	4637      	mov	r7, r6
 800eb76:	dc04      	bgt.n	800eb82 <__swbuf_r+0x3a>
 800eb78:	4621      	mov	r1, r4
 800eb7a:	4628      	mov	r0, r5
 800eb7c:	f7ff fdac 	bl	800e6d8 <_fflush_r>
 800eb80:	b9e0      	cbnz	r0, 800ebbc <__swbuf_r+0x74>
 800eb82:	68a3      	ldr	r3, [r4, #8]
 800eb84:	3b01      	subs	r3, #1
 800eb86:	60a3      	str	r3, [r4, #8]
 800eb88:	6823      	ldr	r3, [r4, #0]
 800eb8a:	1c5a      	adds	r2, r3, #1
 800eb8c:	6022      	str	r2, [r4, #0]
 800eb8e:	701e      	strb	r6, [r3, #0]
 800eb90:	6962      	ldr	r2, [r4, #20]
 800eb92:	1c43      	adds	r3, r0, #1
 800eb94:	429a      	cmp	r2, r3
 800eb96:	d004      	beq.n	800eba2 <__swbuf_r+0x5a>
 800eb98:	89a3      	ldrh	r3, [r4, #12]
 800eb9a:	07db      	lsls	r3, r3, #31
 800eb9c:	d506      	bpl.n	800ebac <__swbuf_r+0x64>
 800eb9e:	2e0a      	cmp	r6, #10
 800eba0:	d104      	bne.n	800ebac <__swbuf_r+0x64>
 800eba2:	4621      	mov	r1, r4
 800eba4:	4628      	mov	r0, r5
 800eba6:	f7ff fd97 	bl	800e6d8 <_fflush_r>
 800ebaa:	b938      	cbnz	r0, 800ebbc <__swbuf_r+0x74>
 800ebac:	4638      	mov	r0, r7
 800ebae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebb0:	4621      	mov	r1, r4
 800ebb2:	4628      	mov	r0, r5
 800ebb4:	f000 f806 	bl	800ebc4 <__swsetup_r>
 800ebb8:	2800      	cmp	r0, #0
 800ebba:	d0d5      	beq.n	800eb68 <__swbuf_r+0x20>
 800ebbc:	f04f 37ff 	mov.w	r7, #4294967295
 800ebc0:	e7f4      	b.n	800ebac <__swbuf_r+0x64>
	...

0800ebc4 <__swsetup_r>:
 800ebc4:	b538      	push	{r3, r4, r5, lr}
 800ebc6:	4b2a      	ldr	r3, [pc, #168]	; (800ec70 <__swsetup_r+0xac>)
 800ebc8:	4605      	mov	r5, r0
 800ebca:	6818      	ldr	r0, [r3, #0]
 800ebcc:	460c      	mov	r4, r1
 800ebce:	b118      	cbz	r0, 800ebd8 <__swsetup_r+0x14>
 800ebd0:	6a03      	ldr	r3, [r0, #32]
 800ebd2:	b90b      	cbnz	r3, 800ebd8 <__swsetup_r+0x14>
 800ebd4:	f7fd ff24 	bl	800ca20 <__sinit>
 800ebd8:	89a3      	ldrh	r3, [r4, #12]
 800ebda:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ebde:	0718      	lsls	r0, r3, #28
 800ebe0:	d422      	bmi.n	800ec28 <__swsetup_r+0x64>
 800ebe2:	06d9      	lsls	r1, r3, #27
 800ebe4:	d407      	bmi.n	800ebf6 <__swsetup_r+0x32>
 800ebe6:	2309      	movs	r3, #9
 800ebe8:	602b      	str	r3, [r5, #0]
 800ebea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ebee:	81a3      	strh	r3, [r4, #12]
 800ebf0:	f04f 30ff 	mov.w	r0, #4294967295
 800ebf4:	e034      	b.n	800ec60 <__swsetup_r+0x9c>
 800ebf6:	0758      	lsls	r0, r3, #29
 800ebf8:	d512      	bpl.n	800ec20 <__swsetup_r+0x5c>
 800ebfa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ebfc:	b141      	cbz	r1, 800ec10 <__swsetup_r+0x4c>
 800ebfe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ec02:	4299      	cmp	r1, r3
 800ec04:	d002      	beq.n	800ec0c <__swsetup_r+0x48>
 800ec06:	4628      	mov	r0, r5
 800ec08:	f7fe ff0c 	bl	800da24 <_free_r>
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	6363      	str	r3, [r4, #52]	; 0x34
 800ec10:	89a3      	ldrh	r3, [r4, #12]
 800ec12:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ec16:	81a3      	strh	r3, [r4, #12]
 800ec18:	2300      	movs	r3, #0
 800ec1a:	6063      	str	r3, [r4, #4]
 800ec1c:	6923      	ldr	r3, [r4, #16]
 800ec1e:	6023      	str	r3, [r4, #0]
 800ec20:	89a3      	ldrh	r3, [r4, #12]
 800ec22:	f043 0308 	orr.w	r3, r3, #8
 800ec26:	81a3      	strh	r3, [r4, #12]
 800ec28:	6923      	ldr	r3, [r4, #16]
 800ec2a:	b94b      	cbnz	r3, 800ec40 <__swsetup_r+0x7c>
 800ec2c:	89a3      	ldrh	r3, [r4, #12]
 800ec2e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ec32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ec36:	d003      	beq.n	800ec40 <__swsetup_r+0x7c>
 800ec38:	4621      	mov	r1, r4
 800ec3a:	4628      	mov	r0, r5
 800ec3c:	f000 f884 	bl	800ed48 <__smakebuf_r>
 800ec40:	89a0      	ldrh	r0, [r4, #12]
 800ec42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ec46:	f010 0301 	ands.w	r3, r0, #1
 800ec4a:	d00a      	beq.n	800ec62 <__swsetup_r+0x9e>
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	60a3      	str	r3, [r4, #8]
 800ec50:	6963      	ldr	r3, [r4, #20]
 800ec52:	425b      	negs	r3, r3
 800ec54:	61a3      	str	r3, [r4, #24]
 800ec56:	6923      	ldr	r3, [r4, #16]
 800ec58:	b943      	cbnz	r3, 800ec6c <__swsetup_r+0xa8>
 800ec5a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ec5e:	d1c4      	bne.n	800ebea <__swsetup_r+0x26>
 800ec60:	bd38      	pop	{r3, r4, r5, pc}
 800ec62:	0781      	lsls	r1, r0, #30
 800ec64:	bf58      	it	pl
 800ec66:	6963      	ldrpl	r3, [r4, #20]
 800ec68:	60a3      	str	r3, [r4, #8]
 800ec6a:	e7f4      	b.n	800ec56 <__swsetup_r+0x92>
 800ec6c:	2000      	movs	r0, #0
 800ec6e:	e7f7      	b.n	800ec60 <__swsetup_r+0x9c>
 800ec70:	20000074 	.word	0x20000074

0800ec74 <_raise_r>:
 800ec74:	291f      	cmp	r1, #31
 800ec76:	b538      	push	{r3, r4, r5, lr}
 800ec78:	4604      	mov	r4, r0
 800ec7a:	460d      	mov	r5, r1
 800ec7c:	d904      	bls.n	800ec88 <_raise_r+0x14>
 800ec7e:	2316      	movs	r3, #22
 800ec80:	6003      	str	r3, [r0, #0]
 800ec82:	f04f 30ff 	mov.w	r0, #4294967295
 800ec86:	bd38      	pop	{r3, r4, r5, pc}
 800ec88:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ec8a:	b112      	cbz	r2, 800ec92 <_raise_r+0x1e>
 800ec8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ec90:	b94b      	cbnz	r3, 800eca6 <_raise_r+0x32>
 800ec92:	4620      	mov	r0, r4
 800ec94:	f000 f830 	bl	800ecf8 <_getpid_r>
 800ec98:	462a      	mov	r2, r5
 800ec9a:	4601      	mov	r1, r0
 800ec9c:	4620      	mov	r0, r4
 800ec9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eca2:	f000 b817 	b.w	800ecd4 <_kill_r>
 800eca6:	2b01      	cmp	r3, #1
 800eca8:	d00a      	beq.n	800ecc0 <_raise_r+0x4c>
 800ecaa:	1c59      	adds	r1, r3, #1
 800ecac:	d103      	bne.n	800ecb6 <_raise_r+0x42>
 800ecae:	2316      	movs	r3, #22
 800ecb0:	6003      	str	r3, [r0, #0]
 800ecb2:	2001      	movs	r0, #1
 800ecb4:	e7e7      	b.n	800ec86 <_raise_r+0x12>
 800ecb6:	2400      	movs	r4, #0
 800ecb8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ecbc:	4628      	mov	r0, r5
 800ecbe:	4798      	blx	r3
 800ecc0:	2000      	movs	r0, #0
 800ecc2:	e7e0      	b.n	800ec86 <_raise_r+0x12>

0800ecc4 <raise>:
 800ecc4:	4b02      	ldr	r3, [pc, #8]	; (800ecd0 <raise+0xc>)
 800ecc6:	4601      	mov	r1, r0
 800ecc8:	6818      	ldr	r0, [r3, #0]
 800ecca:	f7ff bfd3 	b.w	800ec74 <_raise_r>
 800ecce:	bf00      	nop
 800ecd0:	20000074 	.word	0x20000074

0800ecd4 <_kill_r>:
 800ecd4:	b538      	push	{r3, r4, r5, lr}
 800ecd6:	4d07      	ldr	r5, [pc, #28]	; (800ecf4 <_kill_r+0x20>)
 800ecd8:	2300      	movs	r3, #0
 800ecda:	4604      	mov	r4, r0
 800ecdc:	4608      	mov	r0, r1
 800ecde:	4611      	mov	r1, r2
 800ece0:	602b      	str	r3, [r5, #0]
 800ece2:	f7f6 f917 	bl	8004f14 <_kill>
 800ece6:	1c43      	adds	r3, r0, #1
 800ece8:	d102      	bne.n	800ecf0 <_kill_r+0x1c>
 800ecea:	682b      	ldr	r3, [r5, #0]
 800ecec:	b103      	cbz	r3, 800ecf0 <_kill_r+0x1c>
 800ecee:	6023      	str	r3, [r4, #0]
 800ecf0:	bd38      	pop	{r3, r4, r5, pc}
 800ecf2:	bf00      	nop
 800ecf4:	2000519c 	.word	0x2000519c

0800ecf8 <_getpid_r>:
 800ecf8:	f7f6 b904 	b.w	8004f04 <_getpid>

0800ecfc <__swhatbuf_r>:
 800ecfc:	b570      	push	{r4, r5, r6, lr}
 800ecfe:	460c      	mov	r4, r1
 800ed00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed04:	2900      	cmp	r1, #0
 800ed06:	b096      	sub	sp, #88	; 0x58
 800ed08:	4615      	mov	r5, r2
 800ed0a:	461e      	mov	r6, r3
 800ed0c:	da0d      	bge.n	800ed2a <__swhatbuf_r+0x2e>
 800ed0e:	89a3      	ldrh	r3, [r4, #12]
 800ed10:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ed14:	f04f 0100 	mov.w	r1, #0
 800ed18:	bf0c      	ite	eq
 800ed1a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ed1e:	2340      	movne	r3, #64	; 0x40
 800ed20:	2000      	movs	r0, #0
 800ed22:	6031      	str	r1, [r6, #0]
 800ed24:	602b      	str	r3, [r5, #0]
 800ed26:	b016      	add	sp, #88	; 0x58
 800ed28:	bd70      	pop	{r4, r5, r6, pc}
 800ed2a:	466a      	mov	r2, sp
 800ed2c:	f000 f848 	bl	800edc0 <_fstat_r>
 800ed30:	2800      	cmp	r0, #0
 800ed32:	dbec      	blt.n	800ed0e <__swhatbuf_r+0x12>
 800ed34:	9901      	ldr	r1, [sp, #4]
 800ed36:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ed3a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ed3e:	4259      	negs	r1, r3
 800ed40:	4159      	adcs	r1, r3
 800ed42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ed46:	e7eb      	b.n	800ed20 <__swhatbuf_r+0x24>

0800ed48 <__smakebuf_r>:
 800ed48:	898b      	ldrh	r3, [r1, #12]
 800ed4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ed4c:	079d      	lsls	r5, r3, #30
 800ed4e:	4606      	mov	r6, r0
 800ed50:	460c      	mov	r4, r1
 800ed52:	d507      	bpl.n	800ed64 <__smakebuf_r+0x1c>
 800ed54:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ed58:	6023      	str	r3, [r4, #0]
 800ed5a:	6123      	str	r3, [r4, #16]
 800ed5c:	2301      	movs	r3, #1
 800ed5e:	6163      	str	r3, [r4, #20]
 800ed60:	b002      	add	sp, #8
 800ed62:	bd70      	pop	{r4, r5, r6, pc}
 800ed64:	ab01      	add	r3, sp, #4
 800ed66:	466a      	mov	r2, sp
 800ed68:	f7ff ffc8 	bl	800ecfc <__swhatbuf_r>
 800ed6c:	9900      	ldr	r1, [sp, #0]
 800ed6e:	4605      	mov	r5, r0
 800ed70:	4630      	mov	r0, r6
 800ed72:	f7fe fecb 	bl	800db0c <_malloc_r>
 800ed76:	b948      	cbnz	r0, 800ed8c <__smakebuf_r+0x44>
 800ed78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed7c:	059a      	lsls	r2, r3, #22
 800ed7e:	d4ef      	bmi.n	800ed60 <__smakebuf_r+0x18>
 800ed80:	f023 0303 	bic.w	r3, r3, #3
 800ed84:	f043 0302 	orr.w	r3, r3, #2
 800ed88:	81a3      	strh	r3, [r4, #12]
 800ed8a:	e7e3      	b.n	800ed54 <__smakebuf_r+0xc>
 800ed8c:	89a3      	ldrh	r3, [r4, #12]
 800ed8e:	6020      	str	r0, [r4, #0]
 800ed90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ed94:	81a3      	strh	r3, [r4, #12]
 800ed96:	9b00      	ldr	r3, [sp, #0]
 800ed98:	6163      	str	r3, [r4, #20]
 800ed9a:	9b01      	ldr	r3, [sp, #4]
 800ed9c:	6120      	str	r0, [r4, #16]
 800ed9e:	b15b      	cbz	r3, 800edb8 <__smakebuf_r+0x70>
 800eda0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eda4:	4630      	mov	r0, r6
 800eda6:	f000 f81d 	bl	800ede4 <_isatty_r>
 800edaa:	b128      	cbz	r0, 800edb8 <__smakebuf_r+0x70>
 800edac:	89a3      	ldrh	r3, [r4, #12]
 800edae:	f023 0303 	bic.w	r3, r3, #3
 800edb2:	f043 0301 	orr.w	r3, r3, #1
 800edb6:	81a3      	strh	r3, [r4, #12]
 800edb8:	89a3      	ldrh	r3, [r4, #12]
 800edba:	431d      	orrs	r5, r3
 800edbc:	81a5      	strh	r5, [r4, #12]
 800edbe:	e7cf      	b.n	800ed60 <__smakebuf_r+0x18>

0800edc0 <_fstat_r>:
 800edc0:	b538      	push	{r3, r4, r5, lr}
 800edc2:	4d07      	ldr	r5, [pc, #28]	; (800ede0 <_fstat_r+0x20>)
 800edc4:	2300      	movs	r3, #0
 800edc6:	4604      	mov	r4, r0
 800edc8:	4608      	mov	r0, r1
 800edca:	4611      	mov	r1, r2
 800edcc:	602b      	str	r3, [r5, #0]
 800edce:	f7f6 f900 	bl	8004fd2 <_fstat>
 800edd2:	1c43      	adds	r3, r0, #1
 800edd4:	d102      	bne.n	800eddc <_fstat_r+0x1c>
 800edd6:	682b      	ldr	r3, [r5, #0]
 800edd8:	b103      	cbz	r3, 800eddc <_fstat_r+0x1c>
 800edda:	6023      	str	r3, [r4, #0]
 800eddc:	bd38      	pop	{r3, r4, r5, pc}
 800edde:	bf00      	nop
 800ede0:	2000519c 	.word	0x2000519c

0800ede4 <_isatty_r>:
 800ede4:	b538      	push	{r3, r4, r5, lr}
 800ede6:	4d06      	ldr	r5, [pc, #24]	; (800ee00 <_isatty_r+0x1c>)
 800ede8:	2300      	movs	r3, #0
 800edea:	4604      	mov	r4, r0
 800edec:	4608      	mov	r0, r1
 800edee:	602b      	str	r3, [r5, #0]
 800edf0:	f7f6 f8ff 	bl	8004ff2 <_isatty>
 800edf4:	1c43      	adds	r3, r0, #1
 800edf6:	d102      	bne.n	800edfe <_isatty_r+0x1a>
 800edf8:	682b      	ldr	r3, [r5, #0]
 800edfa:	b103      	cbz	r3, 800edfe <_isatty_r+0x1a>
 800edfc:	6023      	str	r3, [r4, #0]
 800edfe:	bd38      	pop	{r3, r4, r5, pc}
 800ee00:	2000519c 	.word	0x2000519c

0800ee04 <atan2>:
 800ee04:	f000 bbb8 	b.w	800f578 <__ieee754_atan2>

0800ee08 <pow>:
 800ee08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee0a:	ed2d 8b02 	vpush	{d8}
 800ee0e:	eeb0 8a40 	vmov.f32	s16, s0
 800ee12:	eef0 8a60 	vmov.f32	s17, s1
 800ee16:	ec55 4b11 	vmov	r4, r5, d1
 800ee1a:	f000 fc75 	bl	800f708 <__ieee754_pow>
 800ee1e:	4622      	mov	r2, r4
 800ee20:	462b      	mov	r3, r5
 800ee22:	4620      	mov	r0, r4
 800ee24:	4629      	mov	r1, r5
 800ee26:	ec57 6b10 	vmov	r6, r7, d0
 800ee2a:	f7f1 fe7f 	bl	8000b2c <__aeabi_dcmpun>
 800ee2e:	2800      	cmp	r0, #0
 800ee30:	d13b      	bne.n	800eeaa <pow+0xa2>
 800ee32:	ec51 0b18 	vmov	r0, r1, d8
 800ee36:	2200      	movs	r2, #0
 800ee38:	2300      	movs	r3, #0
 800ee3a:	f7f1 fe45 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee3e:	b1b8      	cbz	r0, 800ee70 <pow+0x68>
 800ee40:	2200      	movs	r2, #0
 800ee42:	2300      	movs	r3, #0
 800ee44:	4620      	mov	r0, r4
 800ee46:	4629      	mov	r1, r5
 800ee48:	f7f1 fe3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee4c:	2800      	cmp	r0, #0
 800ee4e:	d146      	bne.n	800eede <pow+0xd6>
 800ee50:	ec45 4b10 	vmov	d0, r4, r5
 800ee54:	f000 f920 	bl	800f098 <finite>
 800ee58:	b338      	cbz	r0, 800eeaa <pow+0xa2>
 800ee5a:	2200      	movs	r2, #0
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	4620      	mov	r0, r4
 800ee60:	4629      	mov	r1, r5
 800ee62:	f7f1 fe3b 	bl	8000adc <__aeabi_dcmplt>
 800ee66:	b300      	cbz	r0, 800eeaa <pow+0xa2>
 800ee68:	f7fd ff1c 	bl	800cca4 <__errno>
 800ee6c:	2322      	movs	r3, #34	; 0x22
 800ee6e:	e01b      	b.n	800eea8 <pow+0xa0>
 800ee70:	ec47 6b10 	vmov	d0, r6, r7
 800ee74:	f000 f910 	bl	800f098 <finite>
 800ee78:	b9e0      	cbnz	r0, 800eeb4 <pow+0xac>
 800ee7a:	eeb0 0a48 	vmov.f32	s0, s16
 800ee7e:	eef0 0a68 	vmov.f32	s1, s17
 800ee82:	f000 f909 	bl	800f098 <finite>
 800ee86:	b1a8      	cbz	r0, 800eeb4 <pow+0xac>
 800ee88:	ec45 4b10 	vmov	d0, r4, r5
 800ee8c:	f000 f904 	bl	800f098 <finite>
 800ee90:	b180      	cbz	r0, 800eeb4 <pow+0xac>
 800ee92:	4632      	mov	r2, r6
 800ee94:	463b      	mov	r3, r7
 800ee96:	4630      	mov	r0, r6
 800ee98:	4639      	mov	r1, r7
 800ee9a:	f7f1 fe47 	bl	8000b2c <__aeabi_dcmpun>
 800ee9e:	2800      	cmp	r0, #0
 800eea0:	d0e2      	beq.n	800ee68 <pow+0x60>
 800eea2:	f7fd feff 	bl	800cca4 <__errno>
 800eea6:	2321      	movs	r3, #33	; 0x21
 800eea8:	6003      	str	r3, [r0, #0]
 800eeaa:	ecbd 8b02 	vpop	{d8}
 800eeae:	ec47 6b10 	vmov	d0, r6, r7
 800eeb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	4630      	mov	r0, r6
 800eeba:	4639      	mov	r1, r7
 800eebc:	f7f1 fe04 	bl	8000ac8 <__aeabi_dcmpeq>
 800eec0:	2800      	cmp	r0, #0
 800eec2:	d0f2      	beq.n	800eeaa <pow+0xa2>
 800eec4:	eeb0 0a48 	vmov.f32	s0, s16
 800eec8:	eef0 0a68 	vmov.f32	s1, s17
 800eecc:	f000 f8e4 	bl	800f098 <finite>
 800eed0:	2800      	cmp	r0, #0
 800eed2:	d0ea      	beq.n	800eeaa <pow+0xa2>
 800eed4:	ec45 4b10 	vmov	d0, r4, r5
 800eed8:	f000 f8de 	bl	800f098 <finite>
 800eedc:	e7c3      	b.n	800ee66 <pow+0x5e>
 800eede:	4f01      	ldr	r7, [pc, #4]	; (800eee4 <pow+0xdc>)
 800eee0:	2600      	movs	r6, #0
 800eee2:	e7e2      	b.n	800eeaa <pow+0xa2>
 800eee4:	3ff00000 	.word	0x3ff00000

0800eee8 <sqrt>:
 800eee8:	b538      	push	{r3, r4, r5, lr}
 800eeea:	ed2d 8b02 	vpush	{d8}
 800eeee:	ec55 4b10 	vmov	r4, r5, d0
 800eef2:	f000 f8dd 	bl	800f0b0 <__ieee754_sqrt>
 800eef6:	4622      	mov	r2, r4
 800eef8:	462b      	mov	r3, r5
 800eefa:	4620      	mov	r0, r4
 800eefc:	4629      	mov	r1, r5
 800eefe:	eeb0 8a40 	vmov.f32	s16, s0
 800ef02:	eef0 8a60 	vmov.f32	s17, s1
 800ef06:	f7f1 fe11 	bl	8000b2c <__aeabi_dcmpun>
 800ef0a:	b990      	cbnz	r0, 800ef32 <sqrt+0x4a>
 800ef0c:	2200      	movs	r2, #0
 800ef0e:	2300      	movs	r3, #0
 800ef10:	4620      	mov	r0, r4
 800ef12:	4629      	mov	r1, r5
 800ef14:	f7f1 fde2 	bl	8000adc <__aeabi_dcmplt>
 800ef18:	b158      	cbz	r0, 800ef32 <sqrt+0x4a>
 800ef1a:	f7fd fec3 	bl	800cca4 <__errno>
 800ef1e:	2321      	movs	r3, #33	; 0x21
 800ef20:	6003      	str	r3, [r0, #0]
 800ef22:	2200      	movs	r2, #0
 800ef24:	2300      	movs	r3, #0
 800ef26:	4610      	mov	r0, r2
 800ef28:	4619      	mov	r1, r3
 800ef2a:	f7f1 fc8f 	bl	800084c <__aeabi_ddiv>
 800ef2e:	ec41 0b18 	vmov	d8, r0, r1
 800ef32:	eeb0 0a48 	vmov.f32	s0, s16
 800ef36:	eef0 0a68 	vmov.f32	s1, s17
 800ef3a:	ecbd 8b02 	vpop	{d8}
 800ef3e:	bd38      	pop	{r3, r4, r5, pc}

0800ef40 <cos>:
 800ef40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ef42:	ec53 2b10 	vmov	r2, r3, d0
 800ef46:	4826      	ldr	r0, [pc, #152]	; (800efe0 <cos+0xa0>)
 800ef48:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ef4c:	4281      	cmp	r1, r0
 800ef4e:	dc06      	bgt.n	800ef5e <cos+0x1e>
 800ef50:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800efd8 <cos+0x98>
 800ef54:	b005      	add	sp, #20
 800ef56:	f85d eb04 	ldr.w	lr, [sp], #4
 800ef5a:	f000 b985 	b.w	800f268 <__kernel_cos>
 800ef5e:	4821      	ldr	r0, [pc, #132]	; (800efe4 <cos+0xa4>)
 800ef60:	4281      	cmp	r1, r0
 800ef62:	dd09      	ble.n	800ef78 <cos+0x38>
 800ef64:	ee10 0a10 	vmov	r0, s0
 800ef68:	4619      	mov	r1, r3
 800ef6a:	f7f1 f98d 	bl	8000288 <__aeabi_dsub>
 800ef6e:	ec41 0b10 	vmov	d0, r0, r1
 800ef72:	b005      	add	sp, #20
 800ef74:	f85d fb04 	ldr.w	pc, [sp], #4
 800ef78:	4668      	mov	r0, sp
 800ef7a:	f001 f8f1 	bl	8010160 <__ieee754_rem_pio2>
 800ef7e:	f000 0003 	and.w	r0, r0, #3
 800ef82:	2801      	cmp	r0, #1
 800ef84:	d00b      	beq.n	800ef9e <cos+0x5e>
 800ef86:	2802      	cmp	r0, #2
 800ef88:	d016      	beq.n	800efb8 <cos+0x78>
 800ef8a:	b9e0      	cbnz	r0, 800efc6 <cos+0x86>
 800ef8c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ef90:	ed9d 0b00 	vldr	d0, [sp]
 800ef94:	f000 f968 	bl	800f268 <__kernel_cos>
 800ef98:	ec51 0b10 	vmov	r0, r1, d0
 800ef9c:	e7e7      	b.n	800ef6e <cos+0x2e>
 800ef9e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800efa2:	ed9d 0b00 	vldr	d0, [sp]
 800efa6:	f000 fa27 	bl	800f3f8 <__kernel_sin>
 800efaa:	ec53 2b10 	vmov	r2, r3, d0
 800efae:	ee10 0a10 	vmov	r0, s0
 800efb2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800efb6:	e7da      	b.n	800ef6e <cos+0x2e>
 800efb8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800efbc:	ed9d 0b00 	vldr	d0, [sp]
 800efc0:	f000 f952 	bl	800f268 <__kernel_cos>
 800efc4:	e7f1      	b.n	800efaa <cos+0x6a>
 800efc6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800efca:	ed9d 0b00 	vldr	d0, [sp]
 800efce:	2001      	movs	r0, #1
 800efd0:	f000 fa12 	bl	800f3f8 <__kernel_sin>
 800efd4:	e7e0      	b.n	800ef98 <cos+0x58>
 800efd6:	bf00      	nop
	...
 800efe0:	3fe921fb 	.word	0x3fe921fb
 800efe4:	7fefffff 	.word	0x7fefffff

0800efe8 <sin>:
 800efe8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800efea:	ec53 2b10 	vmov	r2, r3, d0
 800efee:	4828      	ldr	r0, [pc, #160]	; (800f090 <sin+0xa8>)
 800eff0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800eff4:	4281      	cmp	r1, r0
 800eff6:	dc07      	bgt.n	800f008 <sin+0x20>
 800eff8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800f088 <sin+0xa0>
 800effc:	2000      	movs	r0, #0
 800effe:	b005      	add	sp, #20
 800f000:	f85d eb04 	ldr.w	lr, [sp], #4
 800f004:	f000 b9f8 	b.w	800f3f8 <__kernel_sin>
 800f008:	4822      	ldr	r0, [pc, #136]	; (800f094 <sin+0xac>)
 800f00a:	4281      	cmp	r1, r0
 800f00c:	dd09      	ble.n	800f022 <sin+0x3a>
 800f00e:	ee10 0a10 	vmov	r0, s0
 800f012:	4619      	mov	r1, r3
 800f014:	f7f1 f938 	bl	8000288 <__aeabi_dsub>
 800f018:	ec41 0b10 	vmov	d0, r0, r1
 800f01c:	b005      	add	sp, #20
 800f01e:	f85d fb04 	ldr.w	pc, [sp], #4
 800f022:	4668      	mov	r0, sp
 800f024:	f001 f89c 	bl	8010160 <__ieee754_rem_pio2>
 800f028:	f000 0003 	and.w	r0, r0, #3
 800f02c:	2801      	cmp	r0, #1
 800f02e:	d00c      	beq.n	800f04a <sin+0x62>
 800f030:	2802      	cmp	r0, #2
 800f032:	d011      	beq.n	800f058 <sin+0x70>
 800f034:	b9f0      	cbnz	r0, 800f074 <sin+0x8c>
 800f036:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f03a:	ed9d 0b00 	vldr	d0, [sp]
 800f03e:	2001      	movs	r0, #1
 800f040:	f000 f9da 	bl	800f3f8 <__kernel_sin>
 800f044:	ec51 0b10 	vmov	r0, r1, d0
 800f048:	e7e6      	b.n	800f018 <sin+0x30>
 800f04a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f04e:	ed9d 0b00 	vldr	d0, [sp]
 800f052:	f000 f909 	bl	800f268 <__kernel_cos>
 800f056:	e7f5      	b.n	800f044 <sin+0x5c>
 800f058:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f05c:	ed9d 0b00 	vldr	d0, [sp]
 800f060:	2001      	movs	r0, #1
 800f062:	f000 f9c9 	bl	800f3f8 <__kernel_sin>
 800f066:	ec53 2b10 	vmov	r2, r3, d0
 800f06a:	ee10 0a10 	vmov	r0, s0
 800f06e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f072:	e7d1      	b.n	800f018 <sin+0x30>
 800f074:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f078:	ed9d 0b00 	vldr	d0, [sp]
 800f07c:	f000 f8f4 	bl	800f268 <__kernel_cos>
 800f080:	e7f1      	b.n	800f066 <sin+0x7e>
 800f082:	bf00      	nop
 800f084:	f3af 8000 	nop.w
	...
 800f090:	3fe921fb 	.word	0x3fe921fb
 800f094:	7fefffff 	.word	0x7fefffff

0800f098 <finite>:
 800f098:	b082      	sub	sp, #8
 800f09a:	ed8d 0b00 	vstr	d0, [sp]
 800f09e:	9801      	ldr	r0, [sp, #4]
 800f0a0:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800f0a4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800f0a8:	0fc0      	lsrs	r0, r0, #31
 800f0aa:	b002      	add	sp, #8
 800f0ac:	4770      	bx	lr
	...

0800f0b0 <__ieee754_sqrt>:
 800f0b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0b4:	ec55 4b10 	vmov	r4, r5, d0
 800f0b8:	4e67      	ldr	r6, [pc, #412]	; (800f258 <__ieee754_sqrt+0x1a8>)
 800f0ba:	43ae      	bics	r6, r5
 800f0bc:	ee10 0a10 	vmov	r0, s0
 800f0c0:	ee10 2a10 	vmov	r2, s0
 800f0c4:	4629      	mov	r1, r5
 800f0c6:	462b      	mov	r3, r5
 800f0c8:	d10d      	bne.n	800f0e6 <__ieee754_sqrt+0x36>
 800f0ca:	f7f1 fa95 	bl	80005f8 <__aeabi_dmul>
 800f0ce:	4602      	mov	r2, r0
 800f0d0:	460b      	mov	r3, r1
 800f0d2:	4620      	mov	r0, r4
 800f0d4:	4629      	mov	r1, r5
 800f0d6:	f7f1 f8d9 	bl	800028c <__adddf3>
 800f0da:	4604      	mov	r4, r0
 800f0dc:	460d      	mov	r5, r1
 800f0de:	ec45 4b10 	vmov	d0, r4, r5
 800f0e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0e6:	2d00      	cmp	r5, #0
 800f0e8:	dc0b      	bgt.n	800f102 <__ieee754_sqrt+0x52>
 800f0ea:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f0ee:	4326      	orrs	r6, r4
 800f0f0:	d0f5      	beq.n	800f0de <__ieee754_sqrt+0x2e>
 800f0f2:	b135      	cbz	r5, 800f102 <__ieee754_sqrt+0x52>
 800f0f4:	f7f1 f8c8 	bl	8000288 <__aeabi_dsub>
 800f0f8:	4602      	mov	r2, r0
 800f0fa:	460b      	mov	r3, r1
 800f0fc:	f7f1 fba6 	bl	800084c <__aeabi_ddiv>
 800f100:	e7eb      	b.n	800f0da <__ieee754_sqrt+0x2a>
 800f102:	1509      	asrs	r1, r1, #20
 800f104:	f000 808d 	beq.w	800f222 <__ieee754_sqrt+0x172>
 800f108:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f10c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800f110:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f114:	07c9      	lsls	r1, r1, #31
 800f116:	bf5c      	itt	pl
 800f118:	005b      	lslpl	r3, r3, #1
 800f11a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800f11e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f122:	bf58      	it	pl
 800f124:	0052      	lslpl	r2, r2, #1
 800f126:	2500      	movs	r5, #0
 800f128:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800f12c:	1076      	asrs	r6, r6, #1
 800f12e:	0052      	lsls	r2, r2, #1
 800f130:	f04f 0e16 	mov.w	lr, #22
 800f134:	46ac      	mov	ip, r5
 800f136:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f13a:	eb0c 0001 	add.w	r0, ip, r1
 800f13e:	4298      	cmp	r0, r3
 800f140:	bfde      	ittt	le
 800f142:	1a1b      	suble	r3, r3, r0
 800f144:	eb00 0c01 	addle.w	ip, r0, r1
 800f148:	186d      	addle	r5, r5, r1
 800f14a:	005b      	lsls	r3, r3, #1
 800f14c:	f1be 0e01 	subs.w	lr, lr, #1
 800f150:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800f154:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800f158:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800f15c:	d1ed      	bne.n	800f13a <__ieee754_sqrt+0x8a>
 800f15e:	4674      	mov	r4, lr
 800f160:	2720      	movs	r7, #32
 800f162:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800f166:	4563      	cmp	r3, ip
 800f168:	eb01 000e 	add.w	r0, r1, lr
 800f16c:	dc02      	bgt.n	800f174 <__ieee754_sqrt+0xc4>
 800f16e:	d113      	bne.n	800f198 <__ieee754_sqrt+0xe8>
 800f170:	4290      	cmp	r0, r2
 800f172:	d811      	bhi.n	800f198 <__ieee754_sqrt+0xe8>
 800f174:	2800      	cmp	r0, #0
 800f176:	eb00 0e01 	add.w	lr, r0, r1
 800f17a:	da57      	bge.n	800f22c <__ieee754_sqrt+0x17c>
 800f17c:	f1be 0f00 	cmp.w	lr, #0
 800f180:	db54      	blt.n	800f22c <__ieee754_sqrt+0x17c>
 800f182:	f10c 0801 	add.w	r8, ip, #1
 800f186:	eba3 030c 	sub.w	r3, r3, ip
 800f18a:	4290      	cmp	r0, r2
 800f18c:	bf88      	it	hi
 800f18e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f192:	1a12      	subs	r2, r2, r0
 800f194:	440c      	add	r4, r1
 800f196:	46c4      	mov	ip, r8
 800f198:	005b      	lsls	r3, r3, #1
 800f19a:	3f01      	subs	r7, #1
 800f19c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800f1a0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800f1a4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800f1a8:	d1dd      	bne.n	800f166 <__ieee754_sqrt+0xb6>
 800f1aa:	4313      	orrs	r3, r2
 800f1ac:	d01b      	beq.n	800f1e6 <__ieee754_sqrt+0x136>
 800f1ae:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800f25c <__ieee754_sqrt+0x1ac>
 800f1b2:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800f260 <__ieee754_sqrt+0x1b0>
 800f1b6:	e9da 0100 	ldrd	r0, r1, [sl]
 800f1ba:	e9db 2300 	ldrd	r2, r3, [fp]
 800f1be:	f7f1 f863 	bl	8000288 <__aeabi_dsub>
 800f1c2:	e9da 8900 	ldrd	r8, r9, [sl]
 800f1c6:	4602      	mov	r2, r0
 800f1c8:	460b      	mov	r3, r1
 800f1ca:	4640      	mov	r0, r8
 800f1cc:	4649      	mov	r1, r9
 800f1ce:	f7f1 fc8f 	bl	8000af0 <__aeabi_dcmple>
 800f1d2:	b140      	cbz	r0, 800f1e6 <__ieee754_sqrt+0x136>
 800f1d4:	f1b4 3fff 	cmp.w	r4, #4294967295
 800f1d8:	e9da 0100 	ldrd	r0, r1, [sl]
 800f1dc:	e9db 2300 	ldrd	r2, r3, [fp]
 800f1e0:	d126      	bne.n	800f230 <__ieee754_sqrt+0x180>
 800f1e2:	3501      	adds	r5, #1
 800f1e4:	463c      	mov	r4, r7
 800f1e6:	106a      	asrs	r2, r5, #1
 800f1e8:	0863      	lsrs	r3, r4, #1
 800f1ea:	07e9      	lsls	r1, r5, #31
 800f1ec:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800f1f0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800f1f4:	bf48      	it	mi
 800f1f6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800f1fa:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800f1fe:	461c      	mov	r4, r3
 800f200:	e76d      	b.n	800f0de <__ieee754_sqrt+0x2e>
 800f202:	0ad3      	lsrs	r3, r2, #11
 800f204:	3815      	subs	r0, #21
 800f206:	0552      	lsls	r2, r2, #21
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d0fa      	beq.n	800f202 <__ieee754_sqrt+0x152>
 800f20c:	02dc      	lsls	r4, r3, #11
 800f20e:	d50a      	bpl.n	800f226 <__ieee754_sqrt+0x176>
 800f210:	f1c1 0420 	rsb	r4, r1, #32
 800f214:	fa22 f404 	lsr.w	r4, r2, r4
 800f218:	1e4d      	subs	r5, r1, #1
 800f21a:	408a      	lsls	r2, r1
 800f21c:	4323      	orrs	r3, r4
 800f21e:	1b41      	subs	r1, r0, r5
 800f220:	e772      	b.n	800f108 <__ieee754_sqrt+0x58>
 800f222:	4608      	mov	r0, r1
 800f224:	e7f0      	b.n	800f208 <__ieee754_sqrt+0x158>
 800f226:	005b      	lsls	r3, r3, #1
 800f228:	3101      	adds	r1, #1
 800f22a:	e7ef      	b.n	800f20c <__ieee754_sqrt+0x15c>
 800f22c:	46e0      	mov	r8, ip
 800f22e:	e7aa      	b.n	800f186 <__ieee754_sqrt+0xd6>
 800f230:	f7f1 f82c 	bl	800028c <__adddf3>
 800f234:	e9da 8900 	ldrd	r8, r9, [sl]
 800f238:	4602      	mov	r2, r0
 800f23a:	460b      	mov	r3, r1
 800f23c:	4640      	mov	r0, r8
 800f23e:	4649      	mov	r1, r9
 800f240:	f7f1 fc4c 	bl	8000adc <__aeabi_dcmplt>
 800f244:	b120      	cbz	r0, 800f250 <__ieee754_sqrt+0x1a0>
 800f246:	1ca0      	adds	r0, r4, #2
 800f248:	bf08      	it	eq
 800f24a:	3501      	addeq	r5, #1
 800f24c:	3402      	adds	r4, #2
 800f24e:	e7ca      	b.n	800f1e6 <__ieee754_sqrt+0x136>
 800f250:	3401      	adds	r4, #1
 800f252:	f024 0401 	bic.w	r4, r4, #1
 800f256:	e7c6      	b.n	800f1e6 <__ieee754_sqrt+0x136>
 800f258:	7ff00000 	.word	0x7ff00000
 800f25c:	200001e8 	.word	0x200001e8
 800f260:	200001f0 	.word	0x200001f0
 800f264:	00000000 	.word	0x00000000

0800f268 <__kernel_cos>:
 800f268:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f26c:	ec57 6b10 	vmov	r6, r7, d0
 800f270:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800f274:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800f278:	ed8d 1b00 	vstr	d1, [sp]
 800f27c:	da07      	bge.n	800f28e <__kernel_cos+0x26>
 800f27e:	ee10 0a10 	vmov	r0, s0
 800f282:	4639      	mov	r1, r7
 800f284:	f7f1 fc68 	bl	8000b58 <__aeabi_d2iz>
 800f288:	2800      	cmp	r0, #0
 800f28a:	f000 8088 	beq.w	800f39e <__kernel_cos+0x136>
 800f28e:	4632      	mov	r2, r6
 800f290:	463b      	mov	r3, r7
 800f292:	4630      	mov	r0, r6
 800f294:	4639      	mov	r1, r7
 800f296:	f7f1 f9af 	bl	80005f8 <__aeabi_dmul>
 800f29a:	4b51      	ldr	r3, [pc, #324]	; (800f3e0 <__kernel_cos+0x178>)
 800f29c:	2200      	movs	r2, #0
 800f29e:	4604      	mov	r4, r0
 800f2a0:	460d      	mov	r5, r1
 800f2a2:	f7f1 f9a9 	bl	80005f8 <__aeabi_dmul>
 800f2a6:	a340      	add	r3, pc, #256	; (adr r3, 800f3a8 <__kernel_cos+0x140>)
 800f2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2ac:	4682      	mov	sl, r0
 800f2ae:	468b      	mov	fp, r1
 800f2b0:	4620      	mov	r0, r4
 800f2b2:	4629      	mov	r1, r5
 800f2b4:	f7f1 f9a0 	bl	80005f8 <__aeabi_dmul>
 800f2b8:	a33d      	add	r3, pc, #244	; (adr r3, 800f3b0 <__kernel_cos+0x148>)
 800f2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2be:	f7f0 ffe5 	bl	800028c <__adddf3>
 800f2c2:	4622      	mov	r2, r4
 800f2c4:	462b      	mov	r3, r5
 800f2c6:	f7f1 f997 	bl	80005f8 <__aeabi_dmul>
 800f2ca:	a33b      	add	r3, pc, #236	; (adr r3, 800f3b8 <__kernel_cos+0x150>)
 800f2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2d0:	f7f0 ffda 	bl	8000288 <__aeabi_dsub>
 800f2d4:	4622      	mov	r2, r4
 800f2d6:	462b      	mov	r3, r5
 800f2d8:	f7f1 f98e 	bl	80005f8 <__aeabi_dmul>
 800f2dc:	a338      	add	r3, pc, #224	; (adr r3, 800f3c0 <__kernel_cos+0x158>)
 800f2de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2e2:	f7f0 ffd3 	bl	800028c <__adddf3>
 800f2e6:	4622      	mov	r2, r4
 800f2e8:	462b      	mov	r3, r5
 800f2ea:	f7f1 f985 	bl	80005f8 <__aeabi_dmul>
 800f2ee:	a336      	add	r3, pc, #216	; (adr r3, 800f3c8 <__kernel_cos+0x160>)
 800f2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2f4:	f7f0 ffc8 	bl	8000288 <__aeabi_dsub>
 800f2f8:	4622      	mov	r2, r4
 800f2fa:	462b      	mov	r3, r5
 800f2fc:	f7f1 f97c 	bl	80005f8 <__aeabi_dmul>
 800f300:	a333      	add	r3, pc, #204	; (adr r3, 800f3d0 <__kernel_cos+0x168>)
 800f302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f306:	f7f0 ffc1 	bl	800028c <__adddf3>
 800f30a:	4622      	mov	r2, r4
 800f30c:	462b      	mov	r3, r5
 800f30e:	f7f1 f973 	bl	80005f8 <__aeabi_dmul>
 800f312:	4622      	mov	r2, r4
 800f314:	462b      	mov	r3, r5
 800f316:	f7f1 f96f 	bl	80005f8 <__aeabi_dmul>
 800f31a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f31e:	4604      	mov	r4, r0
 800f320:	460d      	mov	r5, r1
 800f322:	4630      	mov	r0, r6
 800f324:	4639      	mov	r1, r7
 800f326:	f7f1 f967 	bl	80005f8 <__aeabi_dmul>
 800f32a:	460b      	mov	r3, r1
 800f32c:	4602      	mov	r2, r0
 800f32e:	4629      	mov	r1, r5
 800f330:	4620      	mov	r0, r4
 800f332:	f7f0 ffa9 	bl	8000288 <__aeabi_dsub>
 800f336:	4b2b      	ldr	r3, [pc, #172]	; (800f3e4 <__kernel_cos+0x17c>)
 800f338:	4598      	cmp	r8, r3
 800f33a:	4606      	mov	r6, r0
 800f33c:	460f      	mov	r7, r1
 800f33e:	dc10      	bgt.n	800f362 <__kernel_cos+0xfa>
 800f340:	4602      	mov	r2, r0
 800f342:	460b      	mov	r3, r1
 800f344:	4650      	mov	r0, sl
 800f346:	4659      	mov	r1, fp
 800f348:	f7f0 ff9e 	bl	8000288 <__aeabi_dsub>
 800f34c:	460b      	mov	r3, r1
 800f34e:	4926      	ldr	r1, [pc, #152]	; (800f3e8 <__kernel_cos+0x180>)
 800f350:	4602      	mov	r2, r0
 800f352:	2000      	movs	r0, #0
 800f354:	f7f0 ff98 	bl	8000288 <__aeabi_dsub>
 800f358:	ec41 0b10 	vmov	d0, r0, r1
 800f35c:	b003      	add	sp, #12
 800f35e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f362:	4b22      	ldr	r3, [pc, #136]	; (800f3ec <__kernel_cos+0x184>)
 800f364:	4920      	ldr	r1, [pc, #128]	; (800f3e8 <__kernel_cos+0x180>)
 800f366:	4598      	cmp	r8, r3
 800f368:	bfcc      	ite	gt
 800f36a:	4d21      	ldrgt	r5, [pc, #132]	; (800f3f0 <__kernel_cos+0x188>)
 800f36c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800f370:	2400      	movs	r4, #0
 800f372:	4622      	mov	r2, r4
 800f374:	462b      	mov	r3, r5
 800f376:	2000      	movs	r0, #0
 800f378:	f7f0 ff86 	bl	8000288 <__aeabi_dsub>
 800f37c:	4622      	mov	r2, r4
 800f37e:	4680      	mov	r8, r0
 800f380:	4689      	mov	r9, r1
 800f382:	462b      	mov	r3, r5
 800f384:	4650      	mov	r0, sl
 800f386:	4659      	mov	r1, fp
 800f388:	f7f0 ff7e 	bl	8000288 <__aeabi_dsub>
 800f38c:	4632      	mov	r2, r6
 800f38e:	463b      	mov	r3, r7
 800f390:	f7f0 ff7a 	bl	8000288 <__aeabi_dsub>
 800f394:	4602      	mov	r2, r0
 800f396:	460b      	mov	r3, r1
 800f398:	4640      	mov	r0, r8
 800f39a:	4649      	mov	r1, r9
 800f39c:	e7da      	b.n	800f354 <__kernel_cos+0xec>
 800f39e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800f3d8 <__kernel_cos+0x170>
 800f3a2:	e7db      	b.n	800f35c <__kernel_cos+0xf4>
 800f3a4:	f3af 8000 	nop.w
 800f3a8:	be8838d4 	.word	0xbe8838d4
 800f3ac:	bda8fae9 	.word	0xbda8fae9
 800f3b0:	bdb4b1c4 	.word	0xbdb4b1c4
 800f3b4:	3e21ee9e 	.word	0x3e21ee9e
 800f3b8:	809c52ad 	.word	0x809c52ad
 800f3bc:	3e927e4f 	.word	0x3e927e4f
 800f3c0:	19cb1590 	.word	0x19cb1590
 800f3c4:	3efa01a0 	.word	0x3efa01a0
 800f3c8:	16c15177 	.word	0x16c15177
 800f3cc:	3f56c16c 	.word	0x3f56c16c
 800f3d0:	5555554c 	.word	0x5555554c
 800f3d4:	3fa55555 	.word	0x3fa55555
 800f3d8:	00000000 	.word	0x00000000
 800f3dc:	3ff00000 	.word	0x3ff00000
 800f3e0:	3fe00000 	.word	0x3fe00000
 800f3e4:	3fd33332 	.word	0x3fd33332
 800f3e8:	3ff00000 	.word	0x3ff00000
 800f3ec:	3fe90000 	.word	0x3fe90000
 800f3f0:	3fd20000 	.word	0x3fd20000
 800f3f4:	00000000 	.word	0x00000000

0800f3f8 <__kernel_sin>:
 800f3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3fc:	ed2d 8b04 	vpush	{d8-d9}
 800f400:	eeb0 8a41 	vmov.f32	s16, s2
 800f404:	eef0 8a61 	vmov.f32	s17, s3
 800f408:	ec55 4b10 	vmov	r4, r5, d0
 800f40c:	b083      	sub	sp, #12
 800f40e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f412:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800f416:	9001      	str	r0, [sp, #4]
 800f418:	da06      	bge.n	800f428 <__kernel_sin+0x30>
 800f41a:	ee10 0a10 	vmov	r0, s0
 800f41e:	4629      	mov	r1, r5
 800f420:	f7f1 fb9a 	bl	8000b58 <__aeabi_d2iz>
 800f424:	2800      	cmp	r0, #0
 800f426:	d051      	beq.n	800f4cc <__kernel_sin+0xd4>
 800f428:	4622      	mov	r2, r4
 800f42a:	462b      	mov	r3, r5
 800f42c:	4620      	mov	r0, r4
 800f42e:	4629      	mov	r1, r5
 800f430:	f7f1 f8e2 	bl	80005f8 <__aeabi_dmul>
 800f434:	4682      	mov	sl, r0
 800f436:	468b      	mov	fp, r1
 800f438:	4602      	mov	r2, r0
 800f43a:	460b      	mov	r3, r1
 800f43c:	4620      	mov	r0, r4
 800f43e:	4629      	mov	r1, r5
 800f440:	f7f1 f8da 	bl	80005f8 <__aeabi_dmul>
 800f444:	a341      	add	r3, pc, #260	; (adr r3, 800f54c <__kernel_sin+0x154>)
 800f446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f44a:	4680      	mov	r8, r0
 800f44c:	4689      	mov	r9, r1
 800f44e:	4650      	mov	r0, sl
 800f450:	4659      	mov	r1, fp
 800f452:	f7f1 f8d1 	bl	80005f8 <__aeabi_dmul>
 800f456:	a33f      	add	r3, pc, #252	; (adr r3, 800f554 <__kernel_sin+0x15c>)
 800f458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f45c:	f7f0 ff14 	bl	8000288 <__aeabi_dsub>
 800f460:	4652      	mov	r2, sl
 800f462:	465b      	mov	r3, fp
 800f464:	f7f1 f8c8 	bl	80005f8 <__aeabi_dmul>
 800f468:	a33c      	add	r3, pc, #240	; (adr r3, 800f55c <__kernel_sin+0x164>)
 800f46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f46e:	f7f0 ff0d 	bl	800028c <__adddf3>
 800f472:	4652      	mov	r2, sl
 800f474:	465b      	mov	r3, fp
 800f476:	f7f1 f8bf 	bl	80005f8 <__aeabi_dmul>
 800f47a:	a33a      	add	r3, pc, #232	; (adr r3, 800f564 <__kernel_sin+0x16c>)
 800f47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f480:	f7f0 ff02 	bl	8000288 <__aeabi_dsub>
 800f484:	4652      	mov	r2, sl
 800f486:	465b      	mov	r3, fp
 800f488:	f7f1 f8b6 	bl	80005f8 <__aeabi_dmul>
 800f48c:	a337      	add	r3, pc, #220	; (adr r3, 800f56c <__kernel_sin+0x174>)
 800f48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f492:	f7f0 fefb 	bl	800028c <__adddf3>
 800f496:	9b01      	ldr	r3, [sp, #4]
 800f498:	4606      	mov	r6, r0
 800f49a:	460f      	mov	r7, r1
 800f49c:	b9eb      	cbnz	r3, 800f4da <__kernel_sin+0xe2>
 800f49e:	4602      	mov	r2, r0
 800f4a0:	460b      	mov	r3, r1
 800f4a2:	4650      	mov	r0, sl
 800f4a4:	4659      	mov	r1, fp
 800f4a6:	f7f1 f8a7 	bl	80005f8 <__aeabi_dmul>
 800f4aa:	a325      	add	r3, pc, #148	; (adr r3, 800f540 <__kernel_sin+0x148>)
 800f4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4b0:	f7f0 feea 	bl	8000288 <__aeabi_dsub>
 800f4b4:	4642      	mov	r2, r8
 800f4b6:	464b      	mov	r3, r9
 800f4b8:	f7f1 f89e 	bl	80005f8 <__aeabi_dmul>
 800f4bc:	4602      	mov	r2, r0
 800f4be:	460b      	mov	r3, r1
 800f4c0:	4620      	mov	r0, r4
 800f4c2:	4629      	mov	r1, r5
 800f4c4:	f7f0 fee2 	bl	800028c <__adddf3>
 800f4c8:	4604      	mov	r4, r0
 800f4ca:	460d      	mov	r5, r1
 800f4cc:	ec45 4b10 	vmov	d0, r4, r5
 800f4d0:	b003      	add	sp, #12
 800f4d2:	ecbd 8b04 	vpop	{d8-d9}
 800f4d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4da:	4b1b      	ldr	r3, [pc, #108]	; (800f548 <__kernel_sin+0x150>)
 800f4dc:	ec51 0b18 	vmov	r0, r1, d8
 800f4e0:	2200      	movs	r2, #0
 800f4e2:	f7f1 f889 	bl	80005f8 <__aeabi_dmul>
 800f4e6:	4632      	mov	r2, r6
 800f4e8:	ec41 0b19 	vmov	d9, r0, r1
 800f4ec:	463b      	mov	r3, r7
 800f4ee:	4640      	mov	r0, r8
 800f4f0:	4649      	mov	r1, r9
 800f4f2:	f7f1 f881 	bl	80005f8 <__aeabi_dmul>
 800f4f6:	4602      	mov	r2, r0
 800f4f8:	460b      	mov	r3, r1
 800f4fa:	ec51 0b19 	vmov	r0, r1, d9
 800f4fe:	f7f0 fec3 	bl	8000288 <__aeabi_dsub>
 800f502:	4652      	mov	r2, sl
 800f504:	465b      	mov	r3, fp
 800f506:	f7f1 f877 	bl	80005f8 <__aeabi_dmul>
 800f50a:	ec53 2b18 	vmov	r2, r3, d8
 800f50e:	f7f0 febb 	bl	8000288 <__aeabi_dsub>
 800f512:	a30b      	add	r3, pc, #44	; (adr r3, 800f540 <__kernel_sin+0x148>)
 800f514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f518:	4606      	mov	r6, r0
 800f51a:	460f      	mov	r7, r1
 800f51c:	4640      	mov	r0, r8
 800f51e:	4649      	mov	r1, r9
 800f520:	f7f1 f86a 	bl	80005f8 <__aeabi_dmul>
 800f524:	4602      	mov	r2, r0
 800f526:	460b      	mov	r3, r1
 800f528:	4630      	mov	r0, r6
 800f52a:	4639      	mov	r1, r7
 800f52c:	f7f0 feae 	bl	800028c <__adddf3>
 800f530:	4602      	mov	r2, r0
 800f532:	460b      	mov	r3, r1
 800f534:	4620      	mov	r0, r4
 800f536:	4629      	mov	r1, r5
 800f538:	f7f0 fea6 	bl	8000288 <__aeabi_dsub>
 800f53c:	e7c4      	b.n	800f4c8 <__kernel_sin+0xd0>
 800f53e:	bf00      	nop
 800f540:	55555549 	.word	0x55555549
 800f544:	3fc55555 	.word	0x3fc55555
 800f548:	3fe00000 	.word	0x3fe00000
 800f54c:	5acfd57c 	.word	0x5acfd57c
 800f550:	3de5d93a 	.word	0x3de5d93a
 800f554:	8a2b9ceb 	.word	0x8a2b9ceb
 800f558:	3e5ae5e6 	.word	0x3e5ae5e6
 800f55c:	57b1fe7d 	.word	0x57b1fe7d
 800f560:	3ec71de3 	.word	0x3ec71de3
 800f564:	19c161d5 	.word	0x19c161d5
 800f568:	3f2a01a0 	.word	0x3f2a01a0
 800f56c:	1110f8a6 	.word	0x1110f8a6
 800f570:	3f811111 	.word	0x3f811111
 800f574:	00000000 	.word	0x00000000

0800f578 <__ieee754_atan2>:
 800f578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f57c:	ec57 6b11 	vmov	r6, r7, d1
 800f580:	4273      	negs	r3, r6
 800f582:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800f700 <__ieee754_atan2+0x188>
 800f586:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800f58a:	4333      	orrs	r3, r6
 800f58c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800f590:	4543      	cmp	r3, r8
 800f592:	ec51 0b10 	vmov	r0, r1, d0
 800f596:	ee11 5a10 	vmov	r5, s2
 800f59a:	d80a      	bhi.n	800f5b2 <__ieee754_atan2+0x3a>
 800f59c:	4244      	negs	r4, r0
 800f59e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f5a2:	4304      	orrs	r4, r0
 800f5a4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800f5a8:	4544      	cmp	r4, r8
 800f5aa:	ee10 9a10 	vmov	r9, s0
 800f5ae:	468e      	mov	lr, r1
 800f5b0:	d907      	bls.n	800f5c2 <__ieee754_atan2+0x4a>
 800f5b2:	4632      	mov	r2, r6
 800f5b4:	463b      	mov	r3, r7
 800f5b6:	f7f0 fe69 	bl	800028c <__adddf3>
 800f5ba:	ec41 0b10 	vmov	d0, r0, r1
 800f5be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f5c2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800f5c6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f5ca:	4334      	orrs	r4, r6
 800f5cc:	d103      	bne.n	800f5d6 <__ieee754_atan2+0x5e>
 800f5ce:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f5d2:	f000 bfcd 	b.w	8010570 <atan>
 800f5d6:	17bc      	asrs	r4, r7, #30
 800f5d8:	f004 0402 	and.w	r4, r4, #2
 800f5dc:	ea53 0909 	orrs.w	r9, r3, r9
 800f5e0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800f5e4:	d107      	bne.n	800f5f6 <__ieee754_atan2+0x7e>
 800f5e6:	2c02      	cmp	r4, #2
 800f5e8:	d05f      	beq.n	800f6aa <__ieee754_atan2+0x132>
 800f5ea:	2c03      	cmp	r4, #3
 800f5ec:	d1e5      	bne.n	800f5ba <__ieee754_atan2+0x42>
 800f5ee:	a140      	add	r1, pc, #256	; (adr r1, 800f6f0 <__ieee754_atan2+0x178>)
 800f5f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f5f4:	e7e1      	b.n	800f5ba <__ieee754_atan2+0x42>
 800f5f6:	4315      	orrs	r5, r2
 800f5f8:	d106      	bne.n	800f608 <__ieee754_atan2+0x90>
 800f5fa:	f1be 0f00 	cmp.w	lr, #0
 800f5fe:	da5f      	bge.n	800f6c0 <__ieee754_atan2+0x148>
 800f600:	a13d      	add	r1, pc, #244	; (adr r1, 800f6f8 <__ieee754_atan2+0x180>)
 800f602:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f606:	e7d8      	b.n	800f5ba <__ieee754_atan2+0x42>
 800f608:	4542      	cmp	r2, r8
 800f60a:	d10f      	bne.n	800f62c <__ieee754_atan2+0xb4>
 800f60c:	4293      	cmp	r3, r2
 800f60e:	f104 34ff 	add.w	r4, r4, #4294967295
 800f612:	d107      	bne.n	800f624 <__ieee754_atan2+0xac>
 800f614:	2c02      	cmp	r4, #2
 800f616:	d84c      	bhi.n	800f6b2 <__ieee754_atan2+0x13a>
 800f618:	4b33      	ldr	r3, [pc, #204]	; (800f6e8 <__ieee754_atan2+0x170>)
 800f61a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f61e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f622:	e7ca      	b.n	800f5ba <__ieee754_atan2+0x42>
 800f624:	2c02      	cmp	r4, #2
 800f626:	d848      	bhi.n	800f6ba <__ieee754_atan2+0x142>
 800f628:	4b30      	ldr	r3, [pc, #192]	; (800f6ec <__ieee754_atan2+0x174>)
 800f62a:	e7f6      	b.n	800f61a <__ieee754_atan2+0xa2>
 800f62c:	4543      	cmp	r3, r8
 800f62e:	d0e4      	beq.n	800f5fa <__ieee754_atan2+0x82>
 800f630:	1a9b      	subs	r3, r3, r2
 800f632:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800f636:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f63a:	da1e      	bge.n	800f67a <__ieee754_atan2+0x102>
 800f63c:	2f00      	cmp	r7, #0
 800f63e:	da01      	bge.n	800f644 <__ieee754_atan2+0xcc>
 800f640:	323c      	adds	r2, #60	; 0x3c
 800f642:	db1e      	blt.n	800f682 <__ieee754_atan2+0x10a>
 800f644:	4632      	mov	r2, r6
 800f646:	463b      	mov	r3, r7
 800f648:	f7f1 f900 	bl	800084c <__aeabi_ddiv>
 800f64c:	ec41 0b10 	vmov	d0, r0, r1
 800f650:	f001 f92e 	bl	80108b0 <fabs>
 800f654:	f000 ff8c 	bl	8010570 <atan>
 800f658:	ec51 0b10 	vmov	r0, r1, d0
 800f65c:	2c01      	cmp	r4, #1
 800f65e:	d013      	beq.n	800f688 <__ieee754_atan2+0x110>
 800f660:	2c02      	cmp	r4, #2
 800f662:	d015      	beq.n	800f690 <__ieee754_atan2+0x118>
 800f664:	2c00      	cmp	r4, #0
 800f666:	d0a8      	beq.n	800f5ba <__ieee754_atan2+0x42>
 800f668:	a317      	add	r3, pc, #92	; (adr r3, 800f6c8 <__ieee754_atan2+0x150>)
 800f66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f66e:	f7f0 fe0b 	bl	8000288 <__aeabi_dsub>
 800f672:	a317      	add	r3, pc, #92	; (adr r3, 800f6d0 <__ieee754_atan2+0x158>)
 800f674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f678:	e014      	b.n	800f6a4 <__ieee754_atan2+0x12c>
 800f67a:	a117      	add	r1, pc, #92	; (adr r1, 800f6d8 <__ieee754_atan2+0x160>)
 800f67c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f680:	e7ec      	b.n	800f65c <__ieee754_atan2+0xe4>
 800f682:	2000      	movs	r0, #0
 800f684:	2100      	movs	r1, #0
 800f686:	e7e9      	b.n	800f65c <__ieee754_atan2+0xe4>
 800f688:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f68c:	4619      	mov	r1, r3
 800f68e:	e794      	b.n	800f5ba <__ieee754_atan2+0x42>
 800f690:	a30d      	add	r3, pc, #52	; (adr r3, 800f6c8 <__ieee754_atan2+0x150>)
 800f692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f696:	f7f0 fdf7 	bl	8000288 <__aeabi_dsub>
 800f69a:	4602      	mov	r2, r0
 800f69c:	460b      	mov	r3, r1
 800f69e:	a10c      	add	r1, pc, #48	; (adr r1, 800f6d0 <__ieee754_atan2+0x158>)
 800f6a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6a4:	f7f0 fdf0 	bl	8000288 <__aeabi_dsub>
 800f6a8:	e787      	b.n	800f5ba <__ieee754_atan2+0x42>
 800f6aa:	a109      	add	r1, pc, #36	; (adr r1, 800f6d0 <__ieee754_atan2+0x158>)
 800f6ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6b0:	e783      	b.n	800f5ba <__ieee754_atan2+0x42>
 800f6b2:	a10b      	add	r1, pc, #44	; (adr r1, 800f6e0 <__ieee754_atan2+0x168>)
 800f6b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6b8:	e77f      	b.n	800f5ba <__ieee754_atan2+0x42>
 800f6ba:	2000      	movs	r0, #0
 800f6bc:	2100      	movs	r1, #0
 800f6be:	e77c      	b.n	800f5ba <__ieee754_atan2+0x42>
 800f6c0:	a105      	add	r1, pc, #20	; (adr r1, 800f6d8 <__ieee754_atan2+0x160>)
 800f6c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6c6:	e778      	b.n	800f5ba <__ieee754_atan2+0x42>
 800f6c8:	33145c07 	.word	0x33145c07
 800f6cc:	3ca1a626 	.word	0x3ca1a626
 800f6d0:	54442d18 	.word	0x54442d18
 800f6d4:	400921fb 	.word	0x400921fb
 800f6d8:	54442d18 	.word	0x54442d18
 800f6dc:	3ff921fb 	.word	0x3ff921fb
 800f6e0:	54442d18 	.word	0x54442d18
 800f6e4:	3fe921fb 	.word	0x3fe921fb
 800f6e8:	08011680 	.word	0x08011680
 800f6ec:	08011698 	.word	0x08011698
 800f6f0:	54442d18 	.word	0x54442d18
 800f6f4:	c00921fb 	.word	0xc00921fb
 800f6f8:	54442d18 	.word	0x54442d18
 800f6fc:	bff921fb 	.word	0xbff921fb
 800f700:	7ff00000 	.word	0x7ff00000
 800f704:	00000000 	.word	0x00000000

0800f708 <__ieee754_pow>:
 800f708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f70c:	ed2d 8b06 	vpush	{d8-d10}
 800f710:	b089      	sub	sp, #36	; 0x24
 800f712:	ed8d 1b00 	vstr	d1, [sp]
 800f716:	e9dd 2900 	ldrd	r2, r9, [sp]
 800f71a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800f71e:	ea58 0102 	orrs.w	r1, r8, r2
 800f722:	ec57 6b10 	vmov	r6, r7, d0
 800f726:	d115      	bne.n	800f754 <__ieee754_pow+0x4c>
 800f728:	19b3      	adds	r3, r6, r6
 800f72a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800f72e:	4152      	adcs	r2, r2
 800f730:	4299      	cmp	r1, r3
 800f732:	4b89      	ldr	r3, [pc, #548]	; (800f958 <__ieee754_pow+0x250>)
 800f734:	4193      	sbcs	r3, r2
 800f736:	f080 84d1 	bcs.w	80100dc <__ieee754_pow+0x9d4>
 800f73a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f73e:	4630      	mov	r0, r6
 800f740:	4639      	mov	r1, r7
 800f742:	f7f0 fda3 	bl	800028c <__adddf3>
 800f746:	ec41 0b10 	vmov	d0, r0, r1
 800f74a:	b009      	add	sp, #36	; 0x24
 800f74c:	ecbd 8b06 	vpop	{d8-d10}
 800f750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f754:	4b81      	ldr	r3, [pc, #516]	; (800f95c <__ieee754_pow+0x254>)
 800f756:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800f75a:	429c      	cmp	r4, r3
 800f75c:	ee10 aa10 	vmov	sl, s0
 800f760:	463d      	mov	r5, r7
 800f762:	dc06      	bgt.n	800f772 <__ieee754_pow+0x6a>
 800f764:	d101      	bne.n	800f76a <__ieee754_pow+0x62>
 800f766:	2e00      	cmp	r6, #0
 800f768:	d1e7      	bne.n	800f73a <__ieee754_pow+0x32>
 800f76a:	4598      	cmp	r8, r3
 800f76c:	dc01      	bgt.n	800f772 <__ieee754_pow+0x6a>
 800f76e:	d10f      	bne.n	800f790 <__ieee754_pow+0x88>
 800f770:	b172      	cbz	r2, 800f790 <__ieee754_pow+0x88>
 800f772:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800f776:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800f77a:	ea55 050a 	orrs.w	r5, r5, sl
 800f77e:	d1dc      	bne.n	800f73a <__ieee754_pow+0x32>
 800f780:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f784:	18db      	adds	r3, r3, r3
 800f786:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800f78a:	4152      	adcs	r2, r2
 800f78c:	429d      	cmp	r5, r3
 800f78e:	e7d0      	b.n	800f732 <__ieee754_pow+0x2a>
 800f790:	2d00      	cmp	r5, #0
 800f792:	da3b      	bge.n	800f80c <__ieee754_pow+0x104>
 800f794:	4b72      	ldr	r3, [pc, #456]	; (800f960 <__ieee754_pow+0x258>)
 800f796:	4598      	cmp	r8, r3
 800f798:	dc51      	bgt.n	800f83e <__ieee754_pow+0x136>
 800f79a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800f79e:	4598      	cmp	r8, r3
 800f7a0:	f340 84ab 	ble.w	80100fa <__ieee754_pow+0x9f2>
 800f7a4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f7a8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f7ac:	2b14      	cmp	r3, #20
 800f7ae:	dd0f      	ble.n	800f7d0 <__ieee754_pow+0xc8>
 800f7b0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800f7b4:	fa22 f103 	lsr.w	r1, r2, r3
 800f7b8:	fa01 f303 	lsl.w	r3, r1, r3
 800f7bc:	4293      	cmp	r3, r2
 800f7be:	f040 849c 	bne.w	80100fa <__ieee754_pow+0x9f2>
 800f7c2:	f001 0101 	and.w	r1, r1, #1
 800f7c6:	f1c1 0302 	rsb	r3, r1, #2
 800f7ca:	9304      	str	r3, [sp, #16]
 800f7cc:	b182      	cbz	r2, 800f7f0 <__ieee754_pow+0xe8>
 800f7ce:	e05f      	b.n	800f890 <__ieee754_pow+0x188>
 800f7d0:	2a00      	cmp	r2, #0
 800f7d2:	d15b      	bne.n	800f88c <__ieee754_pow+0x184>
 800f7d4:	f1c3 0314 	rsb	r3, r3, #20
 800f7d8:	fa48 f103 	asr.w	r1, r8, r3
 800f7dc:	fa01 f303 	lsl.w	r3, r1, r3
 800f7e0:	4543      	cmp	r3, r8
 800f7e2:	f040 8487 	bne.w	80100f4 <__ieee754_pow+0x9ec>
 800f7e6:	f001 0101 	and.w	r1, r1, #1
 800f7ea:	f1c1 0302 	rsb	r3, r1, #2
 800f7ee:	9304      	str	r3, [sp, #16]
 800f7f0:	4b5c      	ldr	r3, [pc, #368]	; (800f964 <__ieee754_pow+0x25c>)
 800f7f2:	4598      	cmp	r8, r3
 800f7f4:	d132      	bne.n	800f85c <__ieee754_pow+0x154>
 800f7f6:	f1b9 0f00 	cmp.w	r9, #0
 800f7fa:	f280 8477 	bge.w	80100ec <__ieee754_pow+0x9e4>
 800f7fe:	4959      	ldr	r1, [pc, #356]	; (800f964 <__ieee754_pow+0x25c>)
 800f800:	4632      	mov	r2, r6
 800f802:	463b      	mov	r3, r7
 800f804:	2000      	movs	r0, #0
 800f806:	f7f1 f821 	bl	800084c <__aeabi_ddiv>
 800f80a:	e79c      	b.n	800f746 <__ieee754_pow+0x3e>
 800f80c:	2300      	movs	r3, #0
 800f80e:	9304      	str	r3, [sp, #16]
 800f810:	2a00      	cmp	r2, #0
 800f812:	d13d      	bne.n	800f890 <__ieee754_pow+0x188>
 800f814:	4b51      	ldr	r3, [pc, #324]	; (800f95c <__ieee754_pow+0x254>)
 800f816:	4598      	cmp	r8, r3
 800f818:	d1ea      	bne.n	800f7f0 <__ieee754_pow+0xe8>
 800f81a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800f81e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f822:	ea53 030a 	orrs.w	r3, r3, sl
 800f826:	f000 8459 	beq.w	80100dc <__ieee754_pow+0x9d4>
 800f82a:	4b4f      	ldr	r3, [pc, #316]	; (800f968 <__ieee754_pow+0x260>)
 800f82c:	429c      	cmp	r4, r3
 800f82e:	dd08      	ble.n	800f842 <__ieee754_pow+0x13a>
 800f830:	f1b9 0f00 	cmp.w	r9, #0
 800f834:	f2c0 8456 	blt.w	80100e4 <__ieee754_pow+0x9dc>
 800f838:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f83c:	e783      	b.n	800f746 <__ieee754_pow+0x3e>
 800f83e:	2302      	movs	r3, #2
 800f840:	e7e5      	b.n	800f80e <__ieee754_pow+0x106>
 800f842:	f1b9 0f00 	cmp.w	r9, #0
 800f846:	f04f 0000 	mov.w	r0, #0
 800f84a:	f04f 0100 	mov.w	r1, #0
 800f84e:	f6bf af7a 	bge.w	800f746 <__ieee754_pow+0x3e>
 800f852:	e9dd 0300 	ldrd	r0, r3, [sp]
 800f856:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f85a:	e774      	b.n	800f746 <__ieee754_pow+0x3e>
 800f85c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800f860:	d106      	bne.n	800f870 <__ieee754_pow+0x168>
 800f862:	4632      	mov	r2, r6
 800f864:	463b      	mov	r3, r7
 800f866:	4630      	mov	r0, r6
 800f868:	4639      	mov	r1, r7
 800f86a:	f7f0 fec5 	bl	80005f8 <__aeabi_dmul>
 800f86e:	e76a      	b.n	800f746 <__ieee754_pow+0x3e>
 800f870:	4b3e      	ldr	r3, [pc, #248]	; (800f96c <__ieee754_pow+0x264>)
 800f872:	4599      	cmp	r9, r3
 800f874:	d10c      	bne.n	800f890 <__ieee754_pow+0x188>
 800f876:	2d00      	cmp	r5, #0
 800f878:	db0a      	blt.n	800f890 <__ieee754_pow+0x188>
 800f87a:	ec47 6b10 	vmov	d0, r6, r7
 800f87e:	b009      	add	sp, #36	; 0x24
 800f880:	ecbd 8b06 	vpop	{d8-d10}
 800f884:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f888:	f7ff bc12 	b.w	800f0b0 <__ieee754_sqrt>
 800f88c:	2300      	movs	r3, #0
 800f88e:	9304      	str	r3, [sp, #16]
 800f890:	ec47 6b10 	vmov	d0, r6, r7
 800f894:	f001 f80c 	bl	80108b0 <fabs>
 800f898:	ec51 0b10 	vmov	r0, r1, d0
 800f89c:	f1ba 0f00 	cmp.w	sl, #0
 800f8a0:	d129      	bne.n	800f8f6 <__ieee754_pow+0x1ee>
 800f8a2:	b124      	cbz	r4, 800f8ae <__ieee754_pow+0x1a6>
 800f8a4:	4b2f      	ldr	r3, [pc, #188]	; (800f964 <__ieee754_pow+0x25c>)
 800f8a6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800f8aa:	429a      	cmp	r2, r3
 800f8ac:	d123      	bne.n	800f8f6 <__ieee754_pow+0x1ee>
 800f8ae:	f1b9 0f00 	cmp.w	r9, #0
 800f8b2:	da05      	bge.n	800f8c0 <__ieee754_pow+0x1b8>
 800f8b4:	4602      	mov	r2, r0
 800f8b6:	460b      	mov	r3, r1
 800f8b8:	2000      	movs	r0, #0
 800f8ba:	492a      	ldr	r1, [pc, #168]	; (800f964 <__ieee754_pow+0x25c>)
 800f8bc:	f7f0 ffc6 	bl	800084c <__aeabi_ddiv>
 800f8c0:	2d00      	cmp	r5, #0
 800f8c2:	f6bf af40 	bge.w	800f746 <__ieee754_pow+0x3e>
 800f8c6:	9b04      	ldr	r3, [sp, #16]
 800f8c8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f8cc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f8d0:	431c      	orrs	r4, r3
 800f8d2:	d108      	bne.n	800f8e6 <__ieee754_pow+0x1de>
 800f8d4:	4602      	mov	r2, r0
 800f8d6:	460b      	mov	r3, r1
 800f8d8:	4610      	mov	r0, r2
 800f8da:	4619      	mov	r1, r3
 800f8dc:	f7f0 fcd4 	bl	8000288 <__aeabi_dsub>
 800f8e0:	4602      	mov	r2, r0
 800f8e2:	460b      	mov	r3, r1
 800f8e4:	e78f      	b.n	800f806 <__ieee754_pow+0xfe>
 800f8e6:	9b04      	ldr	r3, [sp, #16]
 800f8e8:	2b01      	cmp	r3, #1
 800f8ea:	f47f af2c 	bne.w	800f746 <__ieee754_pow+0x3e>
 800f8ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f8f2:	4619      	mov	r1, r3
 800f8f4:	e727      	b.n	800f746 <__ieee754_pow+0x3e>
 800f8f6:	0feb      	lsrs	r3, r5, #31
 800f8f8:	3b01      	subs	r3, #1
 800f8fa:	9306      	str	r3, [sp, #24]
 800f8fc:	9a06      	ldr	r2, [sp, #24]
 800f8fe:	9b04      	ldr	r3, [sp, #16]
 800f900:	4313      	orrs	r3, r2
 800f902:	d102      	bne.n	800f90a <__ieee754_pow+0x202>
 800f904:	4632      	mov	r2, r6
 800f906:	463b      	mov	r3, r7
 800f908:	e7e6      	b.n	800f8d8 <__ieee754_pow+0x1d0>
 800f90a:	4b19      	ldr	r3, [pc, #100]	; (800f970 <__ieee754_pow+0x268>)
 800f90c:	4598      	cmp	r8, r3
 800f90e:	f340 80fb 	ble.w	800fb08 <__ieee754_pow+0x400>
 800f912:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f916:	4598      	cmp	r8, r3
 800f918:	4b13      	ldr	r3, [pc, #76]	; (800f968 <__ieee754_pow+0x260>)
 800f91a:	dd0c      	ble.n	800f936 <__ieee754_pow+0x22e>
 800f91c:	429c      	cmp	r4, r3
 800f91e:	dc0f      	bgt.n	800f940 <__ieee754_pow+0x238>
 800f920:	f1b9 0f00 	cmp.w	r9, #0
 800f924:	da0f      	bge.n	800f946 <__ieee754_pow+0x23e>
 800f926:	2000      	movs	r0, #0
 800f928:	b009      	add	sp, #36	; 0x24
 800f92a:	ecbd 8b06 	vpop	{d8-d10}
 800f92e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f932:	f001 b86e 	b.w	8010a12 <__math_oflow>
 800f936:	429c      	cmp	r4, r3
 800f938:	dbf2      	blt.n	800f920 <__ieee754_pow+0x218>
 800f93a:	4b0a      	ldr	r3, [pc, #40]	; (800f964 <__ieee754_pow+0x25c>)
 800f93c:	429c      	cmp	r4, r3
 800f93e:	dd19      	ble.n	800f974 <__ieee754_pow+0x26c>
 800f940:	f1b9 0f00 	cmp.w	r9, #0
 800f944:	dcef      	bgt.n	800f926 <__ieee754_pow+0x21e>
 800f946:	2000      	movs	r0, #0
 800f948:	b009      	add	sp, #36	; 0x24
 800f94a:	ecbd 8b06 	vpop	{d8-d10}
 800f94e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f952:	f001 b855 	b.w	8010a00 <__math_uflow>
 800f956:	bf00      	nop
 800f958:	fff00000 	.word	0xfff00000
 800f95c:	7ff00000 	.word	0x7ff00000
 800f960:	433fffff 	.word	0x433fffff
 800f964:	3ff00000 	.word	0x3ff00000
 800f968:	3fefffff 	.word	0x3fefffff
 800f96c:	3fe00000 	.word	0x3fe00000
 800f970:	41e00000 	.word	0x41e00000
 800f974:	4b60      	ldr	r3, [pc, #384]	; (800faf8 <__ieee754_pow+0x3f0>)
 800f976:	2200      	movs	r2, #0
 800f978:	f7f0 fc86 	bl	8000288 <__aeabi_dsub>
 800f97c:	a354      	add	r3, pc, #336	; (adr r3, 800fad0 <__ieee754_pow+0x3c8>)
 800f97e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f982:	4604      	mov	r4, r0
 800f984:	460d      	mov	r5, r1
 800f986:	f7f0 fe37 	bl	80005f8 <__aeabi_dmul>
 800f98a:	a353      	add	r3, pc, #332	; (adr r3, 800fad8 <__ieee754_pow+0x3d0>)
 800f98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f990:	4606      	mov	r6, r0
 800f992:	460f      	mov	r7, r1
 800f994:	4620      	mov	r0, r4
 800f996:	4629      	mov	r1, r5
 800f998:	f7f0 fe2e 	bl	80005f8 <__aeabi_dmul>
 800f99c:	4b57      	ldr	r3, [pc, #348]	; (800fafc <__ieee754_pow+0x3f4>)
 800f99e:	4682      	mov	sl, r0
 800f9a0:	468b      	mov	fp, r1
 800f9a2:	2200      	movs	r2, #0
 800f9a4:	4620      	mov	r0, r4
 800f9a6:	4629      	mov	r1, r5
 800f9a8:	f7f0 fe26 	bl	80005f8 <__aeabi_dmul>
 800f9ac:	4602      	mov	r2, r0
 800f9ae:	460b      	mov	r3, r1
 800f9b0:	a14b      	add	r1, pc, #300	; (adr r1, 800fae0 <__ieee754_pow+0x3d8>)
 800f9b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f9b6:	f7f0 fc67 	bl	8000288 <__aeabi_dsub>
 800f9ba:	4622      	mov	r2, r4
 800f9bc:	462b      	mov	r3, r5
 800f9be:	f7f0 fe1b 	bl	80005f8 <__aeabi_dmul>
 800f9c2:	4602      	mov	r2, r0
 800f9c4:	460b      	mov	r3, r1
 800f9c6:	2000      	movs	r0, #0
 800f9c8:	494d      	ldr	r1, [pc, #308]	; (800fb00 <__ieee754_pow+0x3f8>)
 800f9ca:	f7f0 fc5d 	bl	8000288 <__aeabi_dsub>
 800f9ce:	4622      	mov	r2, r4
 800f9d0:	4680      	mov	r8, r0
 800f9d2:	4689      	mov	r9, r1
 800f9d4:	462b      	mov	r3, r5
 800f9d6:	4620      	mov	r0, r4
 800f9d8:	4629      	mov	r1, r5
 800f9da:	f7f0 fe0d 	bl	80005f8 <__aeabi_dmul>
 800f9de:	4602      	mov	r2, r0
 800f9e0:	460b      	mov	r3, r1
 800f9e2:	4640      	mov	r0, r8
 800f9e4:	4649      	mov	r1, r9
 800f9e6:	f7f0 fe07 	bl	80005f8 <__aeabi_dmul>
 800f9ea:	a33f      	add	r3, pc, #252	; (adr r3, 800fae8 <__ieee754_pow+0x3e0>)
 800f9ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9f0:	f7f0 fe02 	bl	80005f8 <__aeabi_dmul>
 800f9f4:	4602      	mov	r2, r0
 800f9f6:	460b      	mov	r3, r1
 800f9f8:	4650      	mov	r0, sl
 800f9fa:	4659      	mov	r1, fp
 800f9fc:	f7f0 fc44 	bl	8000288 <__aeabi_dsub>
 800fa00:	4602      	mov	r2, r0
 800fa02:	460b      	mov	r3, r1
 800fa04:	4680      	mov	r8, r0
 800fa06:	4689      	mov	r9, r1
 800fa08:	4630      	mov	r0, r6
 800fa0a:	4639      	mov	r1, r7
 800fa0c:	f7f0 fc3e 	bl	800028c <__adddf3>
 800fa10:	2000      	movs	r0, #0
 800fa12:	4632      	mov	r2, r6
 800fa14:	463b      	mov	r3, r7
 800fa16:	4604      	mov	r4, r0
 800fa18:	460d      	mov	r5, r1
 800fa1a:	f7f0 fc35 	bl	8000288 <__aeabi_dsub>
 800fa1e:	4602      	mov	r2, r0
 800fa20:	460b      	mov	r3, r1
 800fa22:	4640      	mov	r0, r8
 800fa24:	4649      	mov	r1, r9
 800fa26:	f7f0 fc2f 	bl	8000288 <__aeabi_dsub>
 800fa2a:	9b04      	ldr	r3, [sp, #16]
 800fa2c:	9a06      	ldr	r2, [sp, #24]
 800fa2e:	3b01      	subs	r3, #1
 800fa30:	4313      	orrs	r3, r2
 800fa32:	4682      	mov	sl, r0
 800fa34:	468b      	mov	fp, r1
 800fa36:	f040 81e7 	bne.w	800fe08 <__ieee754_pow+0x700>
 800fa3a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800faf0 <__ieee754_pow+0x3e8>
 800fa3e:	eeb0 8a47 	vmov.f32	s16, s14
 800fa42:	eef0 8a67 	vmov.f32	s17, s15
 800fa46:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fa4a:	2600      	movs	r6, #0
 800fa4c:	4632      	mov	r2, r6
 800fa4e:	463b      	mov	r3, r7
 800fa50:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa54:	f7f0 fc18 	bl	8000288 <__aeabi_dsub>
 800fa58:	4622      	mov	r2, r4
 800fa5a:	462b      	mov	r3, r5
 800fa5c:	f7f0 fdcc 	bl	80005f8 <__aeabi_dmul>
 800fa60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa64:	4680      	mov	r8, r0
 800fa66:	4689      	mov	r9, r1
 800fa68:	4650      	mov	r0, sl
 800fa6a:	4659      	mov	r1, fp
 800fa6c:	f7f0 fdc4 	bl	80005f8 <__aeabi_dmul>
 800fa70:	4602      	mov	r2, r0
 800fa72:	460b      	mov	r3, r1
 800fa74:	4640      	mov	r0, r8
 800fa76:	4649      	mov	r1, r9
 800fa78:	f7f0 fc08 	bl	800028c <__adddf3>
 800fa7c:	4632      	mov	r2, r6
 800fa7e:	463b      	mov	r3, r7
 800fa80:	4680      	mov	r8, r0
 800fa82:	4689      	mov	r9, r1
 800fa84:	4620      	mov	r0, r4
 800fa86:	4629      	mov	r1, r5
 800fa88:	f7f0 fdb6 	bl	80005f8 <__aeabi_dmul>
 800fa8c:	460b      	mov	r3, r1
 800fa8e:	4604      	mov	r4, r0
 800fa90:	460d      	mov	r5, r1
 800fa92:	4602      	mov	r2, r0
 800fa94:	4649      	mov	r1, r9
 800fa96:	4640      	mov	r0, r8
 800fa98:	f7f0 fbf8 	bl	800028c <__adddf3>
 800fa9c:	4b19      	ldr	r3, [pc, #100]	; (800fb04 <__ieee754_pow+0x3fc>)
 800fa9e:	4299      	cmp	r1, r3
 800faa0:	ec45 4b19 	vmov	d9, r4, r5
 800faa4:	4606      	mov	r6, r0
 800faa6:	460f      	mov	r7, r1
 800faa8:	468b      	mov	fp, r1
 800faaa:	f340 82f0 	ble.w	801008e <__ieee754_pow+0x986>
 800faae:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800fab2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800fab6:	4303      	orrs	r3, r0
 800fab8:	f000 81e4 	beq.w	800fe84 <__ieee754_pow+0x77c>
 800fabc:	ec51 0b18 	vmov	r0, r1, d8
 800fac0:	2200      	movs	r2, #0
 800fac2:	2300      	movs	r3, #0
 800fac4:	f7f1 f80a 	bl	8000adc <__aeabi_dcmplt>
 800fac8:	3800      	subs	r0, #0
 800faca:	bf18      	it	ne
 800facc:	2001      	movne	r0, #1
 800face:	e72b      	b.n	800f928 <__ieee754_pow+0x220>
 800fad0:	60000000 	.word	0x60000000
 800fad4:	3ff71547 	.word	0x3ff71547
 800fad8:	f85ddf44 	.word	0xf85ddf44
 800fadc:	3e54ae0b 	.word	0x3e54ae0b
 800fae0:	55555555 	.word	0x55555555
 800fae4:	3fd55555 	.word	0x3fd55555
 800fae8:	652b82fe 	.word	0x652b82fe
 800faec:	3ff71547 	.word	0x3ff71547
 800faf0:	00000000 	.word	0x00000000
 800faf4:	bff00000 	.word	0xbff00000
 800faf8:	3ff00000 	.word	0x3ff00000
 800fafc:	3fd00000 	.word	0x3fd00000
 800fb00:	3fe00000 	.word	0x3fe00000
 800fb04:	408fffff 	.word	0x408fffff
 800fb08:	4bd5      	ldr	r3, [pc, #852]	; (800fe60 <__ieee754_pow+0x758>)
 800fb0a:	402b      	ands	r3, r5
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	b92b      	cbnz	r3, 800fb1c <__ieee754_pow+0x414>
 800fb10:	4bd4      	ldr	r3, [pc, #848]	; (800fe64 <__ieee754_pow+0x75c>)
 800fb12:	f7f0 fd71 	bl	80005f8 <__aeabi_dmul>
 800fb16:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800fb1a:	460c      	mov	r4, r1
 800fb1c:	1523      	asrs	r3, r4, #20
 800fb1e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fb22:	4413      	add	r3, r2
 800fb24:	9305      	str	r3, [sp, #20]
 800fb26:	4bd0      	ldr	r3, [pc, #832]	; (800fe68 <__ieee754_pow+0x760>)
 800fb28:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800fb2c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800fb30:	429c      	cmp	r4, r3
 800fb32:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800fb36:	dd08      	ble.n	800fb4a <__ieee754_pow+0x442>
 800fb38:	4bcc      	ldr	r3, [pc, #816]	; (800fe6c <__ieee754_pow+0x764>)
 800fb3a:	429c      	cmp	r4, r3
 800fb3c:	f340 8162 	ble.w	800fe04 <__ieee754_pow+0x6fc>
 800fb40:	9b05      	ldr	r3, [sp, #20]
 800fb42:	3301      	adds	r3, #1
 800fb44:	9305      	str	r3, [sp, #20]
 800fb46:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800fb4a:	2400      	movs	r4, #0
 800fb4c:	00e3      	lsls	r3, r4, #3
 800fb4e:	9307      	str	r3, [sp, #28]
 800fb50:	4bc7      	ldr	r3, [pc, #796]	; (800fe70 <__ieee754_pow+0x768>)
 800fb52:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fb56:	ed93 7b00 	vldr	d7, [r3]
 800fb5a:	4629      	mov	r1, r5
 800fb5c:	ec53 2b17 	vmov	r2, r3, d7
 800fb60:	eeb0 9a47 	vmov.f32	s18, s14
 800fb64:	eef0 9a67 	vmov.f32	s19, s15
 800fb68:	4682      	mov	sl, r0
 800fb6a:	f7f0 fb8d 	bl	8000288 <__aeabi_dsub>
 800fb6e:	4652      	mov	r2, sl
 800fb70:	4606      	mov	r6, r0
 800fb72:	460f      	mov	r7, r1
 800fb74:	462b      	mov	r3, r5
 800fb76:	ec51 0b19 	vmov	r0, r1, d9
 800fb7a:	f7f0 fb87 	bl	800028c <__adddf3>
 800fb7e:	4602      	mov	r2, r0
 800fb80:	460b      	mov	r3, r1
 800fb82:	2000      	movs	r0, #0
 800fb84:	49bb      	ldr	r1, [pc, #748]	; (800fe74 <__ieee754_pow+0x76c>)
 800fb86:	f7f0 fe61 	bl	800084c <__aeabi_ddiv>
 800fb8a:	ec41 0b1a 	vmov	d10, r0, r1
 800fb8e:	4602      	mov	r2, r0
 800fb90:	460b      	mov	r3, r1
 800fb92:	4630      	mov	r0, r6
 800fb94:	4639      	mov	r1, r7
 800fb96:	f7f0 fd2f 	bl	80005f8 <__aeabi_dmul>
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fba0:	9302      	str	r3, [sp, #8]
 800fba2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800fba6:	46ab      	mov	fp, r5
 800fba8:	106d      	asrs	r5, r5, #1
 800fbaa:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800fbae:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800fbb2:	ec41 0b18 	vmov	d8, r0, r1
 800fbb6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800fbba:	2200      	movs	r2, #0
 800fbbc:	4640      	mov	r0, r8
 800fbbe:	4649      	mov	r1, r9
 800fbc0:	4614      	mov	r4, r2
 800fbc2:	461d      	mov	r5, r3
 800fbc4:	f7f0 fd18 	bl	80005f8 <__aeabi_dmul>
 800fbc8:	4602      	mov	r2, r0
 800fbca:	460b      	mov	r3, r1
 800fbcc:	4630      	mov	r0, r6
 800fbce:	4639      	mov	r1, r7
 800fbd0:	f7f0 fb5a 	bl	8000288 <__aeabi_dsub>
 800fbd4:	ec53 2b19 	vmov	r2, r3, d9
 800fbd8:	4606      	mov	r6, r0
 800fbda:	460f      	mov	r7, r1
 800fbdc:	4620      	mov	r0, r4
 800fbde:	4629      	mov	r1, r5
 800fbe0:	f7f0 fb52 	bl	8000288 <__aeabi_dsub>
 800fbe4:	4602      	mov	r2, r0
 800fbe6:	460b      	mov	r3, r1
 800fbe8:	4650      	mov	r0, sl
 800fbea:	4659      	mov	r1, fp
 800fbec:	f7f0 fb4c 	bl	8000288 <__aeabi_dsub>
 800fbf0:	4642      	mov	r2, r8
 800fbf2:	464b      	mov	r3, r9
 800fbf4:	f7f0 fd00 	bl	80005f8 <__aeabi_dmul>
 800fbf8:	4602      	mov	r2, r0
 800fbfa:	460b      	mov	r3, r1
 800fbfc:	4630      	mov	r0, r6
 800fbfe:	4639      	mov	r1, r7
 800fc00:	f7f0 fb42 	bl	8000288 <__aeabi_dsub>
 800fc04:	ec53 2b1a 	vmov	r2, r3, d10
 800fc08:	f7f0 fcf6 	bl	80005f8 <__aeabi_dmul>
 800fc0c:	ec53 2b18 	vmov	r2, r3, d8
 800fc10:	ec41 0b19 	vmov	d9, r0, r1
 800fc14:	ec51 0b18 	vmov	r0, r1, d8
 800fc18:	f7f0 fcee 	bl	80005f8 <__aeabi_dmul>
 800fc1c:	a37c      	add	r3, pc, #496	; (adr r3, 800fe10 <__ieee754_pow+0x708>)
 800fc1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc22:	4604      	mov	r4, r0
 800fc24:	460d      	mov	r5, r1
 800fc26:	f7f0 fce7 	bl	80005f8 <__aeabi_dmul>
 800fc2a:	a37b      	add	r3, pc, #492	; (adr r3, 800fe18 <__ieee754_pow+0x710>)
 800fc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc30:	f7f0 fb2c 	bl	800028c <__adddf3>
 800fc34:	4622      	mov	r2, r4
 800fc36:	462b      	mov	r3, r5
 800fc38:	f7f0 fcde 	bl	80005f8 <__aeabi_dmul>
 800fc3c:	a378      	add	r3, pc, #480	; (adr r3, 800fe20 <__ieee754_pow+0x718>)
 800fc3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc42:	f7f0 fb23 	bl	800028c <__adddf3>
 800fc46:	4622      	mov	r2, r4
 800fc48:	462b      	mov	r3, r5
 800fc4a:	f7f0 fcd5 	bl	80005f8 <__aeabi_dmul>
 800fc4e:	a376      	add	r3, pc, #472	; (adr r3, 800fe28 <__ieee754_pow+0x720>)
 800fc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc54:	f7f0 fb1a 	bl	800028c <__adddf3>
 800fc58:	4622      	mov	r2, r4
 800fc5a:	462b      	mov	r3, r5
 800fc5c:	f7f0 fccc 	bl	80005f8 <__aeabi_dmul>
 800fc60:	a373      	add	r3, pc, #460	; (adr r3, 800fe30 <__ieee754_pow+0x728>)
 800fc62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc66:	f7f0 fb11 	bl	800028c <__adddf3>
 800fc6a:	4622      	mov	r2, r4
 800fc6c:	462b      	mov	r3, r5
 800fc6e:	f7f0 fcc3 	bl	80005f8 <__aeabi_dmul>
 800fc72:	a371      	add	r3, pc, #452	; (adr r3, 800fe38 <__ieee754_pow+0x730>)
 800fc74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc78:	f7f0 fb08 	bl	800028c <__adddf3>
 800fc7c:	4622      	mov	r2, r4
 800fc7e:	4606      	mov	r6, r0
 800fc80:	460f      	mov	r7, r1
 800fc82:	462b      	mov	r3, r5
 800fc84:	4620      	mov	r0, r4
 800fc86:	4629      	mov	r1, r5
 800fc88:	f7f0 fcb6 	bl	80005f8 <__aeabi_dmul>
 800fc8c:	4602      	mov	r2, r0
 800fc8e:	460b      	mov	r3, r1
 800fc90:	4630      	mov	r0, r6
 800fc92:	4639      	mov	r1, r7
 800fc94:	f7f0 fcb0 	bl	80005f8 <__aeabi_dmul>
 800fc98:	4642      	mov	r2, r8
 800fc9a:	4604      	mov	r4, r0
 800fc9c:	460d      	mov	r5, r1
 800fc9e:	464b      	mov	r3, r9
 800fca0:	ec51 0b18 	vmov	r0, r1, d8
 800fca4:	f7f0 faf2 	bl	800028c <__adddf3>
 800fca8:	ec53 2b19 	vmov	r2, r3, d9
 800fcac:	f7f0 fca4 	bl	80005f8 <__aeabi_dmul>
 800fcb0:	4622      	mov	r2, r4
 800fcb2:	462b      	mov	r3, r5
 800fcb4:	f7f0 faea 	bl	800028c <__adddf3>
 800fcb8:	4642      	mov	r2, r8
 800fcba:	4682      	mov	sl, r0
 800fcbc:	468b      	mov	fp, r1
 800fcbe:	464b      	mov	r3, r9
 800fcc0:	4640      	mov	r0, r8
 800fcc2:	4649      	mov	r1, r9
 800fcc4:	f7f0 fc98 	bl	80005f8 <__aeabi_dmul>
 800fcc8:	4b6b      	ldr	r3, [pc, #428]	; (800fe78 <__ieee754_pow+0x770>)
 800fcca:	2200      	movs	r2, #0
 800fccc:	4606      	mov	r6, r0
 800fcce:	460f      	mov	r7, r1
 800fcd0:	f7f0 fadc 	bl	800028c <__adddf3>
 800fcd4:	4652      	mov	r2, sl
 800fcd6:	465b      	mov	r3, fp
 800fcd8:	f7f0 fad8 	bl	800028c <__adddf3>
 800fcdc:	2000      	movs	r0, #0
 800fcde:	4604      	mov	r4, r0
 800fce0:	460d      	mov	r5, r1
 800fce2:	4602      	mov	r2, r0
 800fce4:	460b      	mov	r3, r1
 800fce6:	4640      	mov	r0, r8
 800fce8:	4649      	mov	r1, r9
 800fcea:	f7f0 fc85 	bl	80005f8 <__aeabi_dmul>
 800fcee:	4b62      	ldr	r3, [pc, #392]	; (800fe78 <__ieee754_pow+0x770>)
 800fcf0:	4680      	mov	r8, r0
 800fcf2:	4689      	mov	r9, r1
 800fcf4:	2200      	movs	r2, #0
 800fcf6:	4620      	mov	r0, r4
 800fcf8:	4629      	mov	r1, r5
 800fcfa:	f7f0 fac5 	bl	8000288 <__aeabi_dsub>
 800fcfe:	4632      	mov	r2, r6
 800fd00:	463b      	mov	r3, r7
 800fd02:	f7f0 fac1 	bl	8000288 <__aeabi_dsub>
 800fd06:	4602      	mov	r2, r0
 800fd08:	460b      	mov	r3, r1
 800fd0a:	4650      	mov	r0, sl
 800fd0c:	4659      	mov	r1, fp
 800fd0e:	f7f0 fabb 	bl	8000288 <__aeabi_dsub>
 800fd12:	ec53 2b18 	vmov	r2, r3, d8
 800fd16:	f7f0 fc6f 	bl	80005f8 <__aeabi_dmul>
 800fd1a:	4622      	mov	r2, r4
 800fd1c:	4606      	mov	r6, r0
 800fd1e:	460f      	mov	r7, r1
 800fd20:	462b      	mov	r3, r5
 800fd22:	ec51 0b19 	vmov	r0, r1, d9
 800fd26:	f7f0 fc67 	bl	80005f8 <__aeabi_dmul>
 800fd2a:	4602      	mov	r2, r0
 800fd2c:	460b      	mov	r3, r1
 800fd2e:	4630      	mov	r0, r6
 800fd30:	4639      	mov	r1, r7
 800fd32:	f7f0 faab 	bl	800028c <__adddf3>
 800fd36:	4606      	mov	r6, r0
 800fd38:	460f      	mov	r7, r1
 800fd3a:	4602      	mov	r2, r0
 800fd3c:	460b      	mov	r3, r1
 800fd3e:	4640      	mov	r0, r8
 800fd40:	4649      	mov	r1, r9
 800fd42:	f7f0 faa3 	bl	800028c <__adddf3>
 800fd46:	a33e      	add	r3, pc, #248	; (adr r3, 800fe40 <__ieee754_pow+0x738>)
 800fd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd4c:	2000      	movs	r0, #0
 800fd4e:	4604      	mov	r4, r0
 800fd50:	460d      	mov	r5, r1
 800fd52:	f7f0 fc51 	bl	80005f8 <__aeabi_dmul>
 800fd56:	4642      	mov	r2, r8
 800fd58:	ec41 0b18 	vmov	d8, r0, r1
 800fd5c:	464b      	mov	r3, r9
 800fd5e:	4620      	mov	r0, r4
 800fd60:	4629      	mov	r1, r5
 800fd62:	f7f0 fa91 	bl	8000288 <__aeabi_dsub>
 800fd66:	4602      	mov	r2, r0
 800fd68:	460b      	mov	r3, r1
 800fd6a:	4630      	mov	r0, r6
 800fd6c:	4639      	mov	r1, r7
 800fd6e:	f7f0 fa8b 	bl	8000288 <__aeabi_dsub>
 800fd72:	a335      	add	r3, pc, #212	; (adr r3, 800fe48 <__ieee754_pow+0x740>)
 800fd74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd78:	f7f0 fc3e 	bl	80005f8 <__aeabi_dmul>
 800fd7c:	a334      	add	r3, pc, #208	; (adr r3, 800fe50 <__ieee754_pow+0x748>)
 800fd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd82:	4606      	mov	r6, r0
 800fd84:	460f      	mov	r7, r1
 800fd86:	4620      	mov	r0, r4
 800fd88:	4629      	mov	r1, r5
 800fd8a:	f7f0 fc35 	bl	80005f8 <__aeabi_dmul>
 800fd8e:	4602      	mov	r2, r0
 800fd90:	460b      	mov	r3, r1
 800fd92:	4630      	mov	r0, r6
 800fd94:	4639      	mov	r1, r7
 800fd96:	f7f0 fa79 	bl	800028c <__adddf3>
 800fd9a:	9a07      	ldr	r2, [sp, #28]
 800fd9c:	4b37      	ldr	r3, [pc, #220]	; (800fe7c <__ieee754_pow+0x774>)
 800fd9e:	4413      	add	r3, r2
 800fda0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fda4:	f7f0 fa72 	bl	800028c <__adddf3>
 800fda8:	4682      	mov	sl, r0
 800fdaa:	9805      	ldr	r0, [sp, #20]
 800fdac:	468b      	mov	fp, r1
 800fdae:	f7f0 fbb9 	bl	8000524 <__aeabi_i2d>
 800fdb2:	9a07      	ldr	r2, [sp, #28]
 800fdb4:	4b32      	ldr	r3, [pc, #200]	; (800fe80 <__ieee754_pow+0x778>)
 800fdb6:	4413      	add	r3, r2
 800fdb8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fdbc:	4606      	mov	r6, r0
 800fdbe:	460f      	mov	r7, r1
 800fdc0:	4652      	mov	r2, sl
 800fdc2:	465b      	mov	r3, fp
 800fdc4:	ec51 0b18 	vmov	r0, r1, d8
 800fdc8:	f7f0 fa60 	bl	800028c <__adddf3>
 800fdcc:	4642      	mov	r2, r8
 800fdce:	464b      	mov	r3, r9
 800fdd0:	f7f0 fa5c 	bl	800028c <__adddf3>
 800fdd4:	4632      	mov	r2, r6
 800fdd6:	463b      	mov	r3, r7
 800fdd8:	f7f0 fa58 	bl	800028c <__adddf3>
 800fddc:	2000      	movs	r0, #0
 800fdde:	4632      	mov	r2, r6
 800fde0:	463b      	mov	r3, r7
 800fde2:	4604      	mov	r4, r0
 800fde4:	460d      	mov	r5, r1
 800fde6:	f7f0 fa4f 	bl	8000288 <__aeabi_dsub>
 800fdea:	4642      	mov	r2, r8
 800fdec:	464b      	mov	r3, r9
 800fdee:	f7f0 fa4b 	bl	8000288 <__aeabi_dsub>
 800fdf2:	ec53 2b18 	vmov	r2, r3, d8
 800fdf6:	f7f0 fa47 	bl	8000288 <__aeabi_dsub>
 800fdfa:	4602      	mov	r2, r0
 800fdfc:	460b      	mov	r3, r1
 800fdfe:	4650      	mov	r0, sl
 800fe00:	4659      	mov	r1, fp
 800fe02:	e610      	b.n	800fa26 <__ieee754_pow+0x31e>
 800fe04:	2401      	movs	r4, #1
 800fe06:	e6a1      	b.n	800fb4c <__ieee754_pow+0x444>
 800fe08:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800fe58 <__ieee754_pow+0x750>
 800fe0c:	e617      	b.n	800fa3e <__ieee754_pow+0x336>
 800fe0e:	bf00      	nop
 800fe10:	4a454eef 	.word	0x4a454eef
 800fe14:	3fca7e28 	.word	0x3fca7e28
 800fe18:	93c9db65 	.word	0x93c9db65
 800fe1c:	3fcd864a 	.word	0x3fcd864a
 800fe20:	a91d4101 	.word	0xa91d4101
 800fe24:	3fd17460 	.word	0x3fd17460
 800fe28:	518f264d 	.word	0x518f264d
 800fe2c:	3fd55555 	.word	0x3fd55555
 800fe30:	db6fabff 	.word	0xdb6fabff
 800fe34:	3fdb6db6 	.word	0x3fdb6db6
 800fe38:	33333303 	.word	0x33333303
 800fe3c:	3fe33333 	.word	0x3fe33333
 800fe40:	e0000000 	.word	0xe0000000
 800fe44:	3feec709 	.word	0x3feec709
 800fe48:	dc3a03fd 	.word	0xdc3a03fd
 800fe4c:	3feec709 	.word	0x3feec709
 800fe50:	145b01f5 	.word	0x145b01f5
 800fe54:	be3e2fe0 	.word	0xbe3e2fe0
 800fe58:	00000000 	.word	0x00000000
 800fe5c:	3ff00000 	.word	0x3ff00000
 800fe60:	7ff00000 	.word	0x7ff00000
 800fe64:	43400000 	.word	0x43400000
 800fe68:	0003988e 	.word	0x0003988e
 800fe6c:	000bb679 	.word	0x000bb679
 800fe70:	080116b0 	.word	0x080116b0
 800fe74:	3ff00000 	.word	0x3ff00000
 800fe78:	40080000 	.word	0x40080000
 800fe7c:	080116d0 	.word	0x080116d0
 800fe80:	080116c0 	.word	0x080116c0
 800fe84:	a3b3      	add	r3, pc, #716	; (adr r3, 8010154 <__ieee754_pow+0xa4c>)
 800fe86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe8a:	4640      	mov	r0, r8
 800fe8c:	4649      	mov	r1, r9
 800fe8e:	f7f0 f9fd 	bl	800028c <__adddf3>
 800fe92:	4622      	mov	r2, r4
 800fe94:	ec41 0b1a 	vmov	d10, r0, r1
 800fe98:	462b      	mov	r3, r5
 800fe9a:	4630      	mov	r0, r6
 800fe9c:	4639      	mov	r1, r7
 800fe9e:	f7f0 f9f3 	bl	8000288 <__aeabi_dsub>
 800fea2:	4602      	mov	r2, r0
 800fea4:	460b      	mov	r3, r1
 800fea6:	ec51 0b1a 	vmov	r0, r1, d10
 800feaa:	f7f0 fe35 	bl	8000b18 <__aeabi_dcmpgt>
 800feae:	2800      	cmp	r0, #0
 800feb0:	f47f ae04 	bne.w	800fabc <__ieee754_pow+0x3b4>
 800feb4:	4aa2      	ldr	r2, [pc, #648]	; (8010140 <__ieee754_pow+0xa38>)
 800feb6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800feba:	4293      	cmp	r3, r2
 800febc:	f340 8107 	ble.w	80100ce <__ieee754_pow+0x9c6>
 800fec0:	151b      	asrs	r3, r3, #20
 800fec2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800fec6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800feca:	fa4a fa03 	asr.w	sl, sl, r3
 800fece:	44da      	add	sl, fp
 800fed0:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800fed4:	489b      	ldr	r0, [pc, #620]	; (8010144 <__ieee754_pow+0xa3c>)
 800fed6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800feda:	4108      	asrs	r0, r1
 800fedc:	ea00 030a 	and.w	r3, r0, sl
 800fee0:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800fee4:	f1c1 0114 	rsb	r1, r1, #20
 800fee8:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800feec:	fa4a fa01 	asr.w	sl, sl, r1
 800fef0:	f1bb 0f00 	cmp.w	fp, #0
 800fef4:	f04f 0200 	mov.w	r2, #0
 800fef8:	4620      	mov	r0, r4
 800fefa:	4629      	mov	r1, r5
 800fefc:	bfb8      	it	lt
 800fefe:	f1ca 0a00 	rsblt	sl, sl, #0
 800ff02:	f7f0 f9c1 	bl	8000288 <__aeabi_dsub>
 800ff06:	ec41 0b19 	vmov	d9, r0, r1
 800ff0a:	4642      	mov	r2, r8
 800ff0c:	464b      	mov	r3, r9
 800ff0e:	ec51 0b19 	vmov	r0, r1, d9
 800ff12:	f7f0 f9bb 	bl	800028c <__adddf3>
 800ff16:	a37a      	add	r3, pc, #488	; (adr r3, 8010100 <__ieee754_pow+0x9f8>)
 800ff18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff1c:	2000      	movs	r0, #0
 800ff1e:	4604      	mov	r4, r0
 800ff20:	460d      	mov	r5, r1
 800ff22:	f7f0 fb69 	bl	80005f8 <__aeabi_dmul>
 800ff26:	ec53 2b19 	vmov	r2, r3, d9
 800ff2a:	4606      	mov	r6, r0
 800ff2c:	460f      	mov	r7, r1
 800ff2e:	4620      	mov	r0, r4
 800ff30:	4629      	mov	r1, r5
 800ff32:	f7f0 f9a9 	bl	8000288 <__aeabi_dsub>
 800ff36:	4602      	mov	r2, r0
 800ff38:	460b      	mov	r3, r1
 800ff3a:	4640      	mov	r0, r8
 800ff3c:	4649      	mov	r1, r9
 800ff3e:	f7f0 f9a3 	bl	8000288 <__aeabi_dsub>
 800ff42:	a371      	add	r3, pc, #452	; (adr r3, 8010108 <__ieee754_pow+0xa00>)
 800ff44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff48:	f7f0 fb56 	bl	80005f8 <__aeabi_dmul>
 800ff4c:	a370      	add	r3, pc, #448	; (adr r3, 8010110 <__ieee754_pow+0xa08>)
 800ff4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff52:	4680      	mov	r8, r0
 800ff54:	4689      	mov	r9, r1
 800ff56:	4620      	mov	r0, r4
 800ff58:	4629      	mov	r1, r5
 800ff5a:	f7f0 fb4d 	bl	80005f8 <__aeabi_dmul>
 800ff5e:	4602      	mov	r2, r0
 800ff60:	460b      	mov	r3, r1
 800ff62:	4640      	mov	r0, r8
 800ff64:	4649      	mov	r1, r9
 800ff66:	f7f0 f991 	bl	800028c <__adddf3>
 800ff6a:	4604      	mov	r4, r0
 800ff6c:	460d      	mov	r5, r1
 800ff6e:	4602      	mov	r2, r0
 800ff70:	460b      	mov	r3, r1
 800ff72:	4630      	mov	r0, r6
 800ff74:	4639      	mov	r1, r7
 800ff76:	f7f0 f989 	bl	800028c <__adddf3>
 800ff7a:	4632      	mov	r2, r6
 800ff7c:	463b      	mov	r3, r7
 800ff7e:	4680      	mov	r8, r0
 800ff80:	4689      	mov	r9, r1
 800ff82:	f7f0 f981 	bl	8000288 <__aeabi_dsub>
 800ff86:	4602      	mov	r2, r0
 800ff88:	460b      	mov	r3, r1
 800ff8a:	4620      	mov	r0, r4
 800ff8c:	4629      	mov	r1, r5
 800ff8e:	f7f0 f97b 	bl	8000288 <__aeabi_dsub>
 800ff92:	4642      	mov	r2, r8
 800ff94:	4606      	mov	r6, r0
 800ff96:	460f      	mov	r7, r1
 800ff98:	464b      	mov	r3, r9
 800ff9a:	4640      	mov	r0, r8
 800ff9c:	4649      	mov	r1, r9
 800ff9e:	f7f0 fb2b 	bl	80005f8 <__aeabi_dmul>
 800ffa2:	a35d      	add	r3, pc, #372	; (adr r3, 8010118 <__ieee754_pow+0xa10>)
 800ffa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffa8:	4604      	mov	r4, r0
 800ffaa:	460d      	mov	r5, r1
 800ffac:	f7f0 fb24 	bl	80005f8 <__aeabi_dmul>
 800ffb0:	a35b      	add	r3, pc, #364	; (adr r3, 8010120 <__ieee754_pow+0xa18>)
 800ffb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffb6:	f7f0 f967 	bl	8000288 <__aeabi_dsub>
 800ffba:	4622      	mov	r2, r4
 800ffbc:	462b      	mov	r3, r5
 800ffbe:	f7f0 fb1b 	bl	80005f8 <__aeabi_dmul>
 800ffc2:	a359      	add	r3, pc, #356	; (adr r3, 8010128 <__ieee754_pow+0xa20>)
 800ffc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc8:	f7f0 f960 	bl	800028c <__adddf3>
 800ffcc:	4622      	mov	r2, r4
 800ffce:	462b      	mov	r3, r5
 800ffd0:	f7f0 fb12 	bl	80005f8 <__aeabi_dmul>
 800ffd4:	a356      	add	r3, pc, #344	; (adr r3, 8010130 <__ieee754_pow+0xa28>)
 800ffd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffda:	f7f0 f955 	bl	8000288 <__aeabi_dsub>
 800ffde:	4622      	mov	r2, r4
 800ffe0:	462b      	mov	r3, r5
 800ffe2:	f7f0 fb09 	bl	80005f8 <__aeabi_dmul>
 800ffe6:	a354      	add	r3, pc, #336	; (adr r3, 8010138 <__ieee754_pow+0xa30>)
 800ffe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffec:	f7f0 f94e 	bl	800028c <__adddf3>
 800fff0:	4622      	mov	r2, r4
 800fff2:	462b      	mov	r3, r5
 800fff4:	f7f0 fb00 	bl	80005f8 <__aeabi_dmul>
 800fff8:	4602      	mov	r2, r0
 800fffa:	460b      	mov	r3, r1
 800fffc:	4640      	mov	r0, r8
 800fffe:	4649      	mov	r1, r9
 8010000:	f7f0 f942 	bl	8000288 <__aeabi_dsub>
 8010004:	4604      	mov	r4, r0
 8010006:	460d      	mov	r5, r1
 8010008:	4602      	mov	r2, r0
 801000a:	460b      	mov	r3, r1
 801000c:	4640      	mov	r0, r8
 801000e:	4649      	mov	r1, r9
 8010010:	f7f0 faf2 	bl	80005f8 <__aeabi_dmul>
 8010014:	2200      	movs	r2, #0
 8010016:	ec41 0b19 	vmov	d9, r0, r1
 801001a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801001e:	4620      	mov	r0, r4
 8010020:	4629      	mov	r1, r5
 8010022:	f7f0 f931 	bl	8000288 <__aeabi_dsub>
 8010026:	4602      	mov	r2, r0
 8010028:	460b      	mov	r3, r1
 801002a:	ec51 0b19 	vmov	r0, r1, d9
 801002e:	f7f0 fc0d 	bl	800084c <__aeabi_ddiv>
 8010032:	4632      	mov	r2, r6
 8010034:	4604      	mov	r4, r0
 8010036:	460d      	mov	r5, r1
 8010038:	463b      	mov	r3, r7
 801003a:	4640      	mov	r0, r8
 801003c:	4649      	mov	r1, r9
 801003e:	f7f0 fadb 	bl	80005f8 <__aeabi_dmul>
 8010042:	4632      	mov	r2, r6
 8010044:	463b      	mov	r3, r7
 8010046:	f7f0 f921 	bl	800028c <__adddf3>
 801004a:	4602      	mov	r2, r0
 801004c:	460b      	mov	r3, r1
 801004e:	4620      	mov	r0, r4
 8010050:	4629      	mov	r1, r5
 8010052:	f7f0 f919 	bl	8000288 <__aeabi_dsub>
 8010056:	4642      	mov	r2, r8
 8010058:	464b      	mov	r3, r9
 801005a:	f7f0 f915 	bl	8000288 <__aeabi_dsub>
 801005e:	460b      	mov	r3, r1
 8010060:	4602      	mov	r2, r0
 8010062:	4939      	ldr	r1, [pc, #228]	; (8010148 <__ieee754_pow+0xa40>)
 8010064:	2000      	movs	r0, #0
 8010066:	f7f0 f90f 	bl	8000288 <__aeabi_dsub>
 801006a:	ec41 0b10 	vmov	d0, r0, r1
 801006e:	ee10 3a90 	vmov	r3, s1
 8010072:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8010076:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801007a:	da2b      	bge.n	80100d4 <__ieee754_pow+0x9cc>
 801007c:	4650      	mov	r0, sl
 801007e:	f000 fc23 	bl	80108c8 <scalbn>
 8010082:	ec51 0b10 	vmov	r0, r1, d0
 8010086:	ec53 2b18 	vmov	r2, r3, d8
 801008a:	f7ff bbee 	b.w	800f86a <__ieee754_pow+0x162>
 801008e:	4b2f      	ldr	r3, [pc, #188]	; (801014c <__ieee754_pow+0xa44>)
 8010090:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8010094:	429e      	cmp	r6, r3
 8010096:	f77f af0d 	ble.w	800feb4 <__ieee754_pow+0x7ac>
 801009a:	4b2d      	ldr	r3, [pc, #180]	; (8010150 <__ieee754_pow+0xa48>)
 801009c:	440b      	add	r3, r1
 801009e:	4303      	orrs	r3, r0
 80100a0:	d009      	beq.n	80100b6 <__ieee754_pow+0x9ae>
 80100a2:	ec51 0b18 	vmov	r0, r1, d8
 80100a6:	2200      	movs	r2, #0
 80100a8:	2300      	movs	r3, #0
 80100aa:	f7f0 fd17 	bl	8000adc <__aeabi_dcmplt>
 80100ae:	3800      	subs	r0, #0
 80100b0:	bf18      	it	ne
 80100b2:	2001      	movne	r0, #1
 80100b4:	e448      	b.n	800f948 <__ieee754_pow+0x240>
 80100b6:	4622      	mov	r2, r4
 80100b8:	462b      	mov	r3, r5
 80100ba:	f7f0 f8e5 	bl	8000288 <__aeabi_dsub>
 80100be:	4642      	mov	r2, r8
 80100c0:	464b      	mov	r3, r9
 80100c2:	f7f0 fd1f 	bl	8000b04 <__aeabi_dcmpge>
 80100c6:	2800      	cmp	r0, #0
 80100c8:	f43f aef4 	beq.w	800feb4 <__ieee754_pow+0x7ac>
 80100cc:	e7e9      	b.n	80100a2 <__ieee754_pow+0x99a>
 80100ce:	f04f 0a00 	mov.w	sl, #0
 80100d2:	e71a      	b.n	800ff0a <__ieee754_pow+0x802>
 80100d4:	ec51 0b10 	vmov	r0, r1, d0
 80100d8:	4619      	mov	r1, r3
 80100da:	e7d4      	b.n	8010086 <__ieee754_pow+0x97e>
 80100dc:	491a      	ldr	r1, [pc, #104]	; (8010148 <__ieee754_pow+0xa40>)
 80100de:	2000      	movs	r0, #0
 80100e0:	f7ff bb31 	b.w	800f746 <__ieee754_pow+0x3e>
 80100e4:	2000      	movs	r0, #0
 80100e6:	2100      	movs	r1, #0
 80100e8:	f7ff bb2d 	b.w	800f746 <__ieee754_pow+0x3e>
 80100ec:	4630      	mov	r0, r6
 80100ee:	4639      	mov	r1, r7
 80100f0:	f7ff bb29 	b.w	800f746 <__ieee754_pow+0x3e>
 80100f4:	9204      	str	r2, [sp, #16]
 80100f6:	f7ff bb7b 	b.w	800f7f0 <__ieee754_pow+0xe8>
 80100fa:	2300      	movs	r3, #0
 80100fc:	f7ff bb65 	b.w	800f7ca <__ieee754_pow+0xc2>
 8010100:	00000000 	.word	0x00000000
 8010104:	3fe62e43 	.word	0x3fe62e43
 8010108:	fefa39ef 	.word	0xfefa39ef
 801010c:	3fe62e42 	.word	0x3fe62e42
 8010110:	0ca86c39 	.word	0x0ca86c39
 8010114:	be205c61 	.word	0xbe205c61
 8010118:	72bea4d0 	.word	0x72bea4d0
 801011c:	3e663769 	.word	0x3e663769
 8010120:	c5d26bf1 	.word	0xc5d26bf1
 8010124:	3ebbbd41 	.word	0x3ebbbd41
 8010128:	af25de2c 	.word	0xaf25de2c
 801012c:	3f11566a 	.word	0x3f11566a
 8010130:	16bebd93 	.word	0x16bebd93
 8010134:	3f66c16c 	.word	0x3f66c16c
 8010138:	5555553e 	.word	0x5555553e
 801013c:	3fc55555 	.word	0x3fc55555
 8010140:	3fe00000 	.word	0x3fe00000
 8010144:	fff00000 	.word	0xfff00000
 8010148:	3ff00000 	.word	0x3ff00000
 801014c:	4090cbff 	.word	0x4090cbff
 8010150:	3f6f3400 	.word	0x3f6f3400
 8010154:	652b82fe 	.word	0x652b82fe
 8010158:	3c971547 	.word	0x3c971547
 801015c:	00000000 	.word	0x00000000

08010160 <__ieee754_rem_pio2>:
 8010160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010164:	ed2d 8b02 	vpush	{d8}
 8010168:	ec55 4b10 	vmov	r4, r5, d0
 801016c:	4bca      	ldr	r3, [pc, #808]	; (8010498 <__ieee754_rem_pio2+0x338>)
 801016e:	b08b      	sub	sp, #44	; 0x2c
 8010170:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8010174:	4598      	cmp	r8, r3
 8010176:	4682      	mov	sl, r0
 8010178:	9502      	str	r5, [sp, #8]
 801017a:	dc08      	bgt.n	801018e <__ieee754_rem_pio2+0x2e>
 801017c:	2200      	movs	r2, #0
 801017e:	2300      	movs	r3, #0
 8010180:	ed80 0b00 	vstr	d0, [r0]
 8010184:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010188:	f04f 0b00 	mov.w	fp, #0
 801018c:	e028      	b.n	80101e0 <__ieee754_rem_pio2+0x80>
 801018e:	4bc3      	ldr	r3, [pc, #780]	; (801049c <__ieee754_rem_pio2+0x33c>)
 8010190:	4598      	cmp	r8, r3
 8010192:	dc78      	bgt.n	8010286 <__ieee754_rem_pio2+0x126>
 8010194:	9b02      	ldr	r3, [sp, #8]
 8010196:	4ec2      	ldr	r6, [pc, #776]	; (80104a0 <__ieee754_rem_pio2+0x340>)
 8010198:	2b00      	cmp	r3, #0
 801019a:	ee10 0a10 	vmov	r0, s0
 801019e:	a3b0      	add	r3, pc, #704	; (adr r3, 8010460 <__ieee754_rem_pio2+0x300>)
 80101a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101a4:	4629      	mov	r1, r5
 80101a6:	dd39      	ble.n	801021c <__ieee754_rem_pio2+0xbc>
 80101a8:	f7f0 f86e 	bl	8000288 <__aeabi_dsub>
 80101ac:	45b0      	cmp	r8, r6
 80101ae:	4604      	mov	r4, r0
 80101b0:	460d      	mov	r5, r1
 80101b2:	d01b      	beq.n	80101ec <__ieee754_rem_pio2+0x8c>
 80101b4:	a3ac      	add	r3, pc, #688	; (adr r3, 8010468 <__ieee754_rem_pio2+0x308>)
 80101b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ba:	f7f0 f865 	bl	8000288 <__aeabi_dsub>
 80101be:	4602      	mov	r2, r0
 80101c0:	460b      	mov	r3, r1
 80101c2:	e9ca 2300 	strd	r2, r3, [sl]
 80101c6:	4620      	mov	r0, r4
 80101c8:	4629      	mov	r1, r5
 80101ca:	f7f0 f85d 	bl	8000288 <__aeabi_dsub>
 80101ce:	a3a6      	add	r3, pc, #664	; (adr r3, 8010468 <__ieee754_rem_pio2+0x308>)
 80101d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101d4:	f7f0 f858 	bl	8000288 <__aeabi_dsub>
 80101d8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80101dc:	f04f 0b01 	mov.w	fp, #1
 80101e0:	4658      	mov	r0, fp
 80101e2:	b00b      	add	sp, #44	; 0x2c
 80101e4:	ecbd 8b02 	vpop	{d8}
 80101e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101ec:	a3a0      	add	r3, pc, #640	; (adr r3, 8010470 <__ieee754_rem_pio2+0x310>)
 80101ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101f2:	f7f0 f849 	bl	8000288 <__aeabi_dsub>
 80101f6:	a3a0      	add	r3, pc, #640	; (adr r3, 8010478 <__ieee754_rem_pio2+0x318>)
 80101f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101fc:	4604      	mov	r4, r0
 80101fe:	460d      	mov	r5, r1
 8010200:	f7f0 f842 	bl	8000288 <__aeabi_dsub>
 8010204:	4602      	mov	r2, r0
 8010206:	460b      	mov	r3, r1
 8010208:	e9ca 2300 	strd	r2, r3, [sl]
 801020c:	4620      	mov	r0, r4
 801020e:	4629      	mov	r1, r5
 8010210:	f7f0 f83a 	bl	8000288 <__aeabi_dsub>
 8010214:	a398      	add	r3, pc, #608	; (adr r3, 8010478 <__ieee754_rem_pio2+0x318>)
 8010216:	e9d3 2300 	ldrd	r2, r3, [r3]
 801021a:	e7db      	b.n	80101d4 <__ieee754_rem_pio2+0x74>
 801021c:	f7f0 f836 	bl	800028c <__adddf3>
 8010220:	45b0      	cmp	r8, r6
 8010222:	4604      	mov	r4, r0
 8010224:	460d      	mov	r5, r1
 8010226:	d016      	beq.n	8010256 <__ieee754_rem_pio2+0xf6>
 8010228:	a38f      	add	r3, pc, #572	; (adr r3, 8010468 <__ieee754_rem_pio2+0x308>)
 801022a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801022e:	f7f0 f82d 	bl	800028c <__adddf3>
 8010232:	4602      	mov	r2, r0
 8010234:	460b      	mov	r3, r1
 8010236:	e9ca 2300 	strd	r2, r3, [sl]
 801023a:	4620      	mov	r0, r4
 801023c:	4629      	mov	r1, r5
 801023e:	f7f0 f823 	bl	8000288 <__aeabi_dsub>
 8010242:	a389      	add	r3, pc, #548	; (adr r3, 8010468 <__ieee754_rem_pio2+0x308>)
 8010244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010248:	f7f0 f820 	bl	800028c <__adddf3>
 801024c:	f04f 3bff 	mov.w	fp, #4294967295
 8010250:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010254:	e7c4      	b.n	80101e0 <__ieee754_rem_pio2+0x80>
 8010256:	a386      	add	r3, pc, #536	; (adr r3, 8010470 <__ieee754_rem_pio2+0x310>)
 8010258:	e9d3 2300 	ldrd	r2, r3, [r3]
 801025c:	f7f0 f816 	bl	800028c <__adddf3>
 8010260:	a385      	add	r3, pc, #532	; (adr r3, 8010478 <__ieee754_rem_pio2+0x318>)
 8010262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010266:	4604      	mov	r4, r0
 8010268:	460d      	mov	r5, r1
 801026a:	f7f0 f80f 	bl	800028c <__adddf3>
 801026e:	4602      	mov	r2, r0
 8010270:	460b      	mov	r3, r1
 8010272:	e9ca 2300 	strd	r2, r3, [sl]
 8010276:	4620      	mov	r0, r4
 8010278:	4629      	mov	r1, r5
 801027a:	f7f0 f805 	bl	8000288 <__aeabi_dsub>
 801027e:	a37e      	add	r3, pc, #504	; (adr r3, 8010478 <__ieee754_rem_pio2+0x318>)
 8010280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010284:	e7e0      	b.n	8010248 <__ieee754_rem_pio2+0xe8>
 8010286:	4b87      	ldr	r3, [pc, #540]	; (80104a4 <__ieee754_rem_pio2+0x344>)
 8010288:	4598      	cmp	r8, r3
 801028a:	f300 80d8 	bgt.w	801043e <__ieee754_rem_pio2+0x2de>
 801028e:	f000 fb0f 	bl	80108b0 <fabs>
 8010292:	ec55 4b10 	vmov	r4, r5, d0
 8010296:	ee10 0a10 	vmov	r0, s0
 801029a:	a379      	add	r3, pc, #484	; (adr r3, 8010480 <__ieee754_rem_pio2+0x320>)
 801029c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102a0:	4629      	mov	r1, r5
 80102a2:	f7f0 f9a9 	bl	80005f8 <__aeabi_dmul>
 80102a6:	4b80      	ldr	r3, [pc, #512]	; (80104a8 <__ieee754_rem_pio2+0x348>)
 80102a8:	2200      	movs	r2, #0
 80102aa:	f7ef ffef 	bl	800028c <__adddf3>
 80102ae:	f7f0 fc53 	bl	8000b58 <__aeabi_d2iz>
 80102b2:	4683      	mov	fp, r0
 80102b4:	f7f0 f936 	bl	8000524 <__aeabi_i2d>
 80102b8:	4602      	mov	r2, r0
 80102ba:	460b      	mov	r3, r1
 80102bc:	ec43 2b18 	vmov	d8, r2, r3
 80102c0:	a367      	add	r3, pc, #412	; (adr r3, 8010460 <__ieee754_rem_pio2+0x300>)
 80102c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102c6:	f7f0 f997 	bl	80005f8 <__aeabi_dmul>
 80102ca:	4602      	mov	r2, r0
 80102cc:	460b      	mov	r3, r1
 80102ce:	4620      	mov	r0, r4
 80102d0:	4629      	mov	r1, r5
 80102d2:	f7ef ffd9 	bl	8000288 <__aeabi_dsub>
 80102d6:	a364      	add	r3, pc, #400	; (adr r3, 8010468 <__ieee754_rem_pio2+0x308>)
 80102d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102dc:	4606      	mov	r6, r0
 80102de:	460f      	mov	r7, r1
 80102e0:	ec51 0b18 	vmov	r0, r1, d8
 80102e4:	f7f0 f988 	bl	80005f8 <__aeabi_dmul>
 80102e8:	f1bb 0f1f 	cmp.w	fp, #31
 80102ec:	4604      	mov	r4, r0
 80102ee:	460d      	mov	r5, r1
 80102f0:	dc0d      	bgt.n	801030e <__ieee754_rem_pio2+0x1ae>
 80102f2:	4b6e      	ldr	r3, [pc, #440]	; (80104ac <__ieee754_rem_pio2+0x34c>)
 80102f4:	f10b 32ff 	add.w	r2, fp, #4294967295
 80102f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80102fc:	4543      	cmp	r3, r8
 80102fe:	d006      	beq.n	801030e <__ieee754_rem_pio2+0x1ae>
 8010300:	4622      	mov	r2, r4
 8010302:	462b      	mov	r3, r5
 8010304:	4630      	mov	r0, r6
 8010306:	4639      	mov	r1, r7
 8010308:	f7ef ffbe 	bl	8000288 <__aeabi_dsub>
 801030c:	e00e      	b.n	801032c <__ieee754_rem_pio2+0x1cc>
 801030e:	462b      	mov	r3, r5
 8010310:	4622      	mov	r2, r4
 8010312:	4630      	mov	r0, r6
 8010314:	4639      	mov	r1, r7
 8010316:	f7ef ffb7 	bl	8000288 <__aeabi_dsub>
 801031a:	ea4f 5328 	mov.w	r3, r8, asr #20
 801031e:	9303      	str	r3, [sp, #12]
 8010320:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010324:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8010328:	2b10      	cmp	r3, #16
 801032a:	dc02      	bgt.n	8010332 <__ieee754_rem_pio2+0x1d2>
 801032c:	e9ca 0100 	strd	r0, r1, [sl]
 8010330:	e039      	b.n	80103a6 <__ieee754_rem_pio2+0x246>
 8010332:	a34f      	add	r3, pc, #316	; (adr r3, 8010470 <__ieee754_rem_pio2+0x310>)
 8010334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010338:	ec51 0b18 	vmov	r0, r1, d8
 801033c:	f7f0 f95c 	bl	80005f8 <__aeabi_dmul>
 8010340:	4604      	mov	r4, r0
 8010342:	460d      	mov	r5, r1
 8010344:	4602      	mov	r2, r0
 8010346:	460b      	mov	r3, r1
 8010348:	4630      	mov	r0, r6
 801034a:	4639      	mov	r1, r7
 801034c:	f7ef ff9c 	bl	8000288 <__aeabi_dsub>
 8010350:	4602      	mov	r2, r0
 8010352:	460b      	mov	r3, r1
 8010354:	4680      	mov	r8, r0
 8010356:	4689      	mov	r9, r1
 8010358:	4630      	mov	r0, r6
 801035a:	4639      	mov	r1, r7
 801035c:	f7ef ff94 	bl	8000288 <__aeabi_dsub>
 8010360:	4622      	mov	r2, r4
 8010362:	462b      	mov	r3, r5
 8010364:	f7ef ff90 	bl	8000288 <__aeabi_dsub>
 8010368:	a343      	add	r3, pc, #268	; (adr r3, 8010478 <__ieee754_rem_pio2+0x318>)
 801036a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801036e:	4604      	mov	r4, r0
 8010370:	460d      	mov	r5, r1
 8010372:	ec51 0b18 	vmov	r0, r1, d8
 8010376:	f7f0 f93f 	bl	80005f8 <__aeabi_dmul>
 801037a:	4622      	mov	r2, r4
 801037c:	462b      	mov	r3, r5
 801037e:	f7ef ff83 	bl	8000288 <__aeabi_dsub>
 8010382:	4602      	mov	r2, r0
 8010384:	460b      	mov	r3, r1
 8010386:	4604      	mov	r4, r0
 8010388:	460d      	mov	r5, r1
 801038a:	4640      	mov	r0, r8
 801038c:	4649      	mov	r1, r9
 801038e:	f7ef ff7b 	bl	8000288 <__aeabi_dsub>
 8010392:	9a03      	ldr	r2, [sp, #12]
 8010394:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010398:	1ad3      	subs	r3, r2, r3
 801039a:	2b31      	cmp	r3, #49	; 0x31
 801039c:	dc24      	bgt.n	80103e8 <__ieee754_rem_pio2+0x288>
 801039e:	e9ca 0100 	strd	r0, r1, [sl]
 80103a2:	4646      	mov	r6, r8
 80103a4:	464f      	mov	r7, r9
 80103a6:	e9da 8900 	ldrd	r8, r9, [sl]
 80103aa:	4630      	mov	r0, r6
 80103ac:	4642      	mov	r2, r8
 80103ae:	464b      	mov	r3, r9
 80103b0:	4639      	mov	r1, r7
 80103b2:	f7ef ff69 	bl	8000288 <__aeabi_dsub>
 80103b6:	462b      	mov	r3, r5
 80103b8:	4622      	mov	r2, r4
 80103ba:	f7ef ff65 	bl	8000288 <__aeabi_dsub>
 80103be:	9b02      	ldr	r3, [sp, #8]
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80103c6:	f6bf af0b 	bge.w	80101e0 <__ieee754_rem_pio2+0x80>
 80103ca:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80103ce:	f8ca 3004 	str.w	r3, [sl, #4]
 80103d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80103d6:	f8ca 8000 	str.w	r8, [sl]
 80103da:	f8ca 0008 	str.w	r0, [sl, #8]
 80103de:	f8ca 300c 	str.w	r3, [sl, #12]
 80103e2:	f1cb 0b00 	rsb	fp, fp, #0
 80103e6:	e6fb      	b.n	80101e0 <__ieee754_rem_pio2+0x80>
 80103e8:	a327      	add	r3, pc, #156	; (adr r3, 8010488 <__ieee754_rem_pio2+0x328>)
 80103ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ee:	ec51 0b18 	vmov	r0, r1, d8
 80103f2:	f7f0 f901 	bl	80005f8 <__aeabi_dmul>
 80103f6:	4604      	mov	r4, r0
 80103f8:	460d      	mov	r5, r1
 80103fa:	4602      	mov	r2, r0
 80103fc:	460b      	mov	r3, r1
 80103fe:	4640      	mov	r0, r8
 8010400:	4649      	mov	r1, r9
 8010402:	f7ef ff41 	bl	8000288 <__aeabi_dsub>
 8010406:	4602      	mov	r2, r0
 8010408:	460b      	mov	r3, r1
 801040a:	4606      	mov	r6, r0
 801040c:	460f      	mov	r7, r1
 801040e:	4640      	mov	r0, r8
 8010410:	4649      	mov	r1, r9
 8010412:	f7ef ff39 	bl	8000288 <__aeabi_dsub>
 8010416:	4622      	mov	r2, r4
 8010418:	462b      	mov	r3, r5
 801041a:	f7ef ff35 	bl	8000288 <__aeabi_dsub>
 801041e:	a31c      	add	r3, pc, #112	; (adr r3, 8010490 <__ieee754_rem_pio2+0x330>)
 8010420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010424:	4604      	mov	r4, r0
 8010426:	460d      	mov	r5, r1
 8010428:	ec51 0b18 	vmov	r0, r1, d8
 801042c:	f7f0 f8e4 	bl	80005f8 <__aeabi_dmul>
 8010430:	4622      	mov	r2, r4
 8010432:	462b      	mov	r3, r5
 8010434:	f7ef ff28 	bl	8000288 <__aeabi_dsub>
 8010438:	4604      	mov	r4, r0
 801043a:	460d      	mov	r5, r1
 801043c:	e760      	b.n	8010300 <__ieee754_rem_pio2+0x1a0>
 801043e:	4b1c      	ldr	r3, [pc, #112]	; (80104b0 <__ieee754_rem_pio2+0x350>)
 8010440:	4598      	cmp	r8, r3
 8010442:	dd37      	ble.n	80104b4 <__ieee754_rem_pio2+0x354>
 8010444:	ee10 2a10 	vmov	r2, s0
 8010448:	462b      	mov	r3, r5
 801044a:	4620      	mov	r0, r4
 801044c:	4629      	mov	r1, r5
 801044e:	f7ef ff1b 	bl	8000288 <__aeabi_dsub>
 8010452:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010456:	e9ca 0100 	strd	r0, r1, [sl]
 801045a:	e695      	b.n	8010188 <__ieee754_rem_pio2+0x28>
 801045c:	f3af 8000 	nop.w
 8010460:	54400000 	.word	0x54400000
 8010464:	3ff921fb 	.word	0x3ff921fb
 8010468:	1a626331 	.word	0x1a626331
 801046c:	3dd0b461 	.word	0x3dd0b461
 8010470:	1a600000 	.word	0x1a600000
 8010474:	3dd0b461 	.word	0x3dd0b461
 8010478:	2e037073 	.word	0x2e037073
 801047c:	3ba3198a 	.word	0x3ba3198a
 8010480:	6dc9c883 	.word	0x6dc9c883
 8010484:	3fe45f30 	.word	0x3fe45f30
 8010488:	2e000000 	.word	0x2e000000
 801048c:	3ba3198a 	.word	0x3ba3198a
 8010490:	252049c1 	.word	0x252049c1
 8010494:	397b839a 	.word	0x397b839a
 8010498:	3fe921fb 	.word	0x3fe921fb
 801049c:	4002d97b 	.word	0x4002d97b
 80104a0:	3ff921fb 	.word	0x3ff921fb
 80104a4:	413921fb 	.word	0x413921fb
 80104a8:	3fe00000 	.word	0x3fe00000
 80104ac:	080116e0 	.word	0x080116e0
 80104b0:	7fefffff 	.word	0x7fefffff
 80104b4:	ea4f 5628 	mov.w	r6, r8, asr #20
 80104b8:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 80104bc:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 80104c0:	4620      	mov	r0, r4
 80104c2:	460d      	mov	r5, r1
 80104c4:	f7f0 fb48 	bl	8000b58 <__aeabi_d2iz>
 80104c8:	f7f0 f82c 	bl	8000524 <__aeabi_i2d>
 80104cc:	4602      	mov	r2, r0
 80104ce:	460b      	mov	r3, r1
 80104d0:	4620      	mov	r0, r4
 80104d2:	4629      	mov	r1, r5
 80104d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80104d8:	f7ef fed6 	bl	8000288 <__aeabi_dsub>
 80104dc:	4b21      	ldr	r3, [pc, #132]	; (8010564 <__ieee754_rem_pio2+0x404>)
 80104de:	2200      	movs	r2, #0
 80104e0:	f7f0 f88a 	bl	80005f8 <__aeabi_dmul>
 80104e4:	460d      	mov	r5, r1
 80104e6:	4604      	mov	r4, r0
 80104e8:	f7f0 fb36 	bl	8000b58 <__aeabi_d2iz>
 80104ec:	f7f0 f81a 	bl	8000524 <__aeabi_i2d>
 80104f0:	4602      	mov	r2, r0
 80104f2:	460b      	mov	r3, r1
 80104f4:	4620      	mov	r0, r4
 80104f6:	4629      	mov	r1, r5
 80104f8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80104fc:	f7ef fec4 	bl	8000288 <__aeabi_dsub>
 8010500:	4b18      	ldr	r3, [pc, #96]	; (8010564 <__ieee754_rem_pio2+0x404>)
 8010502:	2200      	movs	r2, #0
 8010504:	f7f0 f878 	bl	80005f8 <__aeabi_dmul>
 8010508:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801050c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8010510:	2703      	movs	r7, #3
 8010512:	2400      	movs	r4, #0
 8010514:	2500      	movs	r5, #0
 8010516:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 801051a:	4622      	mov	r2, r4
 801051c:	462b      	mov	r3, r5
 801051e:	46b9      	mov	r9, r7
 8010520:	3f01      	subs	r7, #1
 8010522:	f7f0 fad1 	bl	8000ac8 <__aeabi_dcmpeq>
 8010526:	2800      	cmp	r0, #0
 8010528:	d1f5      	bne.n	8010516 <__ieee754_rem_pio2+0x3b6>
 801052a:	4b0f      	ldr	r3, [pc, #60]	; (8010568 <__ieee754_rem_pio2+0x408>)
 801052c:	9301      	str	r3, [sp, #4]
 801052e:	2302      	movs	r3, #2
 8010530:	9300      	str	r3, [sp, #0]
 8010532:	4632      	mov	r2, r6
 8010534:	464b      	mov	r3, r9
 8010536:	4651      	mov	r1, sl
 8010538:	a804      	add	r0, sp, #16
 801053a:	f000 fa75 	bl	8010a28 <__kernel_rem_pio2>
 801053e:	9b02      	ldr	r3, [sp, #8]
 8010540:	2b00      	cmp	r3, #0
 8010542:	4683      	mov	fp, r0
 8010544:	f6bf ae4c 	bge.w	80101e0 <__ieee754_rem_pio2+0x80>
 8010548:	e9da 2100 	ldrd	r2, r1, [sl]
 801054c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010550:	e9ca 2300 	strd	r2, r3, [sl]
 8010554:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8010558:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801055c:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8010560:	e73f      	b.n	80103e2 <__ieee754_rem_pio2+0x282>
 8010562:	bf00      	nop
 8010564:	41700000 	.word	0x41700000
 8010568:	08011760 	.word	0x08011760
 801056c:	00000000 	.word	0x00000000

08010570 <atan>:
 8010570:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010574:	ec55 4b10 	vmov	r4, r5, d0
 8010578:	4bc3      	ldr	r3, [pc, #780]	; (8010888 <atan+0x318>)
 801057a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801057e:	429e      	cmp	r6, r3
 8010580:	46ab      	mov	fp, r5
 8010582:	dd18      	ble.n	80105b6 <atan+0x46>
 8010584:	4bc1      	ldr	r3, [pc, #772]	; (801088c <atan+0x31c>)
 8010586:	429e      	cmp	r6, r3
 8010588:	dc01      	bgt.n	801058e <atan+0x1e>
 801058a:	d109      	bne.n	80105a0 <atan+0x30>
 801058c:	b144      	cbz	r4, 80105a0 <atan+0x30>
 801058e:	4622      	mov	r2, r4
 8010590:	462b      	mov	r3, r5
 8010592:	4620      	mov	r0, r4
 8010594:	4629      	mov	r1, r5
 8010596:	f7ef fe79 	bl	800028c <__adddf3>
 801059a:	4604      	mov	r4, r0
 801059c:	460d      	mov	r5, r1
 801059e:	e006      	b.n	80105ae <atan+0x3e>
 80105a0:	f1bb 0f00 	cmp.w	fp, #0
 80105a4:	f300 8131 	bgt.w	801080a <atan+0x29a>
 80105a8:	a59b      	add	r5, pc, #620	; (adr r5, 8010818 <atan+0x2a8>)
 80105aa:	e9d5 4500 	ldrd	r4, r5, [r5]
 80105ae:	ec45 4b10 	vmov	d0, r4, r5
 80105b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105b6:	4bb6      	ldr	r3, [pc, #728]	; (8010890 <atan+0x320>)
 80105b8:	429e      	cmp	r6, r3
 80105ba:	dc14      	bgt.n	80105e6 <atan+0x76>
 80105bc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80105c0:	429e      	cmp	r6, r3
 80105c2:	dc0d      	bgt.n	80105e0 <atan+0x70>
 80105c4:	a396      	add	r3, pc, #600	; (adr r3, 8010820 <atan+0x2b0>)
 80105c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105ca:	ee10 0a10 	vmov	r0, s0
 80105ce:	4629      	mov	r1, r5
 80105d0:	f7ef fe5c 	bl	800028c <__adddf3>
 80105d4:	4baf      	ldr	r3, [pc, #700]	; (8010894 <atan+0x324>)
 80105d6:	2200      	movs	r2, #0
 80105d8:	f7f0 fa9e 	bl	8000b18 <__aeabi_dcmpgt>
 80105dc:	2800      	cmp	r0, #0
 80105de:	d1e6      	bne.n	80105ae <atan+0x3e>
 80105e0:	f04f 3aff 	mov.w	sl, #4294967295
 80105e4:	e02b      	b.n	801063e <atan+0xce>
 80105e6:	f000 f963 	bl	80108b0 <fabs>
 80105ea:	4bab      	ldr	r3, [pc, #684]	; (8010898 <atan+0x328>)
 80105ec:	429e      	cmp	r6, r3
 80105ee:	ec55 4b10 	vmov	r4, r5, d0
 80105f2:	f300 80bf 	bgt.w	8010774 <atan+0x204>
 80105f6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80105fa:	429e      	cmp	r6, r3
 80105fc:	f300 80a0 	bgt.w	8010740 <atan+0x1d0>
 8010600:	ee10 2a10 	vmov	r2, s0
 8010604:	ee10 0a10 	vmov	r0, s0
 8010608:	462b      	mov	r3, r5
 801060a:	4629      	mov	r1, r5
 801060c:	f7ef fe3e 	bl	800028c <__adddf3>
 8010610:	4ba0      	ldr	r3, [pc, #640]	; (8010894 <atan+0x324>)
 8010612:	2200      	movs	r2, #0
 8010614:	f7ef fe38 	bl	8000288 <__aeabi_dsub>
 8010618:	2200      	movs	r2, #0
 801061a:	4606      	mov	r6, r0
 801061c:	460f      	mov	r7, r1
 801061e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010622:	4620      	mov	r0, r4
 8010624:	4629      	mov	r1, r5
 8010626:	f7ef fe31 	bl	800028c <__adddf3>
 801062a:	4602      	mov	r2, r0
 801062c:	460b      	mov	r3, r1
 801062e:	4630      	mov	r0, r6
 8010630:	4639      	mov	r1, r7
 8010632:	f7f0 f90b 	bl	800084c <__aeabi_ddiv>
 8010636:	f04f 0a00 	mov.w	sl, #0
 801063a:	4604      	mov	r4, r0
 801063c:	460d      	mov	r5, r1
 801063e:	4622      	mov	r2, r4
 8010640:	462b      	mov	r3, r5
 8010642:	4620      	mov	r0, r4
 8010644:	4629      	mov	r1, r5
 8010646:	f7ef ffd7 	bl	80005f8 <__aeabi_dmul>
 801064a:	4602      	mov	r2, r0
 801064c:	460b      	mov	r3, r1
 801064e:	4680      	mov	r8, r0
 8010650:	4689      	mov	r9, r1
 8010652:	f7ef ffd1 	bl	80005f8 <__aeabi_dmul>
 8010656:	a374      	add	r3, pc, #464	; (adr r3, 8010828 <atan+0x2b8>)
 8010658:	e9d3 2300 	ldrd	r2, r3, [r3]
 801065c:	4606      	mov	r6, r0
 801065e:	460f      	mov	r7, r1
 8010660:	f7ef ffca 	bl	80005f8 <__aeabi_dmul>
 8010664:	a372      	add	r3, pc, #456	; (adr r3, 8010830 <atan+0x2c0>)
 8010666:	e9d3 2300 	ldrd	r2, r3, [r3]
 801066a:	f7ef fe0f 	bl	800028c <__adddf3>
 801066e:	4632      	mov	r2, r6
 8010670:	463b      	mov	r3, r7
 8010672:	f7ef ffc1 	bl	80005f8 <__aeabi_dmul>
 8010676:	a370      	add	r3, pc, #448	; (adr r3, 8010838 <atan+0x2c8>)
 8010678:	e9d3 2300 	ldrd	r2, r3, [r3]
 801067c:	f7ef fe06 	bl	800028c <__adddf3>
 8010680:	4632      	mov	r2, r6
 8010682:	463b      	mov	r3, r7
 8010684:	f7ef ffb8 	bl	80005f8 <__aeabi_dmul>
 8010688:	a36d      	add	r3, pc, #436	; (adr r3, 8010840 <atan+0x2d0>)
 801068a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801068e:	f7ef fdfd 	bl	800028c <__adddf3>
 8010692:	4632      	mov	r2, r6
 8010694:	463b      	mov	r3, r7
 8010696:	f7ef ffaf 	bl	80005f8 <__aeabi_dmul>
 801069a:	a36b      	add	r3, pc, #428	; (adr r3, 8010848 <atan+0x2d8>)
 801069c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106a0:	f7ef fdf4 	bl	800028c <__adddf3>
 80106a4:	4632      	mov	r2, r6
 80106a6:	463b      	mov	r3, r7
 80106a8:	f7ef ffa6 	bl	80005f8 <__aeabi_dmul>
 80106ac:	a368      	add	r3, pc, #416	; (adr r3, 8010850 <atan+0x2e0>)
 80106ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106b2:	f7ef fdeb 	bl	800028c <__adddf3>
 80106b6:	4642      	mov	r2, r8
 80106b8:	464b      	mov	r3, r9
 80106ba:	f7ef ff9d 	bl	80005f8 <__aeabi_dmul>
 80106be:	a366      	add	r3, pc, #408	; (adr r3, 8010858 <atan+0x2e8>)
 80106c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106c4:	4680      	mov	r8, r0
 80106c6:	4689      	mov	r9, r1
 80106c8:	4630      	mov	r0, r6
 80106ca:	4639      	mov	r1, r7
 80106cc:	f7ef ff94 	bl	80005f8 <__aeabi_dmul>
 80106d0:	a363      	add	r3, pc, #396	; (adr r3, 8010860 <atan+0x2f0>)
 80106d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106d6:	f7ef fdd7 	bl	8000288 <__aeabi_dsub>
 80106da:	4632      	mov	r2, r6
 80106dc:	463b      	mov	r3, r7
 80106de:	f7ef ff8b 	bl	80005f8 <__aeabi_dmul>
 80106e2:	a361      	add	r3, pc, #388	; (adr r3, 8010868 <atan+0x2f8>)
 80106e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106e8:	f7ef fdce 	bl	8000288 <__aeabi_dsub>
 80106ec:	4632      	mov	r2, r6
 80106ee:	463b      	mov	r3, r7
 80106f0:	f7ef ff82 	bl	80005f8 <__aeabi_dmul>
 80106f4:	a35e      	add	r3, pc, #376	; (adr r3, 8010870 <atan+0x300>)
 80106f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106fa:	f7ef fdc5 	bl	8000288 <__aeabi_dsub>
 80106fe:	4632      	mov	r2, r6
 8010700:	463b      	mov	r3, r7
 8010702:	f7ef ff79 	bl	80005f8 <__aeabi_dmul>
 8010706:	a35c      	add	r3, pc, #368	; (adr r3, 8010878 <atan+0x308>)
 8010708:	e9d3 2300 	ldrd	r2, r3, [r3]
 801070c:	f7ef fdbc 	bl	8000288 <__aeabi_dsub>
 8010710:	4632      	mov	r2, r6
 8010712:	463b      	mov	r3, r7
 8010714:	f7ef ff70 	bl	80005f8 <__aeabi_dmul>
 8010718:	4602      	mov	r2, r0
 801071a:	460b      	mov	r3, r1
 801071c:	4640      	mov	r0, r8
 801071e:	4649      	mov	r1, r9
 8010720:	f7ef fdb4 	bl	800028c <__adddf3>
 8010724:	4622      	mov	r2, r4
 8010726:	462b      	mov	r3, r5
 8010728:	f7ef ff66 	bl	80005f8 <__aeabi_dmul>
 801072c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8010730:	4602      	mov	r2, r0
 8010732:	460b      	mov	r3, r1
 8010734:	d14b      	bne.n	80107ce <atan+0x25e>
 8010736:	4620      	mov	r0, r4
 8010738:	4629      	mov	r1, r5
 801073a:	f7ef fda5 	bl	8000288 <__aeabi_dsub>
 801073e:	e72c      	b.n	801059a <atan+0x2a>
 8010740:	ee10 0a10 	vmov	r0, s0
 8010744:	4b53      	ldr	r3, [pc, #332]	; (8010894 <atan+0x324>)
 8010746:	2200      	movs	r2, #0
 8010748:	4629      	mov	r1, r5
 801074a:	f7ef fd9d 	bl	8000288 <__aeabi_dsub>
 801074e:	4b51      	ldr	r3, [pc, #324]	; (8010894 <atan+0x324>)
 8010750:	4606      	mov	r6, r0
 8010752:	460f      	mov	r7, r1
 8010754:	2200      	movs	r2, #0
 8010756:	4620      	mov	r0, r4
 8010758:	4629      	mov	r1, r5
 801075a:	f7ef fd97 	bl	800028c <__adddf3>
 801075e:	4602      	mov	r2, r0
 8010760:	460b      	mov	r3, r1
 8010762:	4630      	mov	r0, r6
 8010764:	4639      	mov	r1, r7
 8010766:	f7f0 f871 	bl	800084c <__aeabi_ddiv>
 801076a:	f04f 0a01 	mov.w	sl, #1
 801076e:	4604      	mov	r4, r0
 8010770:	460d      	mov	r5, r1
 8010772:	e764      	b.n	801063e <atan+0xce>
 8010774:	4b49      	ldr	r3, [pc, #292]	; (801089c <atan+0x32c>)
 8010776:	429e      	cmp	r6, r3
 8010778:	da1d      	bge.n	80107b6 <atan+0x246>
 801077a:	ee10 0a10 	vmov	r0, s0
 801077e:	4b48      	ldr	r3, [pc, #288]	; (80108a0 <atan+0x330>)
 8010780:	2200      	movs	r2, #0
 8010782:	4629      	mov	r1, r5
 8010784:	f7ef fd80 	bl	8000288 <__aeabi_dsub>
 8010788:	4b45      	ldr	r3, [pc, #276]	; (80108a0 <atan+0x330>)
 801078a:	4606      	mov	r6, r0
 801078c:	460f      	mov	r7, r1
 801078e:	2200      	movs	r2, #0
 8010790:	4620      	mov	r0, r4
 8010792:	4629      	mov	r1, r5
 8010794:	f7ef ff30 	bl	80005f8 <__aeabi_dmul>
 8010798:	4b3e      	ldr	r3, [pc, #248]	; (8010894 <atan+0x324>)
 801079a:	2200      	movs	r2, #0
 801079c:	f7ef fd76 	bl	800028c <__adddf3>
 80107a0:	4602      	mov	r2, r0
 80107a2:	460b      	mov	r3, r1
 80107a4:	4630      	mov	r0, r6
 80107a6:	4639      	mov	r1, r7
 80107a8:	f7f0 f850 	bl	800084c <__aeabi_ddiv>
 80107ac:	f04f 0a02 	mov.w	sl, #2
 80107b0:	4604      	mov	r4, r0
 80107b2:	460d      	mov	r5, r1
 80107b4:	e743      	b.n	801063e <atan+0xce>
 80107b6:	462b      	mov	r3, r5
 80107b8:	ee10 2a10 	vmov	r2, s0
 80107bc:	4939      	ldr	r1, [pc, #228]	; (80108a4 <atan+0x334>)
 80107be:	2000      	movs	r0, #0
 80107c0:	f7f0 f844 	bl	800084c <__aeabi_ddiv>
 80107c4:	f04f 0a03 	mov.w	sl, #3
 80107c8:	4604      	mov	r4, r0
 80107ca:	460d      	mov	r5, r1
 80107cc:	e737      	b.n	801063e <atan+0xce>
 80107ce:	4b36      	ldr	r3, [pc, #216]	; (80108a8 <atan+0x338>)
 80107d0:	4e36      	ldr	r6, [pc, #216]	; (80108ac <atan+0x33c>)
 80107d2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80107d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107da:	f7ef fd55 	bl	8000288 <__aeabi_dsub>
 80107de:	4622      	mov	r2, r4
 80107e0:	462b      	mov	r3, r5
 80107e2:	f7ef fd51 	bl	8000288 <__aeabi_dsub>
 80107e6:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80107ea:	4602      	mov	r2, r0
 80107ec:	460b      	mov	r3, r1
 80107ee:	e9d6 0100 	ldrd	r0, r1, [r6]
 80107f2:	f7ef fd49 	bl	8000288 <__aeabi_dsub>
 80107f6:	f1bb 0f00 	cmp.w	fp, #0
 80107fa:	4604      	mov	r4, r0
 80107fc:	460d      	mov	r5, r1
 80107fe:	f6bf aed6 	bge.w	80105ae <atan+0x3e>
 8010802:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010806:	461d      	mov	r5, r3
 8010808:	e6d1      	b.n	80105ae <atan+0x3e>
 801080a:	a51d      	add	r5, pc, #116	; (adr r5, 8010880 <atan+0x310>)
 801080c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010810:	e6cd      	b.n	80105ae <atan+0x3e>
 8010812:	bf00      	nop
 8010814:	f3af 8000 	nop.w
 8010818:	54442d18 	.word	0x54442d18
 801081c:	bff921fb 	.word	0xbff921fb
 8010820:	8800759c 	.word	0x8800759c
 8010824:	7e37e43c 	.word	0x7e37e43c
 8010828:	e322da11 	.word	0xe322da11
 801082c:	3f90ad3a 	.word	0x3f90ad3a
 8010830:	24760deb 	.word	0x24760deb
 8010834:	3fa97b4b 	.word	0x3fa97b4b
 8010838:	a0d03d51 	.word	0xa0d03d51
 801083c:	3fb10d66 	.word	0x3fb10d66
 8010840:	c54c206e 	.word	0xc54c206e
 8010844:	3fb745cd 	.word	0x3fb745cd
 8010848:	920083ff 	.word	0x920083ff
 801084c:	3fc24924 	.word	0x3fc24924
 8010850:	5555550d 	.word	0x5555550d
 8010854:	3fd55555 	.word	0x3fd55555
 8010858:	2c6a6c2f 	.word	0x2c6a6c2f
 801085c:	bfa2b444 	.word	0xbfa2b444
 8010860:	52defd9a 	.word	0x52defd9a
 8010864:	3fadde2d 	.word	0x3fadde2d
 8010868:	af749a6d 	.word	0xaf749a6d
 801086c:	3fb3b0f2 	.word	0x3fb3b0f2
 8010870:	fe231671 	.word	0xfe231671
 8010874:	3fbc71c6 	.word	0x3fbc71c6
 8010878:	9998ebc4 	.word	0x9998ebc4
 801087c:	3fc99999 	.word	0x3fc99999
 8010880:	54442d18 	.word	0x54442d18
 8010884:	3ff921fb 	.word	0x3ff921fb
 8010888:	440fffff 	.word	0x440fffff
 801088c:	7ff00000 	.word	0x7ff00000
 8010890:	3fdbffff 	.word	0x3fdbffff
 8010894:	3ff00000 	.word	0x3ff00000
 8010898:	3ff2ffff 	.word	0x3ff2ffff
 801089c:	40038000 	.word	0x40038000
 80108a0:	3ff80000 	.word	0x3ff80000
 80108a4:	bff00000 	.word	0xbff00000
 80108a8:	08011888 	.word	0x08011888
 80108ac:	08011868 	.word	0x08011868

080108b0 <fabs>:
 80108b0:	ec51 0b10 	vmov	r0, r1, d0
 80108b4:	ee10 2a10 	vmov	r2, s0
 80108b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80108bc:	ec43 2b10 	vmov	d0, r2, r3
 80108c0:	4770      	bx	lr
 80108c2:	0000      	movs	r0, r0
 80108c4:	0000      	movs	r0, r0
	...

080108c8 <scalbn>:
 80108c8:	b570      	push	{r4, r5, r6, lr}
 80108ca:	ec55 4b10 	vmov	r4, r5, d0
 80108ce:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80108d2:	4606      	mov	r6, r0
 80108d4:	462b      	mov	r3, r5
 80108d6:	b999      	cbnz	r1, 8010900 <scalbn+0x38>
 80108d8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80108dc:	4323      	orrs	r3, r4
 80108de:	d03f      	beq.n	8010960 <scalbn+0x98>
 80108e0:	4b35      	ldr	r3, [pc, #212]	; (80109b8 <scalbn+0xf0>)
 80108e2:	4629      	mov	r1, r5
 80108e4:	ee10 0a10 	vmov	r0, s0
 80108e8:	2200      	movs	r2, #0
 80108ea:	f7ef fe85 	bl	80005f8 <__aeabi_dmul>
 80108ee:	4b33      	ldr	r3, [pc, #204]	; (80109bc <scalbn+0xf4>)
 80108f0:	429e      	cmp	r6, r3
 80108f2:	4604      	mov	r4, r0
 80108f4:	460d      	mov	r5, r1
 80108f6:	da10      	bge.n	801091a <scalbn+0x52>
 80108f8:	a327      	add	r3, pc, #156	; (adr r3, 8010998 <scalbn+0xd0>)
 80108fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108fe:	e01f      	b.n	8010940 <scalbn+0x78>
 8010900:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8010904:	4291      	cmp	r1, r2
 8010906:	d10c      	bne.n	8010922 <scalbn+0x5a>
 8010908:	ee10 2a10 	vmov	r2, s0
 801090c:	4620      	mov	r0, r4
 801090e:	4629      	mov	r1, r5
 8010910:	f7ef fcbc 	bl	800028c <__adddf3>
 8010914:	4604      	mov	r4, r0
 8010916:	460d      	mov	r5, r1
 8010918:	e022      	b.n	8010960 <scalbn+0x98>
 801091a:	460b      	mov	r3, r1
 801091c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010920:	3936      	subs	r1, #54	; 0x36
 8010922:	f24c 3250 	movw	r2, #50000	; 0xc350
 8010926:	4296      	cmp	r6, r2
 8010928:	dd0d      	ble.n	8010946 <scalbn+0x7e>
 801092a:	2d00      	cmp	r5, #0
 801092c:	a11c      	add	r1, pc, #112	; (adr r1, 80109a0 <scalbn+0xd8>)
 801092e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010932:	da02      	bge.n	801093a <scalbn+0x72>
 8010934:	a11c      	add	r1, pc, #112	; (adr r1, 80109a8 <scalbn+0xe0>)
 8010936:	e9d1 0100 	ldrd	r0, r1, [r1]
 801093a:	a319      	add	r3, pc, #100	; (adr r3, 80109a0 <scalbn+0xd8>)
 801093c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010940:	f7ef fe5a 	bl	80005f8 <__aeabi_dmul>
 8010944:	e7e6      	b.n	8010914 <scalbn+0x4c>
 8010946:	1872      	adds	r2, r6, r1
 8010948:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801094c:	428a      	cmp	r2, r1
 801094e:	dcec      	bgt.n	801092a <scalbn+0x62>
 8010950:	2a00      	cmp	r2, #0
 8010952:	dd08      	ble.n	8010966 <scalbn+0x9e>
 8010954:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010958:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801095c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010960:	ec45 4b10 	vmov	d0, r4, r5
 8010964:	bd70      	pop	{r4, r5, r6, pc}
 8010966:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801096a:	da08      	bge.n	801097e <scalbn+0xb6>
 801096c:	2d00      	cmp	r5, #0
 801096e:	a10a      	add	r1, pc, #40	; (adr r1, 8010998 <scalbn+0xd0>)
 8010970:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010974:	dac0      	bge.n	80108f8 <scalbn+0x30>
 8010976:	a10e      	add	r1, pc, #56	; (adr r1, 80109b0 <scalbn+0xe8>)
 8010978:	e9d1 0100 	ldrd	r0, r1, [r1]
 801097c:	e7bc      	b.n	80108f8 <scalbn+0x30>
 801097e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010982:	3236      	adds	r2, #54	; 0x36
 8010984:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010988:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801098c:	4620      	mov	r0, r4
 801098e:	4b0c      	ldr	r3, [pc, #48]	; (80109c0 <scalbn+0xf8>)
 8010990:	2200      	movs	r2, #0
 8010992:	e7d5      	b.n	8010940 <scalbn+0x78>
 8010994:	f3af 8000 	nop.w
 8010998:	c2f8f359 	.word	0xc2f8f359
 801099c:	01a56e1f 	.word	0x01a56e1f
 80109a0:	8800759c 	.word	0x8800759c
 80109a4:	7e37e43c 	.word	0x7e37e43c
 80109a8:	8800759c 	.word	0x8800759c
 80109ac:	fe37e43c 	.word	0xfe37e43c
 80109b0:	c2f8f359 	.word	0xc2f8f359
 80109b4:	81a56e1f 	.word	0x81a56e1f
 80109b8:	43500000 	.word	0x43500000
 80109bc:	ffff3cb0 	.word	0xffff3cb0
 80109c0:	3c900000 	.word	0x3c900000

080109c4 <with_errno>:
 80109c4:	b570      	push	{r4, r5, r6, lr}
 80109c6:	4604      	mov	r4, r0
 80109c8:	460d      	mov	r5, r1
 80109ca:	4616      	mov	r6, r2
 80109cc:	f7fc f96a 	bl	800cca4 <__errno>
 80109d0:	4629      	mov	r1, r5
 80109d2:	6006      	str	r6, [r0, #0]
 80109d4:	4620      	mov	r0, r4
 80109d6:	bd70      	pop	{r4, r5, r6, pc}

080109d8 <xflow>:
 80109d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80109da:	4614      	mov	r4, r2
 80109dc:	461d      	mov	r5, r3
 80109de:	b108      	cbz	r0, 80109e4 <xflow+0xc>
 80109e0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80109e4:	e9cd 2300 	strd	r2, r3, [sp]
 80109e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80109ec:	4620      	mov	r0, r4
 80109ee:	4629      	mov	r1, r5
 80109f0:	f7ef fe02 	bl	80005f8 <__aeabi_dmul>
 80109f4:	2222      	movs	r2, #34	; 0x22
 80109f6:	b003      	add	sp, #12
 80109f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80109fc:	f7ff bfe2 	b.w	80109c4 <with_errno>

08010a00 <__math_uflow>:
 8010a00:	b508      	push	{r3, lr}
 8010a02:	2200      	movs	r2, #0
 8010a04:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010a08:	f7ff ffe6 	bl	80109d8 <xflow>
 8010a0c:	ec41 0b10 	vmov	d0, r0, r1
 8010a10:	bd08      	pop	{r3, pc}

08010a12 <__math_oflow>:
 8010a12:	b508      	push	{r3, lr}
 8010a14:	2200      	movs	r2, #0
 8010a16:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8010a1a:	f7ff ffdd 	bl	80109d8 <xflow>
 8010a1e:	ec41 0b10 	vmov	d0, r0, r1
 8010a22:	bd08      	pop	{r3, pc}
 8010a24:	0000      	movs	r0, r0
	...

08010a28 <__kernel_rem_pio2>:
 8010a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a2c:	ed2d 8b02 	vpush	{d8}
 8010a30:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8010a34:	f112 0f14 	cmn.w	r2, #20
 8010a38:	9306      	str	r3, [sp, #24]
 8010a3a:	9104      	str	r1, [sp, #16]
 8010a3c:	4bc2      	ldr	r3, [pc, #776]	; (8010d48 <__kernel_rem_pio2+0x320>)
 8010a3e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8010a40:	9009      	str	r0, [sp, #36]	; 0x24
 8010a42:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010a46:	9300      	str	r3, [sp, #0]
 8010a48:	9b06      	ldr	r3, [sp, #24]
 8010a4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8010a4e:	bfa8      	it	ge
 8010a50:	1ed4      	subge	r4, r2, #3
 8010a52:	9305      	str	r3, [sp, #20]
 8010a54:	bfb2      	itee	lt
 8010a56:	2400      	movlt	r4, #0
 8010a58:	2318      	movge	r3, #24
 8010a5a:	fb94 f4f3 	sdivge	r4, r4, r3
 8010a5e:	f06f 0317 	mvn.w	r3, #23
 8010a62:	fb04 3303 	mla	r3, r4, r3, r3
 8010a66:	eb03 0a02 	add.w	sl, r3, r2
 8010a6a:	9b00      	ldr	r3, [sp, #0]
 8010a6c:	9a05      	ldr	r2, [sp, #20]
 8010a6e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8010d38 <__kernel_rem_pio2+0x310>
 8010a72:	eb03 0802 	add.w	r8, r3, r2
 8010a76:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8010a78:	1aa7      	subs	r7, r4, r2
 8010a7a:	ae20      	add	r6, sp, #128	; 0x80
 8010a7c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8010a80:	2500      	movs	r5, #0
 8010a82:	4545      	cmp	r5, r8
 8010a84:	dd13      	ble.n	8010aae <__kernel_rem_pio2+0x86>
 8010a86:	9b06      	ldr	r3, [sp, #24]
 8010a88:	aa20      	add	r2, sp, #128	; 0x80
 8010a8a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8010a8e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8010a92:	f04f 0800 	mov.w	r8, #0
 8010a96:	9b00      	ldr	r3, [sp, #0]
 8010a98:	4598      	cmp	r8, r3
 8010a9a:	dc31      	bgt.n	8010b00 <__kernel_rem_pio2+0xd8>
 8010a9c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8010d38 <__kernel_rem_pio2+0x310>
 8010aa0:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8010aa4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010aa8:	462f      	mov	r7, r5
 8010aaa:	2600      	movs	r6, #0
 8010aac:	e01b      	b.n	8010ae6 <__kernel_rem_pio2+0xbe>
 8010aae:	42ef      	cmn	r7, r5
 8010ab0:	d407      	bmi.n	8010ac2 <__kernel_rem_pio2+0x9a>
 8010ab2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8010ab6:	f7ef fd35 	bl	8000524 <__aeabi_i2d>
 8010aba:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010abe:	3501      	adds	r5, #1
 8010ac0:	e7df      	b.n	8010a82 <__kernel_rem_pio2+0x5a>
 8010ac2:	ec51 0b18 	vmov	r0, r1, d8
 8010ac6:	e7f8      	b.n	8010aba <__kernel_rem_pio2+0x92>
 8010ac8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010acc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010ad0:	f7ef fd92 	bl	80005f8 <__aeabi_dmul>
 8010ad4:	4602      	mov	r2, r0
 8010ad6:	460b      	mov	r3, r1
 8010ad8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010adc:	f7ef fbd6 	bl	800028c <__adddf3>
 8010ae0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010ae4:	3601      	adds	r6, #1
 8010ae6:	9b05      	ldr	r3, [sp, #20]
 8010ae8:	429e      	cmp	r6, r3
 8010aea:	f1a7 0708 	sub.w	r7, r7, #8
 8010aee:	ddeb      	ble.n	8010ac8 <__kernel_rem_pio2+0xa0>
 8010af0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010af4:	f108 0801 	add.w	r8, r8, #1
 8010af8:	ecab 7b02 	vstmia	fp!, {d7}
 8010afc:	3508      	adds	r5, #8
 8010afe:	e7ca      	b.n	8010a96 <__kernel_rem_pio2+0x6e>
 8010b00:	9b00      	ldr	r3, [sp, #0]
 8010b02:	aa0c      	add	r2, sp, #48	; 0x30
 8010b04:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010b08:	930b      	str	r3, [sp, #44]	; 0x2c
 8010b0a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8010b0c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010b10:	9c00      	ldr	r4, [sp, #0]
 8010b12:	930a      	str	r3, [sp, #40]	; 0x28
 8010b14:	00e3      	lsls	r3, r4, #3
 8010b16:	9308      	str	r3, [sp, #32]
 8010b18:	ab98      	add	r3, sp, #608	; 0x260
 8010b1a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010b1e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8010b22:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 8010b26:	ab70      	add	r3, sp, #448	; 0x1c0
 8010b28:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8010b2c:	46c3      	mov	fp, r8
 8010b2e:	46a1      	mov	r9, r4
 8010b30:	f1b9 0f00 	cmp.w	r9, #0
 8010b34:	f1a5 0508 	sub.w	r5, r5, #8
 8010b38:	dc77      	bgt.n	8010c2a <__kernel_rem_pio2+0x202>
 8010b3a:	ec47 6b10 	vmov	d0, r6, r7
 8010b3e:	4650      	mov	r0, sl
 8010b40:	f7ff fec2 	bl	80108c8 <scalbn>
 8010b44:	ec57 6b10 	vmov	r6, r7, d0
 8010b48:	2200      	movs	r2, #0
 8010b4a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8010b4e:	ee10 0a10 	vmov	r0, s0
 8010b52:	4639      	mov	r1, r7
 8010b54:	f7ef fd50 	bl	80005f8 <__aeabi_dmul>
 8010b58:	ec41 0b10 	vmov	d0, r0, r1
 8010b5c:	f000 fab4 	bl	80110c8 <floor>
 8010b60:	4b7a      	ldr	r3, [pc, #488]	; (8010d4c <__kernel_rem_pio2+0x324>)
 8010b62:	ec51 0b10 	vmov	r0, r1, d0
 8010b66:	2200      	movs	r2, #0
 8010b68:	f7ef fd46 	bl	80005f8 <__aeabi_dmul>
 8010b6c:	4602      	mov	r2, r0
 8010b6e:	460b      	mov	r3, r1
 8010b70:	4630      	mov	r0, r6
 8010b72:	4639      	mov	r1, r7
 8010b74:	f7ef fb88 	bl	8000288 <__aeabi_dsub>
 8010b78:	460f      	mov	r7, r1
 8010b7a:	4606      	mov	r6, r0
 8010b7c:	f7ef ffec 	bl	8000b58 <__aeabi_d2iz>
 8010b80:	9002      	str	r0, [sp, #8]
 8010b82:	f7ef fccf 	bl	8000524 <__aeabi_i2d>
 8010b86:	4602      	mov	r2, r0
 8010b88:	460b      	mov	r3, r1
 8010b8a:	4630      	mov	r0, r6
 8010b8c:	4639      	mov	r1, r7
 8010b8e:	f7ef fb7b 	bl	8000288 <__aeabi_dsub>
 8010b92:	f1ba 0f00 	cmp.w	sl, #0
 8010b96:	4606      	mov	r6, r0
 8010b98:	460f      	mov	r7, r1
 8010b9a:	dd6d      	ble.n	8010c78 <__kernel_rem_pio2+0x250>
 8010b9c:	1e61      	subs	r1, r4, #1
 8010b9e:	ab0c      	add	r3, sp, #48	; 0x30
 8010ba0:	9d02      	ldr	r5, [sp, #8]
 8010ba2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010ba6:	f1ca 0018 	rsb	r0, sl, #24
 8010baa:	fa43 f200 	asr.w	r2, r3, r0
 8010bae:	4415      	add	r5, r2
 8010bb0:	4082      	lsls	r2, r0
 8010bb2:	1a9b      	subs	r3, r3, r2
 8010bb4:	aa0c      	add	r2, sp, #48	; 0x30
 8010bb6:	9502      	str	r5, [sp, #8]
 8010bb8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8010bbc:	f1ca 0217 	rsb	r2, sl, #23
 8010bc0:	fa43 fb02 	asr.w	fp, r3, r2
 8010bc4:	f1bb 0f00 	cmp.w	fp, #0
 8010bc8:	dd65      	ble.n	8010c96 <__kernel_rem_pio2+0x26e>
 8010bca:	9b02      	ldr	r3, [sp, #8]
 8010bcc:	2200      	movs	r2, #0
 8010bce:	3301      	adds	r3, #1
 8010bd0:	9302      	str	r3, [sp, #8]
 8010bd2:	4615      	mov	r5, r2
 8010bd4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8010bd8:	4294      	cmp	r4, r2
 8010bda:	f300 809f 	bgt.w	8010d1c <__kernel_rem_pio2+0x2f4>
 8010bde:	f1ba 0f00 	cmp.w	sl, #0
 8010be2:	dd07      	ble.n	8010bf4 <__kernel_rem_pio2+0x1cc>
 8010be4:	f1ba 0f01 	cmp.w	sl, #1
 8010be8:	f000 80c1 	beq.w	8010d6e <__kernel_rem_pio2+0x346>
 8010bec:	f1ba 0f02 	cmp.w	sl, #2
 8010bf0:	f000 80c7 	beq.w	8010d82 <__kernel_rem_pio2+0x35a>
 8010bf4:	f1bb 0f02 	cmp.w	fp, #2
 8010bf8:	d14d      	bne.n	8010c96 <__kernel_rem_pio2+0x26e>
 8010bfa:	4632      	mov	r2, r6
 8010bfc:	463b      	mov	r3, r7
 8010bfe:	4954      	ldr	r1, [pc, #336]	; (8010d50 <__kernel_rem_pio2+0x328>)
 8010c00:	2000      	movs	r0, #0
 8010c02:	f7ef fb41 	bl	8000288 <__aeabi_dsub>
 8010c06:	4606      	mov	r6, r0
 8010c08:	460f      	mov	r7, r1
 8010c0a:	2d00      	cmp	r5, #0
 8010c0c:	d043      	beq.n	8010c96 <__kernel_rem_pio2+0x26e>
 8010c0e:	4650      	mov	r0, sl
 8010c10:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8010d40 <__kernel_rem_pio2+0x318>
 8010c14:	f7ff fe58 	bl	80108c8 <scalbn>
 8010c18:	4630      	mov	r0, r6
 8010c1a:	4639      	mov	r1, r7
 8010c1c:	ec53 2b10 	vmov	r2, r3, d0
 8010c20:	f7ef fb32 	bl	8000288 <__aeabi_dsub>
 8010c24:	4606      	mov	r6, r0
 8010c26:	460f      	mov	r7, r1
 8010c28:	e035      	b.n	8010c96 <__kernel_rem_pio2+0x26e>
 8010c2a:	4b4a      	ldr	r3, [pc, #296]	; (8010d54 <__kernel_rem_pio2+0x32c>)
 8010c2c:	2200      	movs	r2, #0
 8010c2e:	4630      	mov	r0, r6
 8010c30:	4639      	mov	r1, r7
 8010c32:	f7ef fce1 	bl	80005f8 <__aeabi_dmul>
 8010c36:	f7ef ff8f 	bl	8000b58 <__aeabi_d2iz>
 8010c3a:	f7ef fc73 	bl	8000524 <__aeabi_i2d>
 8010c3e:	4602      	mov	r2, r0
 8010c40:	460b      	mov	r3, r1
 8010c42:	ec43 2b18 	vmov	d8, r2, r3
 8010c46:	4b44      	ldr	r3, [pc, #272]	; (8010d58 <__kernel_rem_pio2+0x330>)
 8010c48:	2200      	movs	r2, #0
 8010c4a:	f7ef fcd5 	bl	80005f8 <__aeabi_dmul>
 8010c4e:	4602      	mov	r2, r0
 8010c50:	460b      	mov	r3, r1
 8010c52:	4630      	mov	r0, r6
 8010c54:	4639      	mov	r1, r7
 8010c56:	f7ef fb17 	bl	8000288 <__aeabi_dsub>
 8010c5a:	f7ef ff7d 	bl	8000b58 <__aeabi_d2iz>
 8010c5e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010c62:	f84b 0b04 	str.w	r0, [fp], #4
 8010c66:	ec51 0b18 	vmov	r0, r1, d8
 8010c6a:	f7ef fb0f 	bl	800028c <__adddf3>
 8010c6e:	f109 39ff 	add.w	r9, r9, #4294967295
 8010c72:	4606      	mov	r6, r0
 8010c74:	460f      	mov	r7, r1
 8010c76:	e75b      	b.n	8010b30 <__kernel_rem_pio2+0x108>
 8010c78:	d106      	bne.n	8010c88 <__kernel_rem_pio2+0x260>
 8010c7a:	1e63      	subs	r3, r4, #1
 8010c7c:	aa0c      	add	r2, sp, #48	; 0x30
 8010c7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010c82:	ea4f 5be3 	mov.w	fp, r3, asr #23
 8010c86:	e79d      	b.n	8010bc4 <__kernel_rem_pio2+0x19c>
 8010c88:	4b34      	ldr	r3, [pc, #208]	; (8010d5c <__kernel_rem_pio2+0x334>)
 8010c8a:	2200      	movs	r2, #0
 8010c8c:	f7ef ff3a 	bl	8000b04 <__aeabi_dcmpge>
 8010c90:	2800      	cmp	r0, #0
 8010c92:	d140      	bne.n	8010d16 <__kernel_rem_pio2+0x2ee>
 8010c94:	4683      	mov	fp, r0
 8010c96:	2200      	movs	r2, #0
 8010c98:	2300      	movs	r3, #0
 8010c9a:	4630      	mov	r0, r6
 8010c9c:	4639      	mov	r1, r7
 8010c9e:	f7ef ff13 	bl	8000ac8 <__aeabi_dcmpeq>
 8010ca2:	2800      	cmp	r0, #0
 8010ca4:	f000 80c1 	beq.w	8010e2a <__kernel_rem_pio2+0x402>
 8010ca8:	1e65      	subs	r5, r4, #1
 8010caa:	462b      	mov	r3, r5
 8010cac:	2200      	movs	r2, #0
 8010cae:	9900      	ldr	r1, [sp, #0]
 8010cb0:	428b      	cmp	r3, r1
 8010cb2:	da6d      	bge.n	8010d90 <__kernel_rem_pio2+0x368>
 8010cb4:	2a00      	cmp	r2, #0
 8010cb6:	f000 808a 	beq.w	8010dce <__kernel_rem_pio2+0x3a6>
 8010cba:	ab0c      	add	r3, sp, #48	; 0x30
 8010cbc:	f1aa 0a18 	sub.w	sl, sl, #24
 8010cc0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	f000 80ae 	beq.w	8010e26 <__kernel_rem_pio2+0x3fe>
 8010cca:	4650      	mov	r0, sl
 8010ccc:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8010d40 <__kernel_rem_pio2+0x318>
 8010cd0:	f7ff fdfa 	bl	80108c8 <scalbn>
 8010cd4:	1c6b      	adds	r3, r5, #1
 8010cd6:	00da      	lsls	r2, r3, #3
 8010cd8:	9205      	str	r2, [sp, #20]
 8010cda:	ec57 6b10 	vmov	r6, r7, d0
 8010cde:	aa70      	add	r2, sp, #448	; 0x1c0
 8010ce0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8010d54 <__kernel_rem_pio2+0x32c>
 8010ce4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8010ce8:	462c      	mov	r4, r5
 8010cea:	f04f 0800 	mov.w	r8, #0
 8010cee:	2c00      	cmp	r4, #0
 8010cf0:	f280 80d4 	bge.w	8010e9c <__kernel_rem_pio2+0x474>
 8010cf4:	462c      	mov	r4, r5
 8010cf6:	2c00      	cmp	r4, #0
 8010cf8:	f2c0 8102 	blt.w	8010f00 <__kernel_rem_pio2+0x4d8>
 8010cfc:	4b18      	ldr	r3, [pc, #96]	; (8010d60 <__kernel_rem_pio2+0x338>)
 8010cfe:	461e      	mov	r6, r3
 8010d00:	ab70      	add	r3, sp, #448	; 0x1c0
 8010d02:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8010d06:	1b2b      	subs	r3, r5, r4
 8010d08:	f04f 0900 	mov.w	r9, #0
 8010d0c:	f04f 0a00 	mov.w	sl, #0
 8010d10:	2700      	movs	r7, #0
 8010d12:	9306      	str	r3, [sp, #24]
 8010d14:	e0e6      	b.n	8010ee4 <__kernel_rem_pio2+0x4bc>
 8010d16:	f04f 0b02 	mov.w	fp, #2
 8010d1a:	e756      	b.n	8010bca <__kernel_rem_pio2+0x1a2>
 8010d1c:	f8d8 3000 	ldr.w	r3, [r8]
 8010d20:	bb05      	cbnz	r5, 8010d64 <__kernel_rem_pio2+0x33c>
 8010d22:	b123      	cbz	r3, 8010d2e <__kernel_rem_pio2+0x306>
 8010d24:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8010d28:	f8c8 3000 	str.w	r3, [r8]
 8010d2c:	2301      	movs	r3, #1
 8010d2e:	3201      	adds	r2, #1
 8010d30:	f108 0804 	add.w	r8, r8, #4
 8010d34:	461d      	mov	r5, r3
 8010d36:	e74f      	b.n	8010bd8 <__kernel_rem_pio2+0x1b0>
	...
 8010d44:	3ff00000 	.word	0x3ff00000
 8010d48:	080118e8 	.word	0x080118e8
 8010d4c:	40200000 	.word	0x40200000
 8010d50:	3ff00000 	.word	0x3ff00000
 8010d54:	3e700000 	.word	0x3e700000
 8010d58:	41700000 	.word	0x41700000
 8010d5c:	3fe00000 	.word	0x3fe00000
 8010d60:	080118a8 	.word	0x080118a8
 8010d64:	1acb      	subs	r3, r1, r3
 8010d66:	f8c8 3000 	str.w	r3, [r8]
 8010d6a:	462b      	mov	r3, r5
 8010d6c:	e7df      	b.n	8010d2e <__kernel_rem_pio2+0x306>
 8010d6e:	1e62      	subs	r2, r4, #1
 8010d70:	ab0c      	add	r3, sp, #48	; 0x30
 8010d72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d76:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010d7a:	a90c      	add	r1, sp, #48	; 0x30
 8010d7c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010d80:	e738      	b.n	8010bf4 <__kernel_rem_pio2+0x1cc>
 8010d82:	1e62      	subs	r2, r4, #1
 8010d84:	ab0c      	add	r3, sp, #48	; 0x30
 8010d86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d8a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010d8e:	e7f4      	b.n	8010d7a <__kernel_rem_pio2+0x352>
 8010d90:	a90c      	add	r1, sp, #48	; 0x30
 8010d92:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010d96:	3b01      	subs	r3, #1
 8010d98:	430a      	orrs	r2, r1
 8010d9a:	e788      	b.n	8010cae <__kernel_rem_pio2+0x286>
 8010d9c:	3301      	adds	r3, #1
 8010d9e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8010da2:	2900      	cmp	r1, #0
 8010da4:	d0fa      	beq.n	8010d9c <__kernel_rem_pio2+0x374>
 8010da6:	9a08      	ldr	r2, [sp, #32]
 8010da8:	f502 7218 	add.w	r2, r2, #608	; 0x260
 8010dac:	446a      	add	r2, sp
 8010dae:	3a98      	subs	r2, #152	; 0x98
 8010db0:	9208      	str	r2, [sp, #32]
 8010db2:	9a06      	ldr	r2, [sp, #24]
 8010db4:	a920      	add	r1, sp, #128	; 0x80
 8010db6:	18a2      	adds	r2, r4, r2
 8010db8:	18e3      	adds	r3, r4, r3
 8010dba:	f104 0801 	add.w	r8, r4, #1
 8010dbe:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8010dc2:	9302      	str	r3, [sp, #8]
 8010dc4:	9b02      	ldr	r3, [sp, #8]
 8010dc6:	4543      	cmp	r3, r8
 8010dc8:	da04      	bge.n	8010dd4 <__kernel_rem_pio2+0x3ac>
 8010dca:	461c      	mov	r4, r3
 8010dcc:	e6a2      	b.n	8010b14 <__kernel_rem_pio2+0xec>
 8010dce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010dd0:	2301      	movs	r3, #1
 8010dd2:	e7e4      	b.n	8010d9e <__kernel_rem_pio2+0x376>
 8010dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010dd6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8010dda:	f7ef fba3 	bl	8000524 <__aeabi_i2d>
 8010dde:	e8e5 0102 	strd	r0, r1, [r5], #8
 8010de2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010de4:	46ab      	mov	fp, r5
 8010de6:	461c      	mov	r4, r3
 8010de8:	f04f 0900 	mov.w	r9, #0
 8010dec:	2600      	movs	r6, #0
 8010dee:	2700      	movs	r7, #0
 8010df0:	9b05      	ldr	r3, [sp, #20]
 8010df2:	4599      	cmp	r9, r3
 8010df4:	dd06      	ble.n	8010e04 <__kernel_rem_pio2+0x3dc>
 8010df6:	9b08      	ldr	r3, [sp, #32]
 8010df8:	e8e3 6702 	strd	r6, r7, [r3], #8
 8010dfc:	f108 0801 	add.w	r8, r8, #1
 8010e00:	9308      	str	r3, [sp, #32]
 8010e02:	e7df      	b.n	8010dc4 <__kernel_rem_pio2+0x39c>
 8010e04:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8010e08:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8010e0c:	f7ef fbf4 	bl	80005f8 <__aeabi_dmul>
 8010e10:	4602      	mov	r2, r0
 8010e12:	460b      	mov	r3, r1
 8010e14:	4630      	mov	r0, r6
 8010e16:	4639      	mov	r1, r7
 8010e18:	f7ef fa38 	bl	800028c <__adddf3>
 8010e1c:	f109 0901 	add.w	r9, r9, #1
 8010e20:	4606      	mov	r6, r0
 8010e22:	460f      	mov	r7, r1
 8010e24:	e7e4      	b.n	8010df0 <__kernel_rem_pio2+0x3c8>
 8010e26:	3d01      	subs	r5, #1
 8010e28:	e747      	b.n	8010cba <__kernel_rem_pio2+0x292>
 8010e2a:	ec47 6b10 	vmov	d0, r6, r7
 8010e2e:	f1ca 0000 	rsb	r0, sl, #0
 8010e32:	f7ff fd49 	bl	80108c8 <scalbn>
 8010e36:	ec57 6b10 	vmov	r6, r7, d0
 8010e3a:	4ba0      	ldr	r3, [pc, #640]	; (80110bc <__kernel_rem_pio2+0x694>)
 8010e3c:	ee10 0a10 	vmov	r0, s0
 8010e40:	2200      	movs	r2, #0
 8010e42:	4639      	mov	r1, r7
 8010e44:	f7ef fe5e 	bl	8000b04 <__aeabi_dcmpge>
 8010e48:	b1f8      	cbz	r0, 8010e8a <__kernel_rem_pio2+0x462>
 8010e4a:	4b9d      	ldr	r3, [pc, #628]	; (80110c0 <__kernel_rem_pio2+0x698>)
 8010e4c:	2200      	movs	r2, #0
 8010e4e:	4630      	mov	r0, r6
 8010e50:	4639      	mov	r1, r7
 8010e52:	f7ef fbd1 	bl	80005f8 <__aeabi_dmul>
 8010e56:	f7ef fe7f 	bl	8000b58 <__aeabi_d2iz>
 8010e5a:	4680      	mov	r8, r0
 8010e5c:	f7ef fb62 	bl	8000524 <__aeabi_i2d>
 8010e60:	4b96      	ldr	r3, [pc, #600]	; (80110bc <__kernel_rem_pio2+0x694>)
 8010e62:	2200      	movs	r2, #0
 8010e64:	f7ef fbc8 	bl	80005f8 <__aeabi_dmul>
 8010e68:	460b      	mov	r3, r1
 8010e6a:	4602      	mov	r2, r0
 8010e6c:	4639      	mov	r1, r7
 8010e6e:	4630      	mov	r0, r6
 8010e70:	f7ef fa0a 	bl	8000288 <__aeabi_dsub>
 8010e74:	f7ef fe70 	bl	8000b58 <__aeabi_d2iz>
 8010e78:	1c65      	adds	r5, r4, #1
 8010e7a:	ab0c      	add	r3, sp, #48	; 0x30
 8010e7c:	f10a 0a18 	add.w	sl, sl, #24
 8010e80:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010e84:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8010e88:	e71f      	b.n	8010cca <__kernel_rem_pio2+0x2a2>
 8010e8a:	4630      	mov	r0, r6
 8010e8c:	4639      	mov	r1, r7
 8010e8e:	f7ef fe63 	bl	8000b58 <__aeabi_d2iz>
 8010e92:	ab0c      	add	r3, sp, #48	; 0x30
 8010e94:	4625      	mov	r5, r4
 8010e96:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010e9a:	e716      	b.n	8010cca <__kernel_rem_pio2+0x2a2>
 8010e9c:	ab0c      	add	r3, sp, #48	; 0x30
 8010e9e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8010ea2:	f7ef fb3f 	bl	8000524 <__aeabi_i2d>
 8010ea6:	4632      	mov	r2, r6
 8010ea8:	463b      	mov	r3, r7
 8010eaa:	f7ef fba5 	bl	80005f8 <__aeabi_dmul>
 8010eae:	4642      	mov	r2, r8
 8010eb0:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8010eb4:	464b      	mov	r3, r9
 8010eb6:	4630      	mov	r0, r6
 8010eb8:	4639      	mov	r1, r7
 8010eba:	f7ef fb9d 	bl	80005f8 <__aeabi_dmul>
 8010ebe:	3c01      	subs	r4, #1
 8010ec0:	4606      	mov	r6, r0
 8010ec2:	460f      	mov	r7, r1
 8010ec4:	e713      	b.n	8010cee <__kernel_rem_pio2+0x2c6>
 8010ec6:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8010eca:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8010ece:	f7ef fb93 	bl	80005f8 <__aeabi_dmul>
 8010ed2:	4602      	mov	r2, r0
 8010ed4:	460b      	mov	r3, r1
 8010ed6:	4648      	mov	r0, r9
 8010ed8:	4651      	mov	r1, sl
 8010eda:	f7ef f9d7 	bl	800028c <__adddf3>
 8010ede:	3701      	adds	r7, #1
 8010ee0:	4681      	mov	r9, r0
 8010ee2:	468a      	mov	sl, r1
 8010ee4:	9b00      	ldr	r3, [sp, #0]
 8010ee6:	429f      	cmp	r7, r3
 8010ee8:	dc02      	bgt.n	8010ef0 <__kernel_rem_pio2+0x4c8>
 8010eea:	9b06      	ldr	r3, [sp, #24]
 8010eec:	429f      	cmp	r7, r3
 8010eee:	ddea      	ble.n	8010ec6 <__kernel_rem_pio2+0x49e>
 8010ef0:	9a06      	ldr	r2, [sp, #24]
 8010ef2:	ab48      	add	r3, sp, #288	; 0x120
 8010ef4:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8010ef8:	e9c6 9a00 	strd	r9, sl, [r6]
 8010efc:	3c01      	subs	r4, #1
 8010efe:	e6fa      	b.n	8010cf6 <__kernel_rem_pio2+0x2ce>
 8010f00:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8010f02:	2b02      	cmp	r3, #2
 8010f04:	dc0b      	bgt.n	8010f1e <__kernel_rem_pio2+0x4f6>
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	dc39      	bgt.n	8010f7e <__kernel_rem_pio2+0x556>
 8010f0a:	d05d      	beq.n	8010fc8 <__kernel_rem_pio2+0x5a0>
 8010f0c:	9b02      	ldr	r3, [sp, #8]
 8010f0e:	f003 0007 	and.w	r0, r3, #7
 8010f12:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8010f16:	ecbd 8b02 	vpop	{d8}
 8010f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f1e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8010f20:	2b03      	cmp	r3, #3
 8010f22:	d1f3      	bne.n	8010f0c <__kernel_rem_pio2+0x4e4>
 8010f24:	9b05      	ldr	r3, [sp, #20]
 8010f26:	9500      	str	r5, [sp, #0]
 8010f28:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8010f2c:	eb0d 0403 	add.w	r4, sp, r3
 8010f30:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8010f34:	46a2      	mov	sl, r4
 8010f36:	9b00      	ldr	r3, [sp, #0]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	f1aa 0a08 	sub.w	sl, sl, #8
 8010f3e:	dc69      	bgt.n	8011014 <__kernel_rem_pio2+0x5ec>
 8010f40:	46aa      	mov	sl, r5
 8010f42:	f1ba 0f01 	cmp.w	sl, #1
 8010f46:	f1a4 0408 	sub.w	r4, r4, #8
 8010f4a:	f300 8083 	bgt.w	8011054 <__kernel_rem_pio2+0x62c>
 8010f4e:	9c05      	ldr	r4, [sp, #20]
 8010f50:	ab48      	add	r3, sp, #288	; 0x120
 8010f52:	441c      	add	r4, r3
 8010f54:	2000      	movs	r0, #0
 8010f56:	2100      	movs	r1, #0
 8010f58:	2d01      	cmp	r5, #1
 8010f5a:	f300 809a 	bgt.w	8011092 <__kernel_rem_pio2+0x66a>
 8010f5e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 8010f62:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8010f66:	f1bb 0f00 	cmp.w	fp, #0
 8010f6a:	f040 8098 	bne.w	801109e <__kernel_rem_pio2+0x676>
 8010f6e:	9b04      	ldr	r3, [sp, #16]
 8010f70:	e9c3 7800 	strd	r7, r8, [r3]
 8010f74:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8010f78:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8010f7c:	e7c6      	b.n	8010f0c <__kernel_rem_pio2+0x4e4>
 8010f7e:	9e05      	ldr	r6, [sp, #20]
 8010f80:	ab48      	add	r3, sp, #288	; 0x120
 8010f82:	441e      	add	r6, r3
 8010f84:	462c      	mov	r4, r5
 8010f86:	2000      	movs	r0, #0
 8010f88:	2100      	movs	r1, #0
 8010f8a:	2c00      	cmp	r4, #0
 8010f8c:	da33      	bge.n	8010ff6 <__kernel_rem_pio2+0x5ce>
 8010f8e:	f1bb 0f00 	cmp.w	fp, #0
 8010f92:	d036      	beq.n	8011002 <__kernel_rem_pio2+0x5da>
 8010f94:	4602      	mov	r2, r0
 8010f96:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010f9a:	9c04      	ldr	r4, [sp, #16]
 8010f9c:	e9c4 2300 	strd	r2, r3, [r4]
 8010fa0:	4602      	mov	r2, r0
 8010fa2:	460b      	mov	r3, r1
 8010fa4:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8010fa8:	f7ef f96e 	bl	8000288 <__aeabi_dsub>
 8010fac:	ae4a      	add	r6, sp, #296	; 0x128
 8010fae:	2401      	movs	r4, #1
 8010fb0:	42a5      	cmp	r5, r4
 8010fb2:	da29      	bge.n	8011008 <__kernel_rem_pio2+0x5e0>
 8010fb4:	f1bb 0f00 	cmp.w	fp, #0
 8010fb8:	d002      	beq.n	8010fc0 <__kernel_rem_pio2+0x598>
 8010fba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010fbe:	4619      	mov	r1, r3
 8010fc0:	9b04      	ldr	r3, [sp, #16]
 8010fc2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8010fc6:	e7a1      	b.n	8010f0c <__kernel_rem_pio2+0x4e4>
 8010fc8:	9c05      	ldr	r4, [sp, #20]
 8010fca:	ab48      	add	r3, sp, #288	; 0x120
 8010fcc:	441c      	add	r4, r3
 8010fce:	2000      	movs	r0, #0
 8010fd0:	2100      	movs	r1, #0
 8010fd2:	2d00      	cmp	r5, #0
 8010fd4:	da09      	bge.n	8010fea <__kernel_rem_pio2+0x5c2>
 8010fd6:	f1bb 0f00 	cmp.w	fp, #0
 8010fda:	d002      	beq.n	8010fe2 <__kernel_rem_pio2+0x5ba>
 8010fdc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010fe0:	4619      	mov	r1, r3
 8010fe2:	9b04      	ldr	r3, [sp, #16]
 8010fe4:	e9c3 0100 	strd	r0, r1, [r3]
 8010fe8:	e790      	b.n	8010f0c <__kernel_rem_pio2+0x4e4>
 8010fea:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010fee:	f7ef f94d 	bl	800028c <__adddf3>
 8010ff2:	3d01      	subs	r5, #1
 8010ff4:	e7ed      	b.n	8010fd2 <__kernel_rem_pio2+0x5aa>
 8010ff6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8010ffa:	f7ef f947 	bl	800028c <__adddf3>
 8010ffe:	3c01      	subs	r4, #1
 8011000:	e7c3      	b.n	8010f8a <__kernel_rem_pio2+0x562>
 8011002:	4602      	mov	r2, r0
 8011004:	460b      	mov	r3, r1
 8011006:	e7c8      	b.n	8010f9a <__kernel_rem_pio2+0x572>
 8011008:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801100c:	f7ef f93e 	bl	800028c <__adddf3>
 8011010:	3401      	adds	r4, #1
 8011012:	e7cd      	b.n	8010fb0 <__kernel_rem_pio2+0x588>
 8011014:	e9da 8900 	ldrd	r8, r9, [sl]
 8011018:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 801101c:	9b00      	ldr	r3, [sp, #0]
 801101e:	3b01      	subs	r3, #1
 8011020:	9300      	str	r3, [sp, #0]
 8011022:	4632      	mov	r2, r6
 8011024:	463b      	mov	r3, r7
 8011026:	4640      	mov	r0, r8
 8011028:	4649      	mov	r1, r9
 801102a:	f7ef f92f 	bl	800028c <__adddf3>
 801102e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011032:	4602      	mov	r2, r0
 8011034:	460b      	mov	r3, r1
 8011036:	4640      	mov	r0, r8
 8011038:	4649      	mov	r1, r9
 801103a:	f7ef f925 	bl	8000288 <__aeabi_dsub>
 801103e:	4632      	mov	r2, r6
 8011040:	463b      	mov	r3, r7
 8011042:	f7ef f923 	bl	800028c <__adddf3>
 8011046:	ed9d 7b06 	vldr	d7, [sp, #24]
 801104a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801104e:	ed8a 7b00 	vstr	d7, [sl]
 8011052:	e770      	b.n	8010f36 <__kernel_rem_pio2+0x50e>
 8011054:	e9d4 8900 	ldrd	r8, r9, [r4]
 8011058:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 801105c:	4640      	mov	r0, r8
 801105e:	4632      	mov	r2, r6
 8011060:	463b      	mov	r3, r7
 8011062:	4649      	mov	r1, r9
 8011064:	f7ef f912 	bl	800028c <__adddf3>
 8011068:	e9cd 0100 	strd	r0, r1, [sp]
 801106c:	4602      	mov	r2, r0
 801106e:	460b      	mov	r3, r1
 8011070:	4640      	mov	r0, r8
 8011072:	4649      	mov	r1, r9
 8011074:	f7ef f908 	bl	8000288 <__aeabi_dsub>
 8011078:	4632      	mov	r2, r6
 801107a:	463b      	mov	r3, r7
 801107c:	f7ef f906 	bl	800028c <__adddf3>
 8011080:	ed9d 7b00 	vldr	d7, [sp]
 8011084:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011088:	ed84 7b00 	vstr	d7, [r4]
 801108c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011090:	e757      	b.n	8010f42 <__kernel_rem_pio2+0x51a>
 8011092:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011096:	f7ef f8f9 	bl	800028c <__adddf3>
 801109a:	3d01      	subs	r5, #1
 801109c:	e75c      	b.n	8010f58 <__kernel_rem_pio2+0x530>
 801109e:	9b04      	ldr	r3, [sp, #16]
 80110a0:	9a04      	ldr	r2, [sp, #16]
 80110a2:	601f      	str	r7, [r3, #0]
 80110a4:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80110a8:	605c      	str	r4, [r3, #4]
 80110aa:	609d      	str	r5, [r3, #8]
 80110ac:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80110b0:	60d3      	str	r3, [r2, #12]
 80110b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80110b6:	6110      	str	r0, [r2, #16]
 80110b8:	6153      	str	r3, [r2, #20]
 80110ba:	e727      	b.n	8010f0c <__kernel_rem_pio2+0x4e4>
 80110bc:	41700000 	.word	0x41700000
 80110c0:	3e700000 	.word	0x3e700000
 80110c4:	00000000 	.word	0x00000000

080110c8 <floor>:
 80110c8:	ec51 0b10 	vmov	r0, r1, d0
 80110cc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80110d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110d4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 80110d8:	2e13      	cmp	r6, #19
 80110da:	ee10 5a10 	vmov	r5, s0
 80110de:	ee10 8a10 	vmov	r8, s0
 80110e2:	460c      	mov	r4, r1
 80110e4:	dc31      	bgt.n	801114a <floor+0x82>
 80110e6:	2e00      	cmp	r6, #0
 80110e8:	da14      	bge.n	8011114 <floor+0x4c>
 80110ea:	a333      	add	r3, pc, #204	; (adr r3, 80111b8 <floor+0xf0>)
 80110ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110f0:	f7ef f8cc 	bl	800028c <__adddf3>
 80110f4:	2200      	movs	r2, #0
 80110f6:	2300      	movs	r3, #0
 80110f8:	f7ef fd0e 	bl	8000b18 <__aeabi_dcmpgt>
 80110fc:	b138      	cbz	r0, 801110e <floor+0x46>
 80110fe:	2c00      	cmp	r4, #0
 8011100:	da53      	bge.n	80111aa <floor+0xe2>
 8011102:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8011106:	4325      	orrs	r5, r4
 8011108:	d052      	beq.n	80111b0 <floor+0xe8>
 801110a:	4c2d      	ldr	r4, [pc, #180]	; (80111c0 <floor+0xf8>)
 801110c:	2500      	movs	r5, #0
 801110e:	4621      	mov	r1, r4
 8011110:	4628      	mov	r0, r5
 8011112:	e024      	b.n	801115e <floor+0x96>
 8011114:	4f2b      	ldr	r7, [pc, #172]	; (80111c4 <floor+0xfc>)
 8011116:	4137      	asrs	r7, r6
 8011118:	ea01 0307 	and.w	r3, r1, r7
 801111c:	4303      	orrs	r3, r0
 801111e:	d01e      	beq.n	801115e <floor+0x96>
 8011120:	a325      	add	r3, pc, #148	; (adr r3, 80111b8 <floor+0xf0>)
 8011122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011126:	f7ef f8b1 	bl	800028c <__adddf3>
 801112a:	2200      	movs	r2, #0
 801112c:	2300      	movs	r3, #0
 801112e:	f7ef fcf3 	bl	8000b18 <__aeabi_dcmpgt>
 8011132:	2800      	cmp	r0, #0
 8011134:	d0eb      	beq.n	801110e <floor+0x46>
 8011136:	2c00      	cmp	r4, #0
 8011138:	bfbe      	ittt	lt
 801113a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801113e:	4133      	asrlt	r3, r6
 8011140:	18e4      	addlt	r4, r4, r3
 8011142:	ea24 0407 	bic.w	r4, r4, r7
 8011146:	2500      	movs	r5, #0
 8011148:	e7e1      	b.n	801110e <floor+0x46>
 801114a:	2e33      	cmp	r6, #51	; 0x33
 801114c:	dd0b      	ble.n	8011166 <floor+0x9e>
 801114e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8011152:	d104      	bne.n	801115e <floor+0x96>
 8011154:	ee10 2a10 	vmov	r2, s0
 8011158:	460b      	mov	r3, r1
 801115a:	f7ef f897 	bl	800028c <__adddf3>
 801115e:	ec41 0b10 	vmov	d0, r0, r1
 8011162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011166:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 801116a:	f04f 37ff 	mov.w	r7, #4294967295
 801116e:	40df      	lsrs	r7, r3
 8011170:	4238      	tst	r0, r7
 8011172:	d0f4      	beq.n	801115e <floor+0x96>
 8011174:	a310      	add	r3, pc, #64	; (adr r3, 80111b8 <floor+0xf0>)
 8011176:	e9d3 2300 	ldrd	r2, r3, [r3]
 801117a:	f7ef f887 	bl	800028c <__adddf3>
 801117e:	2200      	movs	r2, #0
 8011180:	2300      	movs	r3, #0
 8011182:	f7ef fcc9 	bl	8000b18 <__aeabi_dcmpgt>
 8011186:	2800      	cmp	r0, #0
 8011188:	d0c1      	beq.n	801110e <floor+0x46>
 801118a:	2c00      	cmp	r4, #0
 801118c:	da0a      	bge.n	80111a4 <floor+0xdc>
 801118e:	2e14      	cmp	r6, #20
 8011190:	d101      	bne.n	8011196 <floor+0xce>
 8011192:	3401      	adds	r4, #1
 8011194:	e006      	b.n	80111a4 <floor+0xdc>
 8011196:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801119a:	2301      	movs	r3, #1
 801119c:	40b3      	lsls	r3, r6
 801119e:	441d      	add	r5, r3
 80111a0:	45a8      	cmp	r8, r5
 80111a2:	d8f6      	bhi.n	8011192 <floor+0xca>
 80111a4:	ea25 0507 	bic.w	r5, r5, r7
 80111a8:	e7b1      	b.n	801110e <floor+0x46>
 80111aa:	2500      	movs	r5, #0
 80111ac:	462c      	mov	r4, r5
 80111ae:	e7ae      	b.n	801110e <floor+0x46>
 80111b0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80111b4:	e7ab      	b.n	801110e <floor+0x46>
 80111b6:	bf00      	nop
 80111b8:	8800759c 	.word	0x8800759c
 80111bc:	7e37e43c 	.word	0x7e37e43c
 80111c0:	bff00000 	.word	0xbff00000
 80111c4:	000fffff 	.word	0x000fffff

080111c8 <_init>:
 80111c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111ca:	bf00      	nop
 80111cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80111ce:	bc08      	pop	{r3}
 80111d0:	469e      	mov	lr, r3
 80111d2:	4770      	bx	lr

080111d4 <_fini>:
 80111d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111d6:	bf00      	nop
 80111d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80111da:	bc08      	pop	{r3}
 80111dc:	469e      	mov	lr, r3
 80111de:	4770      	bx	lr
