
---------- Begin Simulation Statistics ----------
final_tick                               2541834533500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215726                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   215725                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.45                       # Real time elapsed on the host
host_tick_rate                              607863847                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196454                       # Number of instructions simulated
sim_ops                                       4196454                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011825                       # Number of seconds simulated
sim_ticks                                 11824688500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.698864                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378670                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               847158                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2411                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75456                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803571                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52496                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278555                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226059                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975767                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64070                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26615                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196454                       # Number of instructions committed
system.cpu.committedOps                       4196454                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.632364                       # CPI: cycles per instruction
system.cpu.discardedOps                        189341                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608127                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452141                       # DTB hits
system.cpu.dtb.data_misses                       7671                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406225                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849278                       # DTB read hits
system.cpu.dtb.read_misses                       6883                       # DTB read misses
system.cpu.dtb.write_accesses                  201902                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602863                       # DTB write hits
system.cpu.dtb.write_misses                       788                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18020                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3374119                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1028096                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659190                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16736965                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177545                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  955950                       # ITB accesses
system.cpu.itb.fetch_acv                          537                       # ITB acv
system.cpu.itb.fetch_hits                      949288                       # ITB hits
system.cpu.itb.fetch_misses                      6662                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.51%      9.51% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4174     69.14%     79.06% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.80%     79.86% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.92% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     79.97% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.84%     94.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.89%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6037                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14380                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2412     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.24%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2658     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5087                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2399     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2399     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4815                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10915861000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9621000      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17678500      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885888500      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11829049000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994610                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902558                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946530                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7993440500     67.57%     67.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3835608500     32.43%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23635958                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85449      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541677     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839531     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592802     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.30% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.51% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104667      2.49%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196454                       # Class of committed instruction
system.cpu.quiesceCycles                        13419                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6898993                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312733                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22809457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22809457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22809457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22809457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116971.574359                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116971.574359                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116971.574359                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116971.574359                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13049488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13049488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13049488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13049488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66920.451282                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66920.451282                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66920.451282                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66920.451282                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22459960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22459960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116978.958333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116978.958333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12849991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12849991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66927.036458                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66927.036458                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.276404                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539412052000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.276404                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204775                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204775                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128092                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34833                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86568                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34142                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28997                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28997                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87158                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40827                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11114432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11114432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6686528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6686961                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17812657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157397                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002808                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052918                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156955     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157397                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820645534                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375620500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462171000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5574080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10042560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5574080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5574080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34833                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34833                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471393390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377894098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849287489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471393390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471393390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188530294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188530294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188530294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471393390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377894098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037817783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124364750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406639                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111707                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156915                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121181                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156915                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121181                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10321                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2223                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5668                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2005656750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4754294250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13681.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32431.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103866                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156915                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121181                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.666126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.524615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.750837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34257     42.07%     42.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24459     30.04%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10006     12.29%     84.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4578      5.62%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2331      2.86%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1525      1.87%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          931      1.14%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          544      0.67%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2795      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81426                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.032937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.420880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.700664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1280     17.49%     17.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5557     75.95%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           290      3.96%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.16%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.18%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.772088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6510     88.97%     88.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.33%     90.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              459      6.27%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      2.36%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               70      0.96%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7317                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9382016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  660544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7611392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10042560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11824683500                       # Total gap between requests
system.mem_ctrls.avgGap                      42520.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4945216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7611392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418211101.290321528912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375214958.093822121620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643686470.049507021904                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121181                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2513562000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240732250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290567919500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28860.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32092.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397800.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314302800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167029335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559204800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308789100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5174202930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183456960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7640009445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.106614                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    424309500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11005699000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267171660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141982335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487476360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312015060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5108354820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        238908000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7488931755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.330151                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    569237750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10860770750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11817488500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1630415                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1630415                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1630415                       # number of overall hits
system.cpu.icache.overall_hits::total         1630415                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87159                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87159                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87159                       # number of overall misses
system.cpu.icache.overall_misses::total         87159                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5365600000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5365600000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5365600000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5365600000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1717574                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1717574                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1717574                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1717574                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050745                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050745                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050745                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050745                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61561.055083                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61561.055083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61561.055083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61561.055083                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86568                       # number of writebacks
system.cpu.icache.writebacks::total             86568                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87159                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87159                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87159                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87159                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5278442000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5278442000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5278442000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5278442000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050745                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050745                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050745                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050745                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60561.066557                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60561.066557                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60561.066557                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60561.066557                       # average overall mshr miss latency
system.cpu.icache.replacements                  86568                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1630415                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1630415                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87159                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87159                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5365600000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5365600000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1717574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1717574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61561.055083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61561.055083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87159                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87159                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5278442000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5278442000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60561.066557                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60561.066557                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804582                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1653404                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86646                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.082289                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804582                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3522306                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3522306                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312987                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312987                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312987                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312987                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105632                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105632                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105632                       # number of overall misses
system.cpu.dcache.overall_misses::total        105632                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6769954000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6769954000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6769954000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6769954000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418619                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418619                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64089.991669                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64089.991669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64089.991669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64089.991669                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34657                       # number of writebacks
system.cpu.dcache.writebacks::total             34657                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36691                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36691                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68941                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68941                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68941                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68941                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4388386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4388386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4388386000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4388386000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048597                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048597                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048597                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048597                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63654.226077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63654.226077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63654.226077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63654.226077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68796                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49147                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49147                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297263000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297263000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67089.812196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67089.812196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9217                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9217                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39930                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39930                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2669186500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2669186500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66846.644127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66846.644127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472691000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472691000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61479.879614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61479.879614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29011                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29011                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719199500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719199500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59260.263348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59260.263348                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62468000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62468000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080143                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080143                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69718.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69718.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61572000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61572000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080143                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080143                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68718.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68718.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541834533500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.452625                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379648                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68796                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.054189                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.452625                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951644                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951644                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552350322500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 617540                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745860                       # Number of bytes of host memory used
host_op_rate                                   617534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.98                       # Real time elapsed on the host
host_tick_rate                              689212194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7399383                       # Number of instructions simulated
sim_ops                                       7399383                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008258                       # Number of seconds simulated
sim_ticks                                  8258257000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.902103                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  195688                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               545060                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1600                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             44387                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            501217                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37360                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          234727                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197367                       # Number of indirect misses.
system.cpu.branchPred.lookups                  627326                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50272                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19094                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2460524                       # Number of instructions committed
system.cpu.committedOps                       2460524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.666764                       # CPI: cycles per instruction
system.cpu.discardedOps                        113671                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165646                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       825035                       # DTB hits
system.cpu.dtb.data_misses                       3143                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108304                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       483451                       # DTB read hits
system.cpu.dtb.read_misses                       2682                       # DTB read misses
system.cpu.dtb.write_accesses                   57342                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341584                       # DTB write hits
system.cpu.dtb.write_misses                       461                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4632                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1951055                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            569890                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           371190                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12331943                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149998                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  352466                       # ITB accesses
system.cpu.itb.fetch_acv                          244                       # ITB acv
system.cpu.itb.fetch_hits                      349751                       # ITB hits
system.cpu.itb.fetch_misses                      2715                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.80%      4.80% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.04% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5083     80.03%     85.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.46%     87.53% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.26%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.19% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.54%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6351                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9932                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2306     41.24%     41.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3238     57.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5591                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2303     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2303     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4653                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5911226500     71.58%     71.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                67626500      0.82%     72.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9969500      0.12%     72.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2269106500     27.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8257929000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998699                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711242                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832230                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 419                      
system.cpu.kern.mode_good::user                   419                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 419                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.546997                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.707173                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6914152000     83.73%     83.73% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1343777000     16.27%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16403734                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43222      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1522227     61.87%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3563      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485412     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339130     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58804      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2460524                       # Class of committed instruction
system.cpu.quiesceCycles                       112780                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4071791                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        256939                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2663713986                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2663713986                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2663713986                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2663713986                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118292.654143                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118292.654143                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118292.654143                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118292.654143                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           304                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1536556540                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1536556540                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1536556540                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1536556540                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68236.812328                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68236.812328                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68236.812328                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68236.812328                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6317475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6317475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116990.277778                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116990.277778                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3617475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3617475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66990.277778                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66990.277778                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2657396511                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2657396511                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118295.784856                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118295.784856                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1532939065                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1532939065                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68239.808805                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68239.808805                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91660                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41846                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72111                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14441                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15431                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15431                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72122                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18392                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 366585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9230464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9230464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3401664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3404583                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14072743                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130362                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001703                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041232                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130140     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     222      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130362                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3112000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           725781325                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             295725                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          185140250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          383199250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4615360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2161216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6776576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4615360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4615360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2678144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2678144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         558878223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         261703650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             820581873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    558878223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558878223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      324298941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            324298941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      324298941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        558878223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        261703650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1144880814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000245436500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6934                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6934                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286921                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106490                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105885                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113865                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105885                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5120                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1082                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5484                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1523233250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  503825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3412577000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15116.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33866.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       120                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71891                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78775                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105885                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113865                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    384                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.373450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.052894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.238138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26080     41.47%     41.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18600     29.58%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7829     12.45%     83.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3536      5.62%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1916      3.05%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1083      1.72%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          620      0.99%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          469      0.75%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2751      4.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62884                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.530718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.775718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.204544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1462     21.08%     21.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            912     13.15%     34.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4160     59.99%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           224      3.23%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            82      1.18%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            45      0.65%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            23      0.33%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      0.12%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6934                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.264350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.843472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6048     87.22%     87.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              319      4.60%     91.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              365      5.26%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              128      1.85%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               43      0.62%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.06%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.10%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.09%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6934                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6448960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  327680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7217728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6776640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7287360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       780.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       874.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    820.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    882.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8258260000                       # Total gap between requests
system.mem_ctrls.avgGap                      37580.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4295936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2153024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7217728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 520198874.895755887032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260711673.177524030209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 874001378.256937265396                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       113865                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2258650500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1153926500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 206180092750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31319.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34171.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1810741.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            260488620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            138441600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           403567080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313414020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     652133040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3510965160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        216260640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5495270160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        665.427361                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    527735250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    275860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7459068500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            188753040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            100317030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           316351980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          275631660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     652133040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3470373750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250442880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5254003380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.212143                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    616727000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    275860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7370076750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               169000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117377986                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1165500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1635500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              110500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10455789000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       904719                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           904719                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       904719                       # number of overall hits
system.cpu.icache.overall_hits::total          904719                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72121                       # number of overall misses
system.cpu.icache.overall_misses::total         72121                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4666539500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4666539500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4666539500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4666539500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       976840                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       976840                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       976840                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       976840                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.073831                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073831                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.073831                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073831                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64704.309424                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64704.309424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64704.309424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64704.309424                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72111                       # number of writebacks
system.cpu.icache.writebacks::total             72111                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72121                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72121                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72121                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72121                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4594418500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4594418500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4594418500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4594418500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.073831                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073831                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.073831                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073831                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63704.309424                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63704.309424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63704.309424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63704.309424                       # average overall mshr miss latency
system.cpu.icache.replacements                  72111                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       904719                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          904719                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72121                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4666539500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4666539500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       976840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       976840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.073831                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073831                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64704.309424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64704.309424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72121                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72121                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4594418500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4594418500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.073831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63704.309424                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63704.309424                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985263                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1006190                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72632                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.853260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2025801                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2025801                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       748909                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           748909                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       748909                       # number of overall hits
system.cpu.dcache.overall_hits::total          748909                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51465                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51465                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51465                       # number of overall misses
system.cpu.dcache.overall_misses::total         51465                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3377744500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3377744500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3377744500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3377744500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800374                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800374                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800374                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800374                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064301                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064301                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65631.876032                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65631.876032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65631.876032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65631.876032                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19382                       # number of writebacks
system.cpu.dcache.writebacks::total             19382                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2183521500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2183521500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2183521500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2183521500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233770000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233770000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041494                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041494                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041494                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041494                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65746.936256                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65746.936256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65746.936256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65746.936256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120437.918599                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120437.918599                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33769                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       448705                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          448705                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1518490000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1518490000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       470262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       470262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70440.692119                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70440.692119                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3788                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3788                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17769                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17769                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1254084500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1254084500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233770000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233770000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70577.100568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70577.100568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203809.938971                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203809.938971                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29908                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29908                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1859254500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1859254500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62165.791761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62165.791761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    929437000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    929437000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046778                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046778                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60188.900402                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60188.900402                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8539                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8539                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43542500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43542500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062575                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062575                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76390.350877                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76390.350877                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          570                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          570                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42972500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42972500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062575                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062575                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75390.350877                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75390.350877                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8794                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8794                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8794                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8794                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10515789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              823483                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34793                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.668065                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          847                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1670323                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1670323                       # Number of data accesses

---------- End Simulation Statistics   ----------
