-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_axi_decision_function_44 is
port (
    ap_ready : OUT STD_LOGIC;
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of myproject_axi_decision_function_44 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_FBD5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001111101111010101";
    constant ap_const_lv32_FFFE5C84 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111100101110010000100";
    constant ap_const_lv32_FFFFD059 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111101000001011001";
    constant ap_const_lv32_1C957 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011100100101010111";
    constant ap_const_lv32_FFFFBE0E : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111011111000001110";
    constant ap_const_lv32_FFFF7032 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111110111000000110010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_FFFDF610 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111011111011000010000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_14011 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010100000000010001";
    constant ap_const_lv32_6B75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000110101101110101";
    constant ap_const_lv32_FFFFCE90 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111100111010010000";
    constant ap_const_lv32_11A01 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010001101000000001";
    constant ap_const_lv32_DC84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001101110010000100";
    constant ap_const_lv32_FFFFEAB9 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111110101010111001";
    constant ap_const_lv32_550A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000101010100001010";
    constant ap_const_lv32_10058 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000001011000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal comparison_fu_88_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_60_fu_94_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln195_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_56_fu_100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_70_fu_124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_57_fu_106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_72_fu_136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_58_fu_112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_73_fu_142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_59_fu_118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_fu_166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln195_21_fu_148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln208_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_fu_154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_fu_184_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln208_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_fu_194_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln208_44_fu_208_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln208_37_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_74_fu_160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_11_fu_216_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln208_38_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_45_fu_226_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln208_39_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_75_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_46_fu_240_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln208_40_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_47_fu_254_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_276_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln208_41_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_276_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component myproject_axi_mux_83_32_1_1_x4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mux_83_32_1_1_x4_U105 : component myproject_axi_mux_83_32_1_1_x4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_14011,
        din1 => ap_const_lv32_6B75,
        din2 => ap_const_lv32_FFFFCE90,
        din3 => ap_const_lv32_11A01,
        din4 => ap_const_lv32_DC84,
        din5 => ap_const_lv32_FFFFEAB9,
        din6 => ap_const_lv32_550A,
        din7 => ap_const_lv32_10058,
        din8 => tmp_fu_276_p9,
        dout => tmp_fu_276_p10);




    activation_70_fu_124_p2 <= (comparison_fu_88_p2 xor ap_const_lv1_1);
    activation_72_fu_136_p2 <= (xor_ln195_fu_130_p2 and comparison_fu_88_p2);
    activation_73_fu_142_p2 <= (comparison_56_fu_100_p2 and activation_70_fu_124_p2);
    activation_74_fu_160_p2 <= (comparison_58_fu_112_p2 and activation_73_fu_142_p2);
    activation_75_fu_172_p2 <= (xor_ln195_21_fu_148_p2 and and_ln193_fu_166_p2);
    activation_fu_154_p2 <= (comparison_57_fu_106_p2 and activation_72_fu_136_p2);
    and_ln193_fu_166_p2 <= (comparison_59_fu_118_p2 and activation_70_fu_124_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= 
        tmp_fu_276_p10 when (or_ln208_41_fu_262_p2(0) = '1') else 
        ap_const_lv32_0;
    comparison_56_fu_100_p2 <= "1" when (signed(p_read1) < signed(ap_const_lv32_FFFFD059)) else "0";
    comparison_57_fu_106_p2 <= "1" when (signed(p_read4) < signed(ap_const_lv32_1C957)) else "0";
    comparison_58_fu_112_p2 <= "1" when (signed(p_read4) < signed(ap_const_lv32_FFFFBE0E)) else "0";
    comparison_59_fu_118_p2 <= "1" when (signed(p_read3) < signed(ap_const_lv32_FFFF7032)) else "0";
    comparison_60_fu_94_p2 <= "1" when (signed(p_read2) < signed(ap_const_lv32_FFFE5C84)) else "0";
    comparison_fu_88_p2 <= "1" when (signed(p_read2) < signed(ap_const_lv32_FBD5)) else "0";
    icmp_ln208_fu_178_p2 <= "1" when (signed(p_read2) > signed(ap_const_lv32_FFFDF610)) else "0";
    or_ln208_37_fu_202_p2 <= (comparison_60_fu_94_p2 or activation_72_fu_136_p2);
    or_ln208_38_fu_220_p2 <= (or_ln208_37_fu_202_p2 or activation_74_fu_160_p2);
    or_ln208_39_fu_234_p2 <= (or_ln208_37_fu_202_p2 or activation_73_fu_142_p2);
    or_ln208_40_fu_248_p2 <= (or_ln208_39_fu_234_p2 or activation_75_fu_172_p2);
    or_ln208_41_fu_262_p2 <= (or_ln208_37_fu_202_p2 or activation_70_fu_124_p2);
    or_ln208_fu_188_p2 <= (comparison_60_fu_94_p2 or activation_fu_154_p2);
    select_ln208_44_fu_208_p3 <= 
        select_ln208_fu_194_p3 when (or_ln208_fu_188_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln208_45_fu_226_p3 <= 
        zext_ln208_11_fu_216_p1 when (or_ln208_37_fu_202_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln208_46_fu_240_p3 <= 
        select_ln208_45_fu_226_p3 when (or_ln208_38_fu_220_p2(0) = '1') else 
        ap_const_lv3_5;
    select_ln208_47_fu_254_p3 <= 
        select_ln208_46_fu_240_p3 when (or_ln208_39_fu_234_p2(0) = '1') else 
        ap_const_lv3_6;
    select_ln208_fu_194_p3 <= 
        zext_ln208_fu_184_p1 when (comparison_60_fu_94_p2(0) = '1') else 
        ap_const_lv2_2;
    tmp_fu_276_p9 <= 
        select_ln208_47_fu_254_p3 when (or_ln208_40_fu_248_p2(0) = '1') else 
        ap_const_lv3_7;
    xor_ln195_21_fu_148_p2 <= (comparison_56_fu_100_p2 xor ap_const_lv1_1);
    xor_ln195_fu_130_p2 <= (comparison_60_fu_94_p2 xor ap_const_lv1_1);
    zext_ln208_11_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln208_44_fu_208_p3),3));
    zext_ln208_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln208_fu_178_p2),2));
end behav;
