```markdown
# Router 1x3 Project

This repository contains the RTL design and UVM verification 
environment for a 1x3 Router project.
The router is designed to route packets from a single
input port to three output ports based on the header information.
```
---
## ğŸ§± Block-Level RTL Design

The RTL is structured into **6 modules**:

### 1ï¸âƒ£ FSM Controller

- Central controller driving states based on inputs.
- Generates synchronization, register, and FIFO control signals.

### 2ï¸âƒ£ Synchronizer

- Decodes header to determine destination FIFO.
- Generates **write enable** for FIFOs.
- Controls **valid_out** signals to destinations.
- Performs **soft reset** if FIFO data isnâ€™t read in 30 cycles.

### 3ï¸âƒ£ Register Block

- Holds header, parity, and intermediate states.
- Computes internal parity for error checking.

### 4ï¸âƒ£ FIFO Buffers (x3)

- One FIFO per destination.
- Stores payload data and outputs on valid read.

### 5ï¸âƒ£ Router Top

- Integrates FSM, Synchronizer, Register, and FIFOs.

ğŸ“Œ **Diagram:**

![Router Top Block](./docs/1.png)

---
![Router Top Block](./docs/2.png)

---
![Router Top Block](./docs/3.png)

------

## ğŸ“¦ Packet Structure

```
+-------------+-------------------+---------------+
| Header Byte | Payload (n Bytes) | Parity Byte   |
+-------------+-------------------+---------------+
|                   PYALOAD 0                      |
+-------------+-------------------+---------------+
|                       |                         |
+-------------+-------------------+---------------+
|                       |                         |
+-------------+-------------------+---------------+
|                       |                         |
+-------------+-------------------+---------------+
|                  PYALOAD 63                     |
+-------------+-------------------+---------------+
```

- **Header Byte**:
  - Bits [7:2] â†’ Payload length (max 64 bytes)
  - Bits [1:0] â†’ Destination address
- **Payload**: Actual data bytes [63:0].
- **Parity**: Single-byte  error detection.

## Project Overview

The Router 1x3 is a digital design that:
- Routes packets from one input port to three output ports
- Uses FIFOs for output buffering (16x9 bits each)
- Implements parity checking for error detection
- Features a FSM-based control system

---

## Architecture

### RTL Block Diagram
![Router RTL Architecture](./docs/arch.jpeg)

### UVM Testbench Architecture
![UVM Architecture](./docs/uvmarch.jpeg)

---

## Key Features

### Input Protocol
- Active low signals (except reset)
- Header byte contains routing address
- Packet validation and parity checking
- Busy signal handling for flow control

### Output Protocol
- Three independent output ports (data_out_0, data_out_1, data_out_2)
- Valid signal indication for each port
- 16x9 FIFO buffering per output
- 30-cycle timeout mechanism

### FIFO Features
- 16 bytes depth with 9-bit width
- Header byte detection (9th bit)
- Synchronous reset support
- Overflow and underflow protection
- Simultaneous read/write capability

---

## Directory Structure

```
â”œâ”€â”€ dest/                   # Destination Components
â”‚   â”œâ”€â”€ dest_agent.sv
â”‚   â”œâ”€â”€ dest_agent_top.sv
â”‚   â”œâ”€â”€ dest_config.sv
â”‚   â”œâ”€â”€ dest_drv.sv
â”‚   â”œâ”€â”€ dest_mon.sv
â”‚   â”œâ”€â”€ dest_seqs.sv
â”‚   â”œâ”€â”€ dest_sequencer.sv
â”‚   â””â”€â”€ dest_trans.sv
â”œâ”€â”€ env/                    # Environment Components
â”‚   â”œâ”€â”€ env_config.sv
â”‚   â”œâ”€â”€ env.sv
â”‚   â”œâ”€â”€ scoreboard.sv
â”‚   â”œâ”€â”€ virtual_seqs.sv
â”‚   â””â”€â”€ virtual_sequencer.sv
â”œâ”€â”€ rtl/                    # RTL Design Files
â”‚   â”œâ”€â”€ dest_if.sv
â”‚   â”œâ”€â”€ fifo.v
â”‚   â”œâ”€â”€ fsm.v
â”‚   â”œâ”€â”€ register.v
â”‚   â”œâ”€â”€ router_top.v
â”‚   â”œâ”€â”€ source_if.sv
â”‚   â””â”€â”€ synchronizer.v
â”œâ”€â”€ source/                 # Source Components
â”‚   â”œâ”€â”€ source_agent.sv
â”‚   â”œâ”€â”€ source_agent_top.sv
â”‚   â”œâ”€â”€ source_config.sv
â”‚   â”œâ”€â”€ source_drv.sv
â”‚   â”œâ”€â”€ source_mon.sv
â”‚   â”œâ”€â”€ source_seqs.sv
â”‚   â”œâ”€â”€ source_sequencer.sv
â”‚   â””â”€â”€ source_trans.sv
â”œâ”€â”€ test/                   # Test Cases
â”‚   â””â”€â”€ base_test.sv
â”œâ”€â”€ top/                    # Top level Files 
â”‚   â”œâ”€â”€ router_pkg.sv
â”‚   â””â”€â”€ top.sv
â””â”€â”€ report/                 # Report 
    â””â”€â”€ index.html
```

## RTL Components

1. **Router Top**: Main module integrating all submodules
2. **FSM**: Controls packet routing and state management
3. **FIFO**: Implements 16x9 output buffers
4. **Synchronizer**: Handles communication between FSM and FIFOs
5. **Register**: Implements internal registers for data handling

## UVM Testbench Components

1. **Source Agent**: Handles input port stimulus
2. **Destination Agent**: Monitors output ports
3. **Environment**: Contains scoreboard and virtual sequencer
4. **Sequences**: Various test scenarios
5. **Scoreboard**: Validates router functionality

## Simulation and Verification

### Running Tests
```bash
cd sim
make clean
make regress # for running all the test cases
```

### Coverage Reports
Coverage reports are available in the `report/` directory:
- Assertion Coverage

## FSM States

1. DECODE_ADDRESS: Initial packet processing
2. LOAD_FIRST_DATA: Header byte handling
3. LOAD_DATA: Payload processing
4. LOAD_PARITY: Parity byte handling
5. FIFO_FULL_STATE: Overflow protection
6. LOAD_AFTER_FULL: Post-full state handling
7. WAIT_TILL_EMPTY: FIFO empty wait
8. CHECK_PARITY_ERROR: Error detection

---




