|Quartus_synth
i_clk => i_clk.IN3
i_clk_button => i_clk_button.IN1
i_rst => s_reset.IN4
i_clk_sel[0] => Mux0.IN1
i_clk_sel[0] => o_clk_sel[0].DATAIN
i_clk_sel[1] => Mux0.IN0
i_clk_sel[1] => o_clk_sel[1].DATAIN
i_out_sel[0] => Mux1.IN3
i_out_sel[0] => Mux2.IN3
i_out_sel[0] => Mux3.IN3
i_out_sel[0] => Mux4.IN3
i_out_sel[0] => Mux5.IN3
i_out_sel[0] => Mux6.IN3
i_out_sel[0] => Mux7.IN3
i_out_sel[0] => Mux8.IN3
i_out_sel[0] => Mux9.IN3
i_out_sel[0] => Mux10.IN3
i_out_sel[0] => Mux11.IN3
i_out_sel[0] => Mux12.IN3
i_out_sel[0] => Mux13.IN3
i_out_sel[0] => Mux14.IN3
i_out_sel[0] => Mux15.IN3
i_out_sel[0] => Mux16.IN3
i_out_sel[0] => Mux17.IN3
i_out_sel[0] => Mux18.IN3
i_out_sel[0] => Mux19.IN3
i_out_sel[0] => Mux20.IN3
i_out_sel[0] => Mux21.IN3
i_out_sel[0] => Mux22.IN3
i_out_sel[0] => Mux23.IN3
i_out_sel[0] => Mux24.IN3
i_out_sel[0] => Mux25.IN3
i_out_sel[0] => Mux26.IN3
i_out_sel[0] => Mux27.IN3
i_out_sel[0] => Mux28.IN2
i_out_sel[0] => Mux29.IN2
i_out_sel[0] => Mux30.IN2
i_out_sel[0] => Mux31.IN2
i_out_sel[0] => Mux32.IN2
i_out_sel[1] => Mux1.IN2
i_out_sel[1] => Mux2.IN2
i_out_sel[1] => Mux3.IN2
i_out_sel[1] => Mux4.IN2
i_out_sel[1] => Mux5.IN2
i_out_sel[1] => Mux6.IN2
i_out_sel[1] => Mux7.IN2
i_out_sel[1] => Mux8.IN2
i_out_sel[1] => Mux9.IN2
i_out_sel[1] => Mux10.IN2
i_out_sel[1] => Mux11.IN2
i_out_sel[1] => Mux12.IN2
i_out_sel[1] => Mux13.IN2
i_out_sel[1] => Mux14.IN2
i_out_sel[1] => Mux15.IN2
i_out_sel[1] => Mux16.IN2
i_out_sel[1] => Mux17.IN2
i_out_sel[1] => Mux18.IN2
i_out_sel[1] => Mux19.IN2
i_out_sel[1] => Mux20.IN2
i_out_sel[1] => Mux21.IN2
i_out_sel[1] => Mux22.IN2
i_out_sel[1] => Mux23.IN2
i_out_sel[1] => Mux24.IN2
i_out_sel[1] => Mux25.IN2
i_out_sel[1] => Mux26.IN2
i_out_sel[1] => Mux27.IN2
i_out_sel[1] => Mux28.IN1
i_out_sel[1] => Mux29.IN1
i_out_sel[1] => Mux30.IN1
i_out_sel[1] => Mux31.IN1
i_out_sel[1] => Mux32.IN1
i_out_sel[2] => Mux1.IN1
i_out_sel[2] => Mux2.IN1
i_out_sel[2] => Mux3.IN1
i_out_sel[2] => Mux4.IN1
i_out_sel[2] => Mux5.IN1
i_out_sel[2] => Mux6.IN1
i_out_sel[2] => Mux7.IN1
i_out_sel[2] => Mux8.IN1
i_out_sel[2] => Mux9.IN1
i_out_sel[2] => Mux10.IN1
i_out_sel[2] => Mux11.IN1
i_out_sel[2] => Mux12.IN1
i_out_sel[2] => Mux13.IN1
i_out_sel[2] => Mux14.IN1
i_out_sel[2] => Mux15.IN1
i_out_sel[2] => Mux16.IN1
i_out_sel[2] => Mux17.IN1
i_out_sel[2] => Mux18.IN1
i_out_sel[2] => Mux19.IN1
i_out_sel[2] => Mux20.IN1
i_out_sel[2] => Mux21.IN1
i_out_sel[2] => Mux22.IN1
i_out_sel[2] => Mux23.IN1
i_out_sel[2] => Mux24.IN1
i_out_sel[2] => Mux25.IN1
i_out_sel[2] => Mux26.IN1
i_out_sel[2] => Mux27.IN1
i_out_sel[2] => Mux28.IN0
i_out_sel[2] => Mux29.IN0
i_out_sel[2] => Mux30.IN0
i_out_sel[2] => Mux31.IN0
i_out_sel[2] => Mux32.IN0
o_seg0[0] << seven_seg_decoder:hex0.o_seg
o_seg0[1] << seven_seg_decoder:hex0.o_seg
o_seg0[2] << seven_seg_decoder:hex0.o_seg
o_seg0[3] << seven_seg_decoder:hex0.o_seg
o_seg0[4] << seven_seg_decoder:hex0.o_seg
o_seg0[5] << seven_seg_decoder:hex0.o_seg
o_seg0[6] << seven_seg_decoder:hex0.o_seg
o_seg1[0] << seven_seg_decoder:hex1.o_seg
o_seg1[1] << seven_seg_decoder:hex1.o_seg
o_seg1[2] << seven_seg_decoder:hex1.o_seg
o_seg1[3] << seven_seg_decoder:hex1.o_seg
o_seg1[4] << seven_seg_decoder:hex1.o_seg
o_seg1[5] << seven_seg_decoder:hex1.o_seg
o_seg1[6] << seven_seg_decoder:hex1.o_seg
o_seg2[0] << seven_seg_decoder:hex2.o_seg
o_seg2[1] << seven_seg_decoder:hex2.o_seg
o_seg2[2] << seven_seg_decoder:hex2.o_seg
o_seg2[3] << seven_seg_decoder:hex2.o_seg
o_seg2[4] << seven_seg_decoder:hex2.o_seg
o_seg2[5] << seven_seg_decoder:hex2.o_seg
o_seg2[6] << seven_seg_decoder:hex2.o_seg
o_seg3[0] << seven_seg_decoder:hex3.o_seg
o_seg3[1] << seven_seg_decoder:hex3.o_seg
o_seg3[2] << seven_seg_decoder:hex3.o_seg
o_seg3[3] << seven_seg_decoder:hex3.o_seg
o_seg3[4] << seven_seg_decoder:hex3.o_seg
o_seg3[5] << seven_seg_decoder:hex3.o_seg
o_seg3[6] << seven_seg_decoder:hex3.o_seg
o_seg4[0] << seven_seg_decoder:hex4.o_seg
o_seg4[1] << seven_seg_decoder:hex4.o_seg
o_seg4[2] << seven_seg_decoder:hex4.o_seg
o_seg4[3] << seven_seg_decoder:hex4.o_seg
o_seg4[4] << seven_seg_decoder:hex4.o_seg
o_seg4[5] << seven_seg_decoder:hex4.o_seg
o_seg4[6] << seven_seg_decoder:hex4.o_seg
o_seg5[0] << seven_seg_decoder:hex5.o_seg
o_seg5[1] << seven_seg_decoder:hex5.o_seg
o_seg5[2] << seven_seg_decoder:hex5.o_seg
o_seg5[3] << seven_seg_decoder:hex5.o_seg
o_seg5[4] << seven_seg_decoder:hex5.o_seg
o_seg5[5] << seven_seg_decoder:hex5.o_seg
o_seg5[6] << seven_seg_decoder:hex5.o_seg
o_seg6[0] << seven_seg_decoder:hex6.o_seg
o_seg6[1] << seven_seg_decoder:hex6.o_seg
o_seg6[2] << seven_seg_decoder:hex6.o_seg
o_seg6[3] << seven_seg_decoder:hex6.o_seg
o_seg6[4] << seven_seg_decoder:hex6.o_seg
o_seg6[5] << seven_seg_decoder:hex6.o_seg
o_seg6[6] << seven_seg_decoder:hex6.o_seg
o_seg7[0] << seven_seg_decoder:hex7.o_seg
o_seg7[1] << seven_seg_decoder:hex7.o_seg
o_seg7[2] << seven_seg_decoder:hex7.o_seg
o_seg7[3] << seven_seg_decoder:hex7.o_seg
o_seg7[4] << seven_seg_decoder:hex7.o_seg
o_seg7[5] << seven_seg_decoder:hex7.o_seg
o_seg7[6] << seven_seg_decoder:hex7.o_seg
o_clk_sel[0] << i_clk_sel[0].DB_MAX_OUTPUT_PORT_TYPE
o_clk_sel[1] << i_clk_sel[1].DB_MAX_OUTPUT_PORT_TYPE
o_clk_mux << s_clk.DB_MAX_OUTPUT_PORT_TYPE
o_EX_RegWr << MIPS_Processor:g_MIPS_Processor.o_EX_RegWr
o_DMEM_mem_WE << MIPS_Processor:g_MIPS_Processor.o_DMEM_mem_WE
o_halt << o_halt~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_overflow << MIPS_Processor:g_MIPS_Processor.o_overflow


|Quartus_synth|Debouncer:g_debounce_clk_button
Smooth <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Clock => clock_divider_1024:inst.CLK_IN
Manual => inst2.DATAIN


|Quartus_synth|Debouncer:g_debounce_clk_button|clock_divider_1024:inst1
CLK_OUT <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_IN => inst7.CLK
CLK_IN => inst8.CLK
CLK_IN => inst9.CLK
CLK_IN => inst10.CLK


|Quartus_synth|Debouncer:g_debounce_clk_button|clock_divider_1024:inst
CLK_OUT <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_IN => inst7.CLK
CLK_IN => inst8.CLK
CLK_IN => inst9.CLK
CLK_IN => inst10.CLK


|Quartus_synth|clock_divider:g_clock_divider_slow
clk => ms_reg[0].CLK
clk => ms_reg[1].CLK
clk => ms_reg[2].CLK
clk => ms_reg[3].CLK
clk => ms_reg[4].CLK
clk => ms_reg[5].CLK
clk => ms_reg[6].CLK
clk => ms_reg[7].CLK
clk => ms_reg[8].CLK
clk => ms_reg[9].CLK
clk => ms_reg[10].CLK
clk => ms_reg[11].CLK
clk => ms_reg[12].CLK
clk => ms_reg[13].CLK
clk => ms_reg[14].CLK
clk => ms_reg[15].CLK
clk => ms_reg[16].CLK
clk => ms_reg[17].CLK
clk => ms_reg[18].CLK
clk => ms_reg[19].CLK
clk => ms_reg[20].CLK
clk => ms_reg[21].CLK
clk => ms_reg[22].CLK
clk => ms_reg[23].CLK
clk => ms_reg[24].CLK
clk => ms_reg[25].CLK
clk => ms_reg[26].CLK
clk => ms_reg[27].CLK
clk => ms_reg[28].CLK
clk => ms_reg[29].CLK
clk => ms_reg[30].CLK
clk => ms_reg[31].CLK
reset => ms_next.IN1
reset => ms_reg[0].ACLR
reset => ms_reg[1].ACLR
reset => ms_reg[2].ACLR
reset => ms_reg[3].ACLR
reset => ms_reg[4].ACLR
reset => ms_reg[5].ACLR
reset => ms_reg[6].ACLR
reset => ms_reg[7].ACLR
reset => ms_reg[8].ACLR
reset => ms_reg[9].ACLR
reset => ms_reg[10].ACLR
reset => ms_reg[11].ACLR
reset => ms_reg[12].ACLR
reset => ms_reg[13].ACLR
reset => ms_reg[14].ACLR
reset => ms_reg[15].ACLR
reset => ms_reg[16].ACLR
reset => ms_reg[17].ACLR
reset => ms_reg[18].ACLR
reset => ms_reg[19].ACLR
reset => ms_reg[20].ACLR
reset => ms_reg[21].ACLR
reset => ms_reg[22].ACLR
reset => ms_reg[23].ACLR
reset => ms_reg[24].ACLR
reset => ms_reg[25].ACLR
reset => ms_reg[26].ACLR
reset => ms_reg[27].ACLR
reset => ms_reg[28].ACLR
reset => ms_reg[29].ACLR
reset => ms_reg[30].ACLR
reset => ms_reg[31].ACLR
en => ms_next.IN1
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_reg[31].ENA
en => ms_reg[30].ENA
en => ms_reg[29].ENA
en => ms_reg[28].ENA
en => ms_reg[27].ENA
en => ms_reg[26].ENA
en => ms_reg[25].ENA
en => ms_reg[24].ENA
en => ms_reg[23].ENA
en => ms_reg[22].ENA
en => ms_reg[21].ENA
en => ms_reg[20].ENA
en => ms_reg[19].ENA
en => ms_reg[18].ENA
en => ms_reg[17].ENA
en => ms_reg[16].ENA
en => ms_reg[15].ENA
en => ms_reg[14].ENA
en => ms_reg[13].ENA
en => ms_reg[12].ENA
en => ms_reg[11].ENA
en => ms_reg[10].ENA
en => ms_reg[9].ENA
en => ms_reg[8].ENA
en => ms_reg[7].ENA
en => ms_reg[6].ENA
en => ms_reg[5].ENA
en => ms_reg[4].ENA
en => ms_reg[3].ENA
en => ms_reg[2].ENA
en => ms_reg[1].ENA
en => ms_reg[0].ENA
tick <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|clock_divider:g_clock_divider_fast
clk => ms_reg[0].CLK
clk => ms_reg[1].CLK
clk => ms_reg[2].CLK
clk => ms_reg[3].CLK
clk => ms_reg[4].CLK
clk => ms_reg[5].CLK
clk => ms_reg[6].CLK
clk => ms_reg[7].CLK
clk => ms_reg[8].CLK
clk => ms_reg[9].CLK
clk => ms_reg[10].CLK
clk => ms_reg[11].CLK
clk => ms_reg[12].CLK
clk => ms_reg[13].CLK
clk => ms_reg[14].CLK
clk => ms_reg[15].CLK
clk => ms_reg[16].CLK
clk => ms_reg[17].CLK
clk => ms_reg[18].CLK
clk => ms_reg[19].CLK
clk => ms_reg[20].CLK
clk => ms_reg[21].CLK
clk => ms_reg[22].CLK
clk => ms_reg[23].CLK
clk => ms_reg[24].CLK
clk => ms_reg[25].CLK
clk => ms_reg[26].CLK
clk => ms_reg[27].CLK
clk => ms_reg[28].CLK
clk => ms_reg[29].CLK
clk => ms_reg[30].CLK
clk => ms_reg[31].CLK
reset => ms_next.IN1
reset => ms_reg[0].ACLR
reset => ms_reg[1].ACLR
reset => ms_reg[2].ACLR
reset => ms_reg[3].ACLR
reset => ms_reg[4].ACLR
reset => ms_reg[5].ACLR
reset => ms_reg[6].ACLR
reset => ms_reg[7].ACLR
reset => ms_reg[8].ACLR
reset => ms_reg[9].ACLR
reset => ms_reg[10].ACLR
reset => ms_reg[11].ACLR
reset => ms_reg[12].ACLR
reset => ms_reg[13].ACLR
reset => ms_reg[14].ACLR
reset => ms_reg[15].ACLR
reset => ms_reg[16].ACLR
reset => ms_reg[17].ACLR
reset => ms_reg[18].ACLR
reset => ms_reg[19].ACLR
reset => ms_reg[20].ACLR
reset => ms_reg[21].ACLR
reset => ms_reg[22].ACLR
reset => ms_reg[23].ACLR
reset => ms_reg[24].ACLR
reset => ms_reg[25].ACLR
reset => ms_reg[26].ACLR
reset => ms_reg[27].ACLR
reset => ms_reg[28].ACLR
reset => ms_reg[29].ACLR
reset => ms_reg[30].ACLR
reset => ms_reg[31].ACLR
en => ms_next.IN1
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_next.OUTPUTSELECT
en => ms_reg[0].ENA
en => ms_reg[31].ENA
en => ms_reg[30].ENA
en => ms_reg[29].ENA
en => ms_reg[28].ENA
en => ms_reg[27].ENA
en => ms_reg[26].ENA
en => ms_reg[25].ENA
en => ms_reg[24].ENA
en => ms_reg[23].ENA
en => ms_reg[22].ENA
en => ms_reg[21].ENA
en => ms_reg[20].ENA
en => ms_reg[19].ENA
en => ms_reg[18].ENA
en => ms_reg[17].ENA
en => ms_reg[16].ENA
en => ms_reg[15].ENA
en => ms_reg[14].ENA
en => ms_reg[13].ENA
en => ms_reg[12].ENA
en => ms_reg[11].ENA
en => ms_reg[10].ENA
en => ms_reg[9].ENA
en => ms_reg[8].ENA
en => ms_reg[7].ENA
en => ms_reg[6].ENA
en => ms_reg[5].ENA
en => ms_reg[4].ENA
en => ms_reg[3].ENA
en => ms_reg[2].ENA
en => ms_reg[1].ENA
tick <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|counter:g_counter
i_clk => o_Q[0]~reg0.CLK
i_clk => o_Q[1]~reg0.CLK
i_clk => o_Q[2]~reg0.CLK
i_clk => o_Q[3]~reg0.CLK
i_clk => o_Q[4]~reg0.CLK
i_clk => o_Q[5]~reg0.CLK
i_clk => o_Q[6]~reg0.CLK
i_clk => o_Q[7]~reg0.CLK
i_clk => o_Q[8]~reg0.CLK
i_clk => o_Q[9]~reg0.CLK
i_clk => o_Q[10]~reg0.CLK
i_clk => o_Q[11]~reg0.CLK
i_clk => o_Q[12]~reg0.CLK
i_clk => o_Q[13]~reg0.CLK
i_clk => o_Q[14]~reg0.CLK
i_clk => o_Q[15]~reg0.CLK
i_clk => o_Q[16]~reg0.CLK
i_clk => o_Q[17]~reg0.CLK
i_clk => o_Q[18]~reg0.CLK
i_clk => o_Q[19]~reg0.CLK
i_clk => o_Q[20]~reg0.CLK
i_clk => o_Q[21]~reg0.CLK
i_clk => o_Q[22]~reg0.CLK
i_clk => o_Q[23]~reg0.CLK
i_clk => o_Q[24]~reg0.CLK
i_clk => o_Q[25]~reg0.CLK
i_clk => o_Q[26]~reg0.CLK
i_clk => o_Q[27]~reg0.CLK
i_clk => o_Q[28]~reg0.CLK
i_clk => o_Q[29]~reg0.CLK
i_clk => o_Q[30]~reg0.CLK
i_clk => o_Q[31]~reg0.CLK
i_rst => o_Q[0]~reg0.ACLR
i_rst => o_Q[1]~reg0.ACLR
i_rst => o_Q[2]~reg0.ACLR
i_rst => o_Q[3]~reg0.ACLR
i_rst => o_Q[4]~reg0.ACLR
i_rst => o_Q[5]~reg0.ACLR
i_rst => o_Q[6]~reg0.ACLR
i_rst => o_Q[7]~reg0.ACLR
i_rst => o_Q[8]~reg0.ACLR
i_rst => o_Q[9]~reg0.ACLR
i_rst => o_Q[10]~reg0.ACLR
i_rst => o_Q[11]~reg0.ACLR
i_rst => o_Q[12]~reg0.ACLR
i_rst => o_Q[13]~reg0.ACLR
i_rst => o_Q[14]~reg0.ACLR
i_rst => o_Q[15]~reg0.ACLR
i_rst => o_Q[16]~reg0.ACLR
i_rst => o_Q[17]~reg0.ACLR
i_rst => o_Q[18]~reg0.ACLR
i_rst => o_Q[19]~reg0.ACLR
i_rst => o_Q[20]~reg0.ACLR
i_rst => o_Q[21]~reg0.ACLR
i_rst => o_Q[22]~reg0.ACLR
i_rst => o_Q[23]~reg0.ACLR
i_rst => o_Q[24]~reg0.ACLR
i_rst => o_Q[25]~reg0.ACLR
i_rst => o_Q[26]~reg0.ACLR
i_rst => o_Q[27]~reg0.ACLR
i_rst => o_Q[28]~reg0.ACLR
i_rst => o_Q[29]~reg0.ACLR
i_rst => o_Q[30]~reg0.ACLR
i_rst => o_Q[31]~reg0.ACLR
i_en => o_Q[31]~reg0.ENA
i_en => o_Q[30]~reg0.ENA
i_en => o_Q[29]~reg0.ENA
i_en => o_Q[28]~reg0.ENA
i_en => o_Q[27]~reg0.ENA
i_en => o_Q[26]~reg0.ENA
i_en => o_Q[25]~reg0.ENA
i_en => o_Q[24]~reg0.ENA
i_en => o_Q[23]~reg0.ENA
i_en => o_Q[22]~reg0.ENA
i_en => o_Q[21]~reg0.ENA
i_en => o_Q[20]~reg0.ENA
i_en => o_Q[19]~reg0.ENA
i_en => o_Q[18]~reg0.ENA
i_en => o_Q[17]~reg0.ENA
i_en => o_Q[16]~reg0.ENA
i_en => o_Q[15]~reg0.ENA
i_en => o_Q[14]~reg0.ENA
i_en => o_Q[13]~reg0.ENA
i_en => o_Q[12]~reg0.ENA
i_en => o_Q[11]~reg0.ENA
i_en => o_Q[10]~reg0.ENA
i_en => o_Q[9]~reg0.ENA
i_en => o_Q[8]~reg0.ENA
i_en => o_Q[7]~reg0.ENA
i_en => o_Q[6]~reg0.ENA
i_en => o_Q[5]~reg0.ENA
i_en => o_Q[4]~reg0.ENA
i_en => o_Q[3]~reg0.ENA
i_en => o_Q[2]~reg0.ENA
i_en => o_Q[1]~reg0.ENA
i_en => o_Q[0]~reg0.ENA
o_Q[0] <= o_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor
iCLK => imem:g_imem.clk
iCLK => dmem:g_dmem.clk
iCLK => IF_ID_BufferReg:g_IF_ID_BufferReg.i_CLK
iCLK => ID_EX_BufferReg:g_ID_EX_BufferReg.i_CLK
iCLK => EX_DMEM_BufferReg:g_EX_DMEM_BufferReg.i_CLK
iCLK => DMEM_WB_BufferReg:g_DMEM_WB_BufferReg.i_CLK
iCLK => prefetch:g_prefetch.i_CLK
iCLK => reg_file:g_reg_File.i_CLK
iRST => IF_ID_BufferReg:g_IF_ID_BufferReg.i_RST
iRST => ID_EX_BufferReg:g_ID_EX_BufferReg.i_RST
iRST => EX_DMEM_BufferReg:g_EX_DMEM_BufferReg.i_RST
iRST => DMEM_WB_BufferReg:g_DMEM_WB_BufferReg.i_RST
iRST => prefetch:g_prefetch.i_PC_RST
iRST => reg_file:g_reg_File.i_RST
iInstLd => imem:g_imem.we
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstLd => s_IMemAddr[1].OUTPUTSELECT
iInstLd => s_IMemAddr[0].OUTPUTSELECT
iInstAddr[0] => s_IMemAddr[0].DATAA
iInstAddr[1] => s_IMemAddr[1].DATAA
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => ~NO_FANOUT~
iInstAddr[12] => ~NO_FANOUT~
iInstAddr[13] => ~NO_FANOUT~
iInstAddr[14] => ~NO_FANOUT~
iInstAddr[15] => ~NO_FANOUT~
iInstAddr[16] => ~NO_FANOUT~
iInstAddr[17] => ~NO_FANOUT~
iInstAddr[18] => ~NO_FANOUT~
iInstAddr[19] => ~NO_FANOUT~
iInstAddr[20] => ~NO_FANOUT~
iInstAddr[21] => ~NO_FANOUT~
iInstAddr[22] => ~NO_FANOUT~
iInstAddr[23] => ~NO_FANOUT~
iInstAddr[24] => ~NO_FANOUT~
iInstAddr[25] => ~NO_FANOUT~
iInstAddr[26] => ~NO_FANOUT~
iInstAddr[27] => ~NO_FANOUT~
iInstAddr[28] => ~NO_FANOUT~
iInstAddr[29] => ~NO_FANOUT~
iInstAddr[30] => ~NO_FANOUT~
iInstAddr[31] => ~NO_FANOUT~
iInstExt[0] => imem:g_imem.data[0]
iInstExt[1] => imem:g_imem.data[1]
iInstExt[2] => imem:g_imem.data[2]
iInstExt[3] => imem:g_imem.data[3]
iInstExt[4] => imem:g_imem.data[4]
iInstExt[5] => imem:g_imem.data[5]
iInstExt[6] => imem:g_imem.data[6]
iInstExt[7] => imem:g_imem.data[7]
iInstExt[8] => imem:g_imem.data[8]
iInstExt[9] => imem:g_imem.data[9]
iInstExt[10] => imem:g_imem.data[10]
iInstExt[11] => imem:g_imem.data[11]
iInstExt[12] => imem:g_imem.data[12]
iInstExt[13] => imem:g_imem.data[13]
iInstExt[14] => imem:g_imem.data[14]
iInstExt[15] => imem:g_imem.data[15]
iInstExt[16] => imem:g_imem.data[16]
iInstExt[17] => imem:g_imem.data[17]
iInstExt[18] => imem:g_imem.data[18]
iInstExt[19] => imem:g_imem.data[19]
iInstExt[20] => imem:g_imem.data[20]
iInstExt[21] => imem:g_imem.data[21]
iInstExt[22] => imem:g_imem.data[22]
iInstExt[23] => imem:g_imem.data[23]
iInstExt[24] => imem:g_imem.data[24]
iInstExt[25] => imem:g_imem.data[25]
iInstExt[26] => imem:g_imem.data[26]
iInstExt[27] => imem:g_imem.data[27]
iInstExt[28] => imem:g_imem.data[28]
iInstExt[29] => imem:g_imem.data[29]
iInstExt[30] => imem:g_imem.data[30]
iInstExt[31] => imem:g_imem.data[31]
o_IF_Imem[0] <= imem:g_imem.q[0]
o_IF_Imem[1] <= imem:g_imem.q[1]
o_IF_Imem[2] <= imem:g_imem.q[2]
o_IF_Imem[3] <= imem:g_imem.q[3]
o_IF_Imem[4] <= imem:g_imem.q[4]
o_IF_Imem[5] <= imem:g_imem.q[5]
o_IF_Imem[6] <= imem:g_imem.q[6]
o_IF_Imem[7] <= imem:g_imem.q[7]
o_IF_Imem[8] <= imem:g_imem.q[8]
o_IF_Imem[9] <= imem:g_imem.q[9]
o_IF_Imem[10] <= imem:g_imem.q[10]
o_IF_Imem[11] <= imem:g_imem.q[11]
o_IF_Imem[12] <= imem:g_imem.q[12]
o_IF_Imem[13] <= imem:g_imem.q[13]
o_IF_Imem[14] <= imem:g_imem.q[14]
o_IF_Imem[15] <= imem:g_imem.q[15]
o_IF_Imem[16] <= imem:g_imem.q[16]
o_IF_Imem[17] <= imem:g_imem.q[17]
o_IF_Imem[18] <= imem:g_imem.q[18]
o_IF_Imem[19] <= imem:g_imem.q[19]
o_IF_Imem[20] <= imem:g_imem.q[20]
o_IF_Imem[21] <= imem:g_imem.q[21]
o_IF_Imem[22] <= imem:g_imem.q[22]
o_IF_Imem[23] <= imem:g_imem.q[23]
o_IF_Imem[24] <= imem:g_imem.q[24]
o_IF_Imem[25] <= imem:g_imem.q[25]
o_IF_Imem[26] <= imem:g_imem.q[26]
o_IF_Imem[27] <= imem:g_imem.q[27]
o_IF_Imem[28] <= imem:g_imem.q[28]
o_IF_Imem[29] <= imem:g_imem.q[29]
o_IF_Imem[30] <= imem:g_imem.q[30]
o_IF_Imem[31] <= imem:g_imem.q[31]
o_EX_ALUOut[0] <= ALU:g_ALU.o_rd[0]
o_EX_ALUOut[1] <= ALU:g_ALU.o_rd[1]
o_EX_ALUOut[2] <= ALU:g_ALU.o_rd[2]
o_EX_ALUOut[3] <= ALU:g_ALU.o_rd[3]
o_EX_ALUOut[4] <= ALU:g_ALU.o_rd[4]
o_EX_ALUOut[5] <= ALU:g_ALU.o_rd[5]
o_EX_ALUOut[6] <= ALU:g_ALU.o_rd[6]
o_EX_ALUOut[7] <= ALU:g_ALU.o_rd[7]
o_EX_ALUOut[8] <= ALU:g_ALU.o_rd[8]
o_EX_ALUOut[9] <= ALU:g_ALU.o_rd[9]
o_EX_ALUOut[10] <= ALU:g_ALU.o_rd[10]
o_EX_ALUOut[11] <= ALU:g_ALU.o_rd[11]
o_EX_ALUOut[12] <= ALU:g_ALU.o_rd[12]
o_EX_ALUOut[13] <= ALU:g_ALU.o_rd[13]
o_EX_ALUOut[14] <= ALU:g_ALU.o_rd[14]
o_EX_ALUOut[15] <= ALU:g_ALU.o_rd[15]
o_EX_ALUOut[16] <= ALU:g_ALU.o_rd[16]
o_EX_ALUOut[17] <= ALU:g_ALU.o_rd[17]
o_EX_ALUOut[18] <= ALU:g_ALU.o_rd[18]
o_EX_ALUOut[19] <= ALU:g_ALU.o_rd[19]
o_EX_ALUOut[20] <= ALU:g_ALU.o_rd[20]
o_EX_ALUOut[21] <= ALU:g_ALU.o_rd[21]
o_EX_ALUOut[22] <= ALU:g_ALU.o_rd[22]
o_EX_ALUOut[23] <= ALU:g_ALU.o_rd[23]
o_EX_ALUOut[24] <= ALU:g_ALU.o_rd[24]
o_EX_ALUOut[25] <= ALU:g_ALU.o_rd[25]
o_EX_ALUOut[26] <= ALU:g_ALU.o_rd[26]
o_EX_ALUOut[27] <= ALU:g_ALU.o_rd[27]
o_EX_ALUOut[28] <= ALU:g_ALU.o_rd[28]
o_EX_ALUOut[29] <= ALU:g_ALU.o_rd[29]
o_EX_ALUOut[30] <= ALU:g_ALU.o_rd[30]
o_EX_ALUOut[31] <= ALU:g_ALU.o_rd[31]
o_EX_RegWrAddr[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_EX_RegWrAddr[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_EX_RegWrAddr[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_EX_RegWrAddr[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_EX_RegWrAddr[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[0] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[1] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[2] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[3] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[4] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[5] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[6] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[7] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[8] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[9] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[10] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[11] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[12] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[13] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[14] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[15] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[16] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[17] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[18] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[19] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[20] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[21] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[22] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[23] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[24] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[25] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[26] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[27] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[28] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[29] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[30] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
o_WB_RegWrData[31] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
o_DMEM_DMEM_DATA[0] <= dmem:g_dmem.q[0]
o_DMEM_DMEM_DATA[1] <= dmem:g_dmem.q[1]
o_DMEM_DMEM_DATA[2] <= dmem:g_dmem.q[2]
o_DMEM_DMEM_DATA[3] <= dmem:g_dmem.q[3]
o_DMEM_DMEM_DATA[4] <= dmem:g_dmem.q[4]
o_DMEM_DMEM_DATA[5] <= dmem:g_dmem.q[5]
o_DMEM_DMEM_DATA[6] <= dmem:g_dmem.q[6]
o_DMEM_DMEM_DATA[7] <= dmem:g_dmem.q[7]
o_DMEM_DMEM_DATA[8] <= dmem:g_dmem.q[8]
o_DMEM_DMEM_DATA[9] <= dmem:g_dmem.q[9]
o_DMEM_DMEM_DATA[10] <= dmem:g_dmem.q[10]
o_DMEM_DMEM_DATA[11] <= dmem:g_dmem.q[11]
o_DMEM_DMEM_DATA[12] <= dmem:g_dmem.q[12]
o_DMEM_DMEM_DATA[13] <= dmem:g_dmem.q[13]
o_DMEM_DMEM_DATA[14] <= dmem:g_dmem.q[14]
o_DMEM_DMEM_DATA[15] <= dmem:g_dmem.q[15]
o_DMEM_DMEM_DATA[16] <= dmem:g_dmem.q[16]
o_DMEM_DMEM_DATA[17] <= dmem:g_dmem.q[17]
o_DMEM_DMEM_DATA[18] <= dmem:g_dmem.q[18]
o_DMEM_DMEM_DATA[19] <= dmem:g_dmem.q[19]
o_DMEM_DMEM_DATA[20] <= dmem:g_dmem.q[20]
o_DMEM_DMEM_DATA[21] <= dmem:g_dmem.q[21]
o_DMEM_DMEM_DATA[22] <= dmem:g_dmem.q[22]
o_DMEM_DMEM_DATA[23] <= dmem:g_dmem.q[23]
o_DMEM_DMEM_DATA[24] <= dmem:g_dmem.q[24]
o_DMEM_DMEM_DATA[25] <= dmem:g_dmem.q[25]
o_DMEM_DMEM_DATA[26] <= dmem:g_dmem.q[26]
o_DMEM_DMEM_DATA[27] <= dmem:g_dmem.q[27]
o_DMEM_DMEM_DATA[28] <= dmem:g_dmem.q[28]
o_DMEM_DMEM_DATA[29] <= dmem:g_dmem.q[29]
o_DMEM_DMEM_DATA[30] <= dmem:g_dmem.q[30]
o_DMEM_DMEM_DATA[31] <= dmem:g_dmem.q[31]
o_EX_RegWr <= s_EX_RegWr[0].DB_MAX_OUTPUT_PORT_TYPE
o_DMEM_mem_WE <= EX_DMEM_BufferReg:g_EX_DMEM_BufferReg.o_DMEM_mem_WE[0]
o_halt <= DMEM_WB_BufferReg:g_DMEM_WB_BufferReg.o_WB_Halt[0]
o_overflow <= ALU:g_ALU.o_overflow


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|imem:g_imem
clk => ram~43.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram~42.CLK
clk => ram.CLK0
addr[0] => ram~10.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~9.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~8.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~7.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~6.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~5.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~4.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~3.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~2.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~1.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
addr[10] => ram~0.DATAIN
addr[10] => ram.WADDR10
addr[10] => ram.RADDR10
data[0] => ram~42.DATAIN
data[0] => ram.DATAIN
data[1] => ram~41.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~40.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~39.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~38.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~37.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~36.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~35.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~34.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~33.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~32.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~31.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~30.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~29.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~28.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~27.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~26.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~25.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~24.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~23.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~22.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~21.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~20.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~19.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~18.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~17.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~16.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~15.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~14.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~13.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~12.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~11.DATAIN
data[31] => ram.DATAIN31
we => ram~43.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|dmem:g_dmem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg
i_CLK => reg_N_buff:reg_PC_4.i_CLK
i_CLK => reg_N_buff:REG_Instr.i_CLK
i_RST => reg_N_buff:reg_PC_4.i_RST
i_RST => reg_N_buff:REG_Instr.i_RST
i_stall => reg_N_buff:reg_PC_4.i_stall
i_stall => reg_N_buff:REG_Instr.i_stall
i_flush => reg_N_buff:reg_PC_4.i_flush
i_flush => reg_N_buff:REG_Instr.i_flush
i_IF_PC_4[0] => reg_N_buff:reg_PC_4.i_D[0]
i_IF_PC_4[1] => reg_N_buff:reg_PC_4.i_D[1]
i_IF_PC_4[2] => reg_N_buff:reg_PC_4.i_D[2]
i_IF_PC_4[3] => reg_N_buff:reg_PC_4.i_D[3]
i_IF_PC_4[4] => reg_N_buff:reg_PC_4.i_D[4]
i_IF_PC_4[5] => reg_N_buff:reg_PC_4.i_D[5]
i_IF_PC_4[6] => reg_N_buff:reg_PC_4.i_D[6]
i_IF_PC_4[7] => reg_N_buff:reg_PC_4.i_D[7]
i_IF_PC_4[8] => reg_N_buff:reg_PC_4.i_D[8]
i_IF_PC_4[9] => reg_N_buff:reg_PC_4.i_D[9]
i_IF_PC_4[10] => reg_N_buff:reg_PC_4.i_D[10]
i_IF_PC_4[11] => reg_N_buff:reg_PC_4.i_D[11]
i_IF_PC_4[12] => reg_N_buff:reg_PC_4.i_D[12]
i_IF_PC_4[13] => reg_N_buff:reg_PC_4.i_D[13]
i_IF_PC_4[14] => reg_N_buff:reg_PC_4.i_D[14]
i_IF_PC_4[15] => reg_N_buff:reg_PC_4.i_D[15]
i_IF_PC_4[16] => reg_N_buff:reg_PC_4.i_D[16]
i_IF_PC_4[17] => reg_N_buff:reg_PC_4.i_D[17]
i_IF_PC_4[18] => reg_N_buff:reg_PC_4.i_D[18]
i_IF_PC_4[19] => reg_N_buff:reg_PC_4.i_D[19]
i_IF_PC_4[20] => reg_N_buff:reg_PC_4.i_D[20]
i_IF_PC_4[21] => reg_N_buff:reg_PC_4.i_D[21]
i_IF_PC_4[22] => reg_N_buff:reg_PC_4.i_D[22]
i_IF_PC_4[23] => reg_N_buff:reg_PC_4.i_D[23]
i_IF_PC_4[24] => reg_N_buff:reg_PC_4.i_D[24]
i_IF_PC_4[25] => reg_N_buff:reg_PC_4.i_D[25]
i_IF_PC_4[26] => reg_N_buff:reg_PC_4.i_D[26]
i_IF_PC_4[27] => reg_N_buff:reg_PC_4.i_D[27]
i_IF_PC_4[28] => reg_N_buff:reg_PC_4.i_D[28]
i_IF_PC_4[29] => reg_N_buff:reg_PC_4.i_D[29]
i_IF_PC_4[30] => reg_N_buff:reg_PC_4.i_D[30]
i_IF_PC_4[31] => reg_N_buff:reg_PC_4.i_D[31]
i_IF_Instr[0] => reg_N_buff:REG_Instr.i_D[0]
i_IF_Instr[1] => reg_N_buff:REG_Instr.i_D[1]
i_IF_Instr[2] => reg_N_buff:REG_Instr.i_D[2]
i_IF_Instr[3] => reg_N_buff:REG_Instr.i_D[3]
i_IF_Instr[4] => reg_N_buff:REG_Instr.i_D[4]
i_IF_Instr[5] => reg_N_buff:REG_Instr.i_D[5]
i_IF_Instr[6] => reg_N_buff:REG_Instr.i_D[6]
i_IF_Instr[7] => reg_N_buff:REG_Instr.i_D[7]
i_IF_Instr[8] => reg_N_buff:REG_Instr.i_D[8]
i_IF_Instr[9] => reg_N_buff:REG_Instr.i_D[9]
i_IF_Instr[10] => reg_N_buff:REG_Instr.i_D[10]
i_IF_Instr[11] => reg_N_buff:REG_Instr.i_D[11]
i_IF_Instr[12] => reg_N_buff:REG_Instr.i_D[12]
i_IF_Instr[13] => reg_N_buff:REG_Instr.i_D[13]
i_IF_Instr[14] => reg_N_buff:REG_Instr.i_D[14]
i_IF_Instr[15] => reg_N_buff:REG_Instr.i_D[15]
i_IF_Instr[16] => reg_N_buff:REG_Instr.i_D[16]
i_IF_Instr[17] => reg_N_buff:REG_Instr.i_D[17]
i_IF_Instr[18] => reg_N_buff:REG_Instr.i_D[18]
i_IF_Instr[19] => reg_N_buff:REG_Instr.i_D[19]
i_IF_Instr[20] => reg_N_buff:REG_Instr.i_D[20]
i_IF_Instr[21] => reg_N_buff:REG_Instr.i_D[21]
i_IF_Instr[22] => reg_N_buff:REG_Instr.i_D[22]
i_IF_Instr[23] => reg_N_buff:REG_Instr.i_D[23]
i_IF_Instr[24] => reg_N_buff:REG_Instr.i_D[24]
i_IF_Instr[25] => reg_N_buff:REG_Instr.i_D[25]
i_IF_Instr[26] => reg_N_buff:REG_Instr.i_D[26]
i_IF_Instr[27] => reg_N_buff:REG_Instr.i_D[27]
i_IF_Instr[28] => reg_N_buff:REG_Instr.i_D[28]
i_IF_Instr[29] => reg_N_buff:REG_Instr.i_D[29]
i_IF_Instr[30] => reg_N_buff:REG_Instr.i_D[30]
i_IF_Instr[31] => reg_N_buff:REG_Instr.i_D[31]
o_ID_PC_4[0] <= reg_N_buff:reg_PC_4.o_Q[0]
o_ID_PC_4[1] <= reg_N_buff:reg_PC_4.o_Q[1]
o_ID_PC_4[2] <= reg_N_buff:reg_PC_4.o_Q[2]
o_ID_PC_4[3] <= reg_N_buff:reg_PC_4.o_Q[3]
o_ID_PC_4[4] <= reg_N_buff:reg_PC_4.o_Q[4]
o_ID_PC_4[5] <= reg_N_buff:reg_PC_4.o_Q[5]
o_ID_PC_4[6] <= reg_N_buff:reg_PC_4.o_Q[6]
o_ID_PC_4[7] <= reg_N_buff:reg_PC_4.o_Q[7]
o_ID_PC_4[8] <= reg_N_buff:reg_PC_4.o_Q[8]
o_ID_PC_4[9] <= reg_N_buff:reg_PC_4.o_Q[9]
o_ID_PC_4[10] <= reg_N_buff:reg_PC_4.o_Q[10]
o_ID_PC_4[11] <= reg_N_buff:reg_PC_4.o_Q[11]
o_ID_PC_4[12] <= reg_N_buff:reg_PC_4.o_Q[12]
o_ID_PC_4[13] <= reg_N_buff:reg_PC_4.o_Q[13]
o_ID_PC_4[14] <= reg_N_buff:reg_PC_4.o_Q[14]
o_ID_PC_4[15] <= reg_N_buff:reg_PC_4.o_Q[15]
o_ID_PC_4[16] <= reg_N_buff:reg_PC_4.o_Q[16]
o_ID_PC_4[17] <= reg_N_buff:reg_PC_4.o_Q[17]
o_ID_PC_4[18] <= reg_N_buff:reg_PC_4.o_Q[18]
o_ID_PC_4[19] <= reg_N_buff:reg_PC_4.o_Q[19]
o_ID_PC_4[20] <= reg_N_buff:reg_PC_4.o_Q[20]
o_ID_PC_4[21] <= reg_N_buff:reg_PC_4.o_Q[21]
o_ID_PC_4[22] <= reg_N_buff:reg_PC_4.o_Q[22]
o_ID_PC_4[23] <= reg_N_buff:reg_PC_4.o_Q[23]
o_ID_PC_4[24] <= reg_N_buff:reg_PC_4.o_Q[24]
o_ID_PC_4[25] <= reg_N_buff:reg_PC_4.o_Q[25]
o_ID_PC_4[26] <= reg_N_buff:reg_PC_4.o_Q[26]
o_ID_PC_4[27] <= reg_N_buff:reg_PC_4.o_Q[27]
o_ID_PC_4[28] <= reg_N_buff:reg_PC_4.o_Q[28]
o_ID_PC_4[29] <= reg_N_buff:reg_PC_4.o_Q[29]
o_ID_PC_4[30] <= reg_N_buff:reg_PC_4.o_Q[30]
o_ID_PC_4[31] <= reg_N_buff:reg_PC_4.o_Q[31]
o_ID_Instr[0] <= reg_N_buff:REG_Instr.o_Q[0]
o_ID_Instr[1] <= reg_N_buff:REG_Instr.o_Q[1]
o_ID_Instr[2] <= reg_N_buff:REG_Instr.o_Q[2]
o_ID_Instr[3] <= reg_N_buff:REG_Instr.o_Q[3]
o_ID_Instr[4] <= reg_N_buff:REG_Instr.o_Q[4]
o_ID_Instr[5] <= reg_N_buff:REG_Instr.o_Q[5]
o_ID_Instr[6] <= reg_N_buff:REG_Instr.o_Q[6]
o_ID_Instr[7] <= reg_N_buff:REG_Instr.o_Q[7]
o_ID_Instr[8] <= reg_N_buff:REG_Instr.o_Q[8]
o_ID_Instr[9] <= reg_N_buff:REG_Instr.o_Q[9]
o_ID_Instr[10] <= reg_N_buff:REG_Instr.o_Q[10]
o_ID_Instr[11] <= reg_N_buff:REG_Instr.o_Q[11]
o_ID_Instr[12] <= reg_N_buff:REG_Instr.o_Q[12]
o_ID_Instr[13] <= reg_N_buff:REG_Instr.o_Q[13]
o_ID_Instr[14] <= reg_N_buff:REG_Instr.o_Q[14]
o_ID_Instr[15] <= reg_N_buff:REG_Instr.o_Q[15]
o_ID_Instr[16] <= reg_N_buff:REG_Instr.o_Q[16]
o_ID_Instr[17] <= reg_N_buff:REG_Instr.o_Q[17]
o_ID_Instr[18] <= reg_N_buff:REG_Instr.o_Q[18]
o_ID_Instr[19] <= reg_N_buff:REG_Instr.o_Q[19]
o_ID_Instr[20] <= reg_N_buff:REG_Instr.o_Q[20]
o_ID_Instr[21] <= reg_N_buff:REG_Instr.o_Q[21]
o_ID_Instr[22] <= reg_N_buff:REG_Instr.o_Q[22]
o_ID_Instr[23] <= reg_N_buff:REG_Instr.o_Q[23]
o_ID_Instr[24] <= reg_N_buff:REG_Instr.o_Q[24]
o_ID_Instr[25] <= reg_N_buff:REG_Instr.o_Q[25]
o_ID_Instr[26] <= reg_N_buff:REG_Instr.o_Q[26]
o_ID_Instr[27] <= reg_N_buff:REG_Instr.o_Q[27]
o_ID_Instr[28] <= reg_N_buff:REG_Instr.o_Q[28]
o_ID_Instr[29] <= reg_N_buff:REG_Instr.o_Q[29]
o_ID_Instr[30] <= reg_N_buff:REG_Instr.o_Q[30]
o_ID_Instr[31] <= reg_N_buff:REG_Instr.o_Q[31]


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_D[6] => s_D_MUX[6].DATAB
i_D[7] => s_D_MUX[7].DATAB
i_D[8] => s_D_MUX[8].DATAB
i_D[9] => s_D_MUX[9].DATAB
i_D[10] => s_D_MUX[10].DATAB
i_D[11] => s_D_MUX[11].DATAB
i_D[12] => s_D_MUX[12].DATAB
i_D[13] => s_D_MUX[13].DATAB
i_D[14] => s_D_MUX[14].DATAB
i_D[15] => s_D_MUX[15].DATAB
i_D[16] => s_D_MUX[16].DATAB
i_D[17] => s_D_MUX[17].DATAB
i_D[18] => s_D_MUX[18].DATAB
i_D[19] => s_D_MUX[19].DATAB
i_D[20] => s_D_MUX[20].DATAB
i_D[21] => s_D_MUX[21].DATAB
i_D[22] => s_D_MUX[22].DATAB
i_D[23] => s_D_MUX[23].DATAB
i_D[24] => s_D_MUX[24].DATAB
i_D[25] => s_D_MUX[25].DATAB
i_D[26] => s_D_MUX[26].DATAB
i_D[27] => s_D_MUX[27].DATAB
i_D[28] => s_D_MUX[28].DATAB
i_D[29] => s_D_MUX[29].DATAB
i_D[30] => s_D_MUX[30].DATAB
i_D[31] => s_D_MUX[31].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:6:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:7:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:8:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:9:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:10:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:11:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:12:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:13:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:14:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:15:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:16:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:17:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:18:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:19:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:20:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:21:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:22:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:23:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:24:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:25:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:26:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:27:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:28:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:29:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:30:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:31:DFFI.i_WE
i_flush => s_D_MUX[31].OUTPUTSELECT
i_flush => s_D_MUX[30].OUTPUTSELECT
i_flush => s_D_MUX[29].OUTPUTSELECT
i_flush => s_D_MUX[28].OUTPUTSELECT
i_flush => s_D_MUX[27].OUTPUTSELECT
i_flush => s_D_MUX[26].OUTPUTSELECT
i_flush => s_D_MUX[25].OUTPUTSELECT
i_flush => s_D_MUX[24].OUTPUTSELECT
i_flush => s_D_MUX[23].OUTPUTSELECT
i_flush => s_D_MUX[22].OUTPUTSELECT
i_flush => s_D_MUX[21].OUTPUTSELECT
i_flush => s_D_MUX[20].OUTPUTSELECT
i_flush => s_D_MUX[19].OUTPUTSELECT
i_flush => s_D_MUX[18].OUTPUTSELECT
i_flush => s_D_MUX[17].OUTPUTSELECT
i_flush => s_D_MUX[16].OUTPUTSELECT
i_flush => s_D_MUX[15].OUTPUTSELECT
i_flush => s_D_MUX[14].OUTPUTSELECT
i_flush => s_D_MUX[13].OUTPUTSELECT
i_flush => s_D_MUX[12].OUTPUTSELECT
i_flush => s_D_MUX[11].OUTPUTSELECT
i_flush => s_D_MUX[10].OUTPUTSELECT
i_flush => s_D_MUX[9].OUTPUTSELECT
i_flush => s_D_MUX[8].OUTPUTSELECT
i_flush => s_D_MUX[7].OUTPUTSELECT
i_flush => s_D_MUX[6].OUTPUTSELECT
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q
o_Q[6] <= dffg:G_NBit_Reg:6:DFFI.o_Q
o_Q[7] <= dffg:G_NBit_Reg:7:DFFI.o_Q
o_Q[8] <= dffg:G_NBit_Reg:8:DFFI.o_Q
o_Q[9] <= dffg:G_NBit_Reg:9:DFFI.o_Q
o_Q[10] <= dffg:G_NBit_Reg:10:DFFI.o_Q
o_Q[11] <= dffg:G_NBit_Reg:11:DFFI.o_Q
o_Q[12] <= dffg:G_NBit_Reg:12:DFFI.o_Q
o_Q[13] <= dffg:G_NBit_Reg:13:DFFI.o_Q
o_Q[14] <= dffg:G_NBit_Reg:14:DFFI.o_Q
o_Q[15] <= dffg:G_NBit_Reg:15:DFFI.o_Q
o_Q[16] <= dffg:G_NBit_Reg:16:DFFI.o_Q
o_Q[17] <= dffg:G_NBit_Reg:17:DFFI.o_Q
o_Q[18] <= dffg:G_NBit_Reg:18:DFFI.o_Q
o_Q[19] <= dffg:G_NBit_Reg:19:DFFI.o_Q
o_Q[20] <= dffg:G_NBit_Reg:20:DFFI.o_Q
o_Q[21] <= dffg:G_NBit_Reg:21:DFFI.o_Q
o_Q[22] <= dffg:G_NBit_Reg:22:DFFI.o_Q
o_Q[23] <= dffg:G_NBit_Reg:23:DFFI.o_Q
o_Q[24] <= dffg:G_NBit_Reg:24:DFFI.o_Q
o_Q[25] <= dffg:G_NBit_Reg:25:DFFI.o_Q
o_Q[26] <= dffg:G_NBit_Reg:26:DFFI.o_Q
o_Q[27] <= dffg:G_NBit_Reg:27:DFFI.o_Q
o_Q[28] <= dffg:G_NBit_Reg:28:DFFI.o_Q
o_Q[29] <= dffg:G_NBit_Reg:29:DFFI.o_Q
o_Q[30] <= dffg:G_NBit_Reg:30:DFFI.o_Q
o_Q[31] <= dffg:G_NBit_Reg:31:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_D[6] => s_D_MUX[6].DATAB
i_D[7] => s_D_MUX[7].DATAB
i_D[8] => s_D_MUX[8].DATAB
i_D[9] => s_D_MUX[9].DATAB
i_D[10] => s_D_MUX[10].DATAB
i_D[11] => s_D_MUX[11].DATAB
i_D[12] => s_D_MUX[12].DATAB
i_D[13] => s_D_MUX[13].DATAB
i_D[14] => s_D_MUX[14].DATAB
i_D[15] => s_D_MUX[15].DATAB
i_D[16] => s_D_MUX[16].DATAB
i_D[17] => s_D_MUX[17].DATAB
i_D[18] => s_D_MUX[18].DATAB
i_D[19] => s_D_MUX[19].DATAB
i_D[20] => s_D_MUX[20].DATAB
i_D[21] => s_D_MUX[21].DATAB
i_D[22] => s_D_MUX[22].DATAB
i_D[23] => s_D_MUX[23].DATAB
i_D[24] => s_D_MUX[24].DATAB
i_D[25] => s_D_MUX[25].DATAB
i_D[26] => s_D_MUX[26].DATAB
i_D[27] => s_D_MUX[27].DATAB
i_D[28] => s_D_MUX[28].DATAB
i_D[29] => s_D_MUX[29].DATAB
i_D[30] => s_D_MUX[30].DATAB
i_D[31] => s_D_MUX[31].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:6:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:7:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:8:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:9:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:10:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:11:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:12:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:13:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:14:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:15:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:16:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:17:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:18:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:19:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:20:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:21:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:22:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:23:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:24:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:25:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:26:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:27:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:28:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:29:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:30:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:31:DFFI.i_WE
i_flush => s_D_MUX[31].OUTPUTSELECT
i_flush => s_D_MUX[30].OUTPUTSELECT
i_flush => s_D_MUX[29].OUTPUTSELECT
i_flush => s_D_MUX[28].OUTPUTSELECT
i_flush => s_D_MUX[27].OUTPUTSELECT
i_flush => s_D_MUX[26].OUTPUTSELECT
i_flush => s_D_MUX[25].OUTPUTSELECT
i_flush => s_D_MUX[24].OUTPUTSELECT
i_flush => s_D_MUX[23].OUTPUTSELECT
i_flush => s_D_MUX[22].OUTPUTSELECT
i_flush => s_D_MUX[21].OUTPUTSELECT
i_flush => s_D_MUX[20].OUTPUTSELECT
i_flush => s_D_MUX[19].OUTPUTSELECT
i_flush => s_D_MUX[18].OUTPUTSELECT
i_flush => s_D_MUX[17].OUTPUTSELECT
i_flush => s_D_MUX[16].OUTPUTSELECT
i_flush => s_D_MUX[15].OUTPUTSELECT
i_flush => s_D_MUX[14].OUTPUTSELECT
i_flush => s_D_MUX[13].OUTPUTSELECT
i_flush => s_D_MUX[12].OUTPUTSELECT
i_flush => s_D_MUX[11].OUTPUTSELECT
i_flush => s_D_MUX[10].OUTPUTSELECT
i_flush => s_D_MUX[9].OUTPUTSELECT
i_flush => s_D_MUX[8].OUTPUTSELECT
i_flush => s_D_MUX[7].OUTPUTSELECT
i_flush => s_D_MUX[6].OUTPUTSELECT
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q
o_Q[6] <= dffg:G_NBit_Reg:6:DFFI.o_Q
o_Q[7] <= dffg:G_NBit_Reg:7:DFFI.o_Q
o_Q[8] <= dffg:G_NBit_Reg:8:DFFI.o_Q
o_Q[9] <= dffg:G_NBit_Reg:9:DFFI.o_Q
o_Q[10] <= dffg:G_NBit_Reg:10:DFFI.o_Q
o_Q[11] <= dffg:G_NBit_Reg:11:DFFI.o_Q
o_Q[12] <= dffg:G_NBit_Reg:12:DFFI.o_Q
o_Q[13] <= dffg:G_NBit_Reg:13:DFFI.o_Q
o_Q[14] <= dffg:G_NBit_Reg:14:DFFI.o_Q
o_Q[15] <= dffg:G_NBit_Reg:15:DFFI.o_Q
o_Q[16] <= dffg:G_NBit_Reg:16:DFFI.o_Q
o_Q[17] <= dffg:G_NBit_Reg:17:DFFI.o_Q
o_Q[18] <= dffg:G_NBit_Reg:18:DFFI.o_Q
o_Q[19] <= dffg:G_NBit_Reg:19:DFFI.o_Q
o_Q[20] <= dffg:G_NBit_Reg:20:DFFI.o_Q
o_Q[21] <= dffg:G_NBit_Reg:21:DFFI.o_Q
o_Q[22] <= dffg:G_NBit_Reg:22:DFFI.o_Q
o_Q[23] <= dffg:G_NBit_Reg:23:DFFI.o_Q
o_Q[24] <= dffg:G_NBit_Reg:24:DFFI.o_Q
o_Q[25] <= dffg:G_NBit_Reg:25:DFFI.o_Q
o_Q[26] <= dffg:G_NBit_Reg:26:DFFI.o_Q
o_Q[27] <= dffg:G_NBit_Reg:27:DFFI.o_Q
o_Q[28] <= dffg:G_NBit_Reg:28:DFFI.o_Q
o_Q[29] <= dffg:G_NBit_Reg:29:DFFI.o_Q
o_Q[30] <= dffg:G_NBit_Reg:30:DFFI.o_Q
o_Q[31] <= dffg:G_NBit_Reg:31:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg
i_CLK => reg_N_buff:REG_OPCODE.i_CLK
i_CLK => reg_N_buff:REG_FUNCT.i_CLK
i_CLK => reg_N_buff:REG_reg_WE_SEL.i_CLK
i_CLK => reg_N_buff:REG_halt.i_CLK
i_CLK => reg_N_buff:REG_ALUSrc.i_CLK
i_CLK => reg_N_buff:REG_overflow_chk.i_CLK
i_CLK => reg_N_buff:REG_reg_DST_ADDR_SEL.i_CLK
i_CLK => reg_N_buff:REG_reg_DST_DATA_SEL.i_CLK
i_CLK => reg_N_buff:REG_reg_WE.i_CLK
i_CLK => reg_N_buff:REG_mem_WE.i_CLK
i_CLK => reg_N_buff:REG_nAdd_Sub.i_CLK
i_CLK => reg_N_buff:REG_shift_SEL.i_CLK
i_CLK => reg_N_buff:REG_logic_SEL.i_CLK
i_CLK => reg_N_buff:REG_out_SEL.i_CLK
i_CLK => reg_N_buff:REG_branch.i_CLK
i_CLK => reg_N_buff:REG_PC_4.i_CLK
i_CLK => reg_N_buff:REG_rt_ADDR.i_CLK
i_CLK => reg_N_buff:REG_rs_ADDR.i_CLK
i_CLK => reg_N_buff:REG_rd_ADDR.i_CLK
i_CLK => reg_N_buff:REG_SHAMT.i_CLK
i_CLK => reg_N_buff:REG_rs_DATA.i_CLK
i_CLK => reg_N_buff:REG_rt_DATA.i_CLK
i_CLK => reg_N_buff:REG_IMM_EXT.i_CLK
i_RST => reg_N_buff:REG_OPCODE.i_RST
i_RST => reg_N_buff:REG_FUNCT.i_RST
i_RST => reg_N_buff:REG_reg_WE_SEL.i_RST
i_RST => reg_N_buff:REG_halt.i_RST
i_RST => reg_N_buff:REG_ALUSrc.i_RST
i_RST => reg_N_buff:REG_overflow_chk.i_RST
i_RST => reg_N_buff:REG_reg_DST_ADDR_SEL.i_RST
i_RST => reg_N_buff:REG_reg_DST_DATA_SEL.i_RST
i_RST => reg_N_buff:REG_reg_WE.i_RST
i_RST => reg_N_buff:REG_mem_WE.i_RST
i_RST => reg_N_buff:REG_nAdd_Sub.i_RST
i_RST => reg_N_buff:REG_shift_SEL.i_RST
i_RST => reg_N_buff:REG_logic_SEL.i_RST
i_RST => reg_N_buff:REG_out_SEL.i_RST
i_RST => reg_N_buff:REG_branch.i_RST
i_RST => reg_N_buff:REG_PC_4.i_RST
i_RST => reg_N_buff:REG_rt_ADDR.i_RST
i_RST => reg_N_buff:REG_rs_ADDR.i_RST
i_RST => reg_N_buff:REG_rd_ADDR.i_RST
i_RST => reg_N_buff:REG_SHAMT.i_RST
i_RST => reg_N_buff:REG_rs_DATA.i_RST
i_RST => reg_N_buff:REG_rt_DATA.i_RST
i_RST => reg_N_buff:REG_IMM_EXT.i_RST
i_stall => reg_N_buff:REG_OPCODE.i_stall
i_stall => reg_N_buff:REG_FUNCT.i_stall
i_stall => reg_N_buff:REG_reg_WE_SEL.i_stall
i_stall => reg_N_buff:REG_halt.i_stall
i_stall => reg_N_buff:REG_ALUSrc.i_stall
i_stall => reg_N_buff:REG_overflow_chk.i_stall
i_stall => reg_N_buff:REG_reg_DST_ADDR_SEL.i_stall
i_stall => reg_N_buff:REG_reg_DST_DATA_SEL.i_stall
i_stall => reg_N_buff:REG_reg_WE.i_stall
i_stall => reg_N_buff:REG_mem_WE.i_stall
i_stall => reg_N_buff:REG_nAdd_Sub.i_stall
i_stall => reg_N_buff:REG_shift_SEL.i_stall
i_stall => reg_N_buff:REG_logic_SEL.i_stall
i_stall => reg_N_buff:REG_out_SEL.i_stall
i_stall => reg_N_buff:REG_branch.i_stall
i_stall => reg_N_buff:REG_PC_4.i_stall
i_stall => reg_N_buff:REG_rt_ADDR.i_stall
i_stall => reg_N_buff:REG_rs_ADDR.i_stall
i_stall => reg_N_buff:REG_rd_ADDR.i_stall
i_stall => reg_N_buff:REG_SHAMT.i_stall
i_stall => reg_N_buff:REG_rs_DATA.i_stall
i_stall => reg_N_buff:REG_rt_DATA.i_stall
i_stall => reg_N_buff:REG_IMM_EXT.i_stall
i_flush => reg_N_buff:REG_OPCODE.i_flush
i_flush => reg_N_buff:REG_FUNCT.i_flush
i_flush => reg_N_buff:REG_reg_WE_SEL.i_flush
i_flush => reg_N_buff:REG_halt.i_flush
i_flush => reg_N_buff:REG_ALUSrc.i_flush
i_flush => reg_N_buff:REG_overflow_chk.i_flush
i_flush => reg_N_buff:REG_reg_DST_ADDR_SEL.i_flush
i_flush => reg_N_buff:REG_reg_DST_DATA_SEL.i_flush
i_flush => reg_N_buff:REG_reg_WE.i_flush
i_flush => reg_N_buff:REG_mem_WE.i_flush
i_flush => reg_N_buff:REG_nAdd_Sub.i_flush
i_flush => reg_N_buff:REG_shift_SEL.i_flush
i_flush => reg_N_buff:REG_logic_SEL.i_flush
i_flush => reg_N_buff:REG_out_SEL.i_flush
i_flush => reg_N_buff:REG_branch.i_flush
i_flush => reg_N_buff:REG_PC_4.i_flush
i_flush => reg_N_buff:REG_rt_ADDR.i_flush
i_flush => reg_N_buff:REG_rs_ADDR.i_flush
i_flush => reg_N_buff:REG_rd_ADDR.i_flush
i_flush => reg_N_buff:REG_SHAMT.i_flush
i_flush => reg_N_buff:REG_rs_DATA.i_flush
i_flush => reg_N_buff:REG_rt_DATA.i_flush
i_flush => reg_N_buff:REG_IMM_EXT.i_flush
i_ID_OPCODE[0] => reg_N_buff:REG_OPCODE.i_D[0]
i_ID_OPCODE[1] => reg_N_buff:REG_OPCODE.i_D[1]
i_ID_OPCODE[2] => reg_N_buff:REG_OPCODE.i_D[2]
i_ID_OPCODE[3] => reg_N_buff:REG_OPCODE.i_D[3]
i_ID_OPCODE[4] => reg_N_buff:REG_OPCODE.i_D[4]
i_ID_OPCODE[5] => reg_N_buff:REG_OPCODE.i_D[5]
i_ID_FUNCT[0] => reg_N_buff:REG_FUNCT.i_D[0]
i_ID_FUNCT[1] => reg_N_buff:REG_FUNCT.i_D[1]
i_ID_FUNCT[2] => reg_N_buff:REG_FUNCT.i_D[2]
i_ID_FUNCT[3] => reg_N_buff:REG_FUNCT.i_D[3]
i_ID_FUNCT[4] => reg_N_buff:REG_FUNCT.i_D[4]
i_ID_FUNCT[5] => reg_N_buff:REG_FUNCT.i_D[5]
i_ID_reg_WE_SEL[0] => reg_N_buff:REG_reg_WE_SEL.i_D[0]
i_ID_Halt[0] => reg_N_buff:REG_halt.i_D[0]
i_ID_ALUSrc[0] => reg_N_buff:REG_ALUSrc.i_D[0]
i_ID_overflow_chk[0] => reg_N_buff:REG_overflow_chk.i_D[0]
i_ID_reg_DST_ADDR_SEL[0] => reg_N_buff:REG_reg_DST_ADDR_SEL.i_D[0]
i_ID_reg_DST_ADDR_SEL[1] => reg_N_buff:REG_reg_DST_ADDR_SEL.i_D[1]
i_ID_reg_DST_DATA_SEL[0] => reg_N_buff:REG_reg_DST_DATA_SEL.i_D[0]
i_ID_reg_DST_DATA_SEL[1] => reg_N_buff:REG_reg_DST_DATA_SEL.i_D[1]
i_ID_reg_WE[0] => reg_N_buff:REG_reg_WE.i_D[0]
i_ID_mem_WE[0] => reg_N_buff:REG_mem_WE.i_D[0]
i_ID_nAdd_Sub[0] => reg_N_buff:REG_nAdd_Sub.i_D[0]
i_ID_shift_SEL[0] => reg_N_buff:REG_shift_SEL.i_D[0]
i_ID_shift_SEL[1] => reg_N_buff:REG_shift_SEL.i_D[1]
i_ID_logic_SEL[0] => reg_N_buff:REG_logic_SEL.i_D[0]
i_ID_logic_SEL[1] => reg_N_buff:REG_logic_SEL.i_D[1]
i_ID_out_SEL[0] => reg_N_buff:REG_out_SEL.i_D[0]
i_ID_out_SEL[1] => reg_N_buff:REG_out_SEL.i_D[1]
i_ID_branch[0] => reg_N_buff:REG_branch.i_D[0]
i_ID_PC_4[0] => reg_N_buff:REG_PC_4.i_D[0]
i_ID_PC_4[1] => reg_N_buff:REG_PC_4.i_D[1]
i_ID_PC_4[2] => reg_N_buff:REG_PC_4.i_D[2]
i_ID_PC_4[3] => reg_N_buff:REG_PC_4.i_D[3]
i_ID_PC_4[4] => reg_N_buff:REG_PC_4.i_D[4]
i_ID_PC_4[5] => reg_N_buff:REG_PC_4.i_D[5]
i_ID_PC_4[6] => reg_N_buff:REG_PC_4.i_D[6]
i_ID_PC_4[7] => reg_N_buff:REG_PC_4.i_D[7]
i_ID_PC_4[8] => reg_N_buff:REG_PC_4.i_D[8]
i_ID_PC_4[9] => reg_N_buff:REG_PC_4.i_D[9]
i_ID_PC_4[10] => reg_N_buff:REG_PC_4.i_D[10]
i_ID_PC_4[11] => reg_N_buff:REG_PC_4.i_D[11]
i_ID_PC_4[12] => reg_N_buff:REG_PC_4.i_D[12]
i_ID_PC_4[13] => reg_N_buff:REG_PC_4.i_D[13]
i_ID_PC_4[14] => reg_N_buff:REG_PC_4.i_D[14]
i_ID_PC_4[15] => reg_N_buff:REG_PC_4.i_D[15]
i_ID_PC_4[16] => reg_N_buff:REG_PC_4.i_D[16]
i_ID_PC_4[17] => reg_N_buff:REG_PC_4.i_D[17]
i_ID_PC_4[18] => reg_N_buff:REG_PC_4.i_D[18]
i_ID_PC_4[19] => reg_N_buff:REG_PC_4.i_D[19]
i_ID_PC_4[20] => reg_N_buff:REG_PC_4.i_D[20]
i_ID_PC_4[21] => reg_N_buff:REG_PC_4.i_D[21]
i_ID_PC_4[22] => reg_N_buff:REG_PC_4.i_D[22]
i_ID_PC_4[23] => reg_N_buff:REG_PC_4.i_D[23]
i_ID_PC_4[24] => reg_N_buff:REG_PC_4.i_D[24]
i_ID_PC_4[25] => reg_N_buff:REG_PC_4.i_D[25]
i_ID_PC_4[26] => reg_N_buff:REG_PC_4.i_D[26]
i_ID_PC_4[27] => reg_N_buff:REG_PC_4.i_D[27]
i_ID_PC_4[28] => reg_N_buff:REG_PC_4.i_D[28]
i_ID_PC_4[29] => reg_N_buff:REG_PC_4.i_D[29]
i_ID_PC_4[30] => reg_N_buff:REG_PC_4.i_D[30]
i_ID_PC_4[31] => reg_N_buff:REG_PC_4.i_D[31]
i_ID_rs_ADDR[0] => reg_N_buff:REG_rs_ADDR.i_D[0]
i_ID_rs_ADDR[1] => reg_N_buff:REG_rs_ADDR.i_D[1]
i_ID_rs_ADDR[2] => reg_N_buff:REG_rs_ADDR.i_D[2]
i_ID_rs_ADDR[3] => reg_N_buff:REG_rs_ADDR.i_D[3]
i_ID_rs_ADDR[4] => reg_N_buff:REG_rs_ADDR.i_D[4]
i_ID_rt_ADDR[0] => reg_N_buff:REG_rt_ADDR.i_D[0]
i_ID_rt_ADDR[1] => reg_N_buff:REG_rt_ADDR.i_D[1]
i_ID_rt_ADDR[2] => reg_N_buff:REG_rt_ADDR.i_D[2]
i_ID_rt_ADDR[3] => reg_N_buff:REG_rt_ADDR.i_D[3]
i_ID_rt_ADDR[4] => reg_N_buff:REG_rt_ADDR.i_D[4]
i_ID_rd_ADDR[0] => reg_N_buff:REG_rd_ADDR.i_D[0]
i_ID_rd_ADDR[1] => reg_N_buff:REG_rd_ADDR.i_D[1]
i_ID_rd_ADDR[2] => reg_N_buff:REG_rd_ADDR.i_D[2]
i_ID_rd_ADDR[3] => reg_N_buff:REG_rd_ADDR.i_D[3]
i_ID_rd_ADDR[4] => reg_N_buff:REG_rd_ADDR.i_D[4]
i_ID_SHAMT[0] => reg_N_buff:REG_SHAMT.i_D[0]
i_ID_SHAMT[1] => reg_N_buff:REG_SHAMT.i_D[1]
i_ID_SHAMT[2] => reg_N_buff:REG_SHAMT.i_D[2]
i_ID_SHAMT[3] => reg_N_buff:REG_SHAMT.i_D[3]
i_ID_SHAMT[4] => reg_N_buff:REG_SHAMT.i_D[4]
i_ID_rs_DATA[0] => reg_N_buff:REG_rs_DATA.i_D[0]
i_ID_rs_DATA[1] => reg_N_buff:REG_rs_DATA.i_D[1]
i_ID_rs_DATA[2] => reg_N_buff:REG_rs_DATA.i_D[2]
i_ID_rs_DATA[3] => reg_N_buff:REG_rs_DATA.i_D[3]
i_ID_rs_DATA[4] => reg_N_buff:REG_rs_DATA.i_D[4]
i_ID_rs_DATA[5] => reg_N_buff:REG_rs_DATA.i_D[5]
i_ID_rs_DATA[6] => reg_N_buff:REG_rs_DATA.i_D[6]
i_ID_rs_DATA[7] => reg_N_buff:REG_rs_DATA.i_D[7]
i_ID_rs_DATA[8] => reg_N_buff:REG_rs_DATA.i_D[8]
i_ID_rs_DATA[9] => reg_N_buff:REG_rs_DATA.i_D[9]
i_ID_rs_DATA[10] => reg_N_buff:REG_rs_DATA.i_D[10]
i_ID_rs_DATA[11] => reg_N_buff:REG_rs_DATA.i_D[11]
i_ID_rs_DATA[12] => reg_N_buff:REG_rs_DATA.i_D[12]
i_ID_rs_DATA[13] => reg_N_buff:REG_rs_DATA.i_D[13]
i_ID_rs_DATA[14] => reg_N_buff:REG_rs_DATA.i_D[14]
i_ID_rs_DATA[15] => reg_N_buff:REG_rs_DATA.i_D[15]
i_ID_rs_DATA[16] => reg_N_buff:REG_rs_DATA.i_D[16]
i_ID_rs_DATA[17] => reg_N_buff:REG_rs_DATA.i_D[17]
i_ID_rs_DATA[18] => reg_N_buff:REG_rs_DATA.i_D[18]
i_ID_rs_DATA[19] => reg_N_buff:REG_rs_DATA.i_D[19]
i_ID_rs_DATA[20] => reg_N_buff:REG_rs_DATA.i_D[20]
i_ID_rs_DATA[21] => reg_N_buff:REG_rs_DATA.i_D[21]
i_ID_rs_DATA[22] => reg_N_buff:REG_rs_DATA.i_D[22]
i_ID_rs_DATA[23] => reg_N_buff:REG_rs_DATA.i_D[23]
i_ID_rs_DATA[24] => reg_N_buff:REG_rs_DATA.i_D[24]
i_ID_rs_DATA[25] => reg_N_buff:REG_rs_DATA.i_D[25]
i_ID_rs_DATA[26] => reg_N_buff:REG_rs_DATA.i_D[26]
i_ID_rs_DATA[27] => reg_N_buff:REG_rs_DATA.i_D[27]
i_ID_rs_DATA[28] => reg_N_buff:REG_rs_DATA.i_D[28]
i_ID_rs_DATA[29] => reg_N_buff:REG_rs_DATA.i_D[29]
i_ID_rs_DATA[30] => reg_N_buff:REG_rs_DATA.i_D[30]
i_ID_rs_DATA[31] => reg_N_buff:REG_rs_DATA.i_D[31]
i_ID_rt_DATA[0] => reg_N_buff:REG_rt_DATA.i_D[0]
i_ID_rt_DATA[1] => reg_N_buff:REG_rt_DATA.i_D[1]
i_ID_rt_DATA[2] => reg_N_buff:REG_rt_DATA.i_D[2]
i_ID_rt_DATA[3] => reg_N_buff:REG_rt_DATA.i_D[3]
i_ID_rt_DATA[4] => reg_N_buff:REG_rt_DATA.i_D[4]
i_ID_rt_DATA[5] => reg_N_buff:REG_rt_DATA.i_D[5]
i_ID_rt_DATA[6] => reg_N_buff:REG_rt_DATA.i_D[6]
i_ID_rt_DATA[7] => reg_N_buff:REG_rt_DATA.i_D[7]
i_ID_rt_DATA[8] => reg_N_buff:REG_rt_DATA.i_D[8]
i_ID_rt_DATA[9] => reg_N_buff:REG_rt_DATA.i_D[9]
i_ID_rt_DATA[10] => reg_N_buff:REG_rt_DATA.i_D[10]
i_ID_rt_DATA[11] => reg_N_buff:REG_rt_DATA.i_D[11]
i_ID_rt_DATA[12] => reg_N_buff:REG_rt_DATA.i_D[12]
i_ID_rt_DATA[13] => reg_N_buff:REG_rt_DATA.i_D[13]
i_ID_rt_DATA[14] => reg_N_buff:REG_rt_DATA.i_D[14]
i_ID_rt_DATA[15] => reg_N_buff:REG_rt_DATA.i_D[15]
i_ID_rt_DATA[16] => reg_N_buff:REG_rt_DATA.i_D[16]
i_ID_rt_DATA[17] => reg_N_buff:REG_rt_DATA.i_D[17]
i_ID_rt_DATA[18] => reg_N_buff:REG_rt_DATA.i_D[18]
i_ID_rt_DATA[19] => reg_N_buff:REG_rt_DATA.i_D[19]
i_ID_rt_DATA[20] => reg_N_buff:REG_rt_DATA.i_D[20]
i_ID_rt_DATA[21] => reg_N_buff:REG_rt_DATA.i_D[21]
i_ID_rt_DATA[22] => reg_N_buff:REG_rt_DATA.i_D[22]
i_ID_rt_DATA[23] => reg_N_buff:REG_rt_DATA.i_D[23]
i_ID_rt_DATA[24] => reg_N_buff:REG_rt_DATA.i_D[24]
i_ID_rt_DATA[25] => reg_N_buff:REG_rt_DATA.i_D[25]
i_ID_rt_DATA[26] => reg_N_buff:REG_rt_DATA.i_D[26]
i_ID_rt_DATA[27] => reg_N_buff:REG_rt_DATA.i_D[27]
i_ID_rt_DATA[28] => reg_N_buff:REG_rt_DATA.i_D[28]
i_ID_rt_DATA[29] => reg_N_buff:REG_rt_DATA.i_D[29]
i_ID_rt_DATA[30] => reg_N_buff:REG_rt_DATA.i_D[30]
i_ID_rt_DATA[31] => reg_N_buff:REG_rt_DATA.i_D[31]
i_ID_IMM_EXT[0] => reg_N_buff:REG_IMM_EXT.i_D[0]
i_ID_IMM_EXT[1] => reg_N_buff:REG_IMM_EXT.i_D[1]
i_ID_IMM_EXT[2] => reg_N_buff:REG_IMM_EXT.i_D[2]
i_ID_IMM_EXT[3] => reg_N_buff:REG_IMM_EXT.i_D[3]
i_ID_IMM_EXT[4] => reg_N_buff:REG_IMM_EXT.i_D[4]
i_ID_IMM_EXT[5] => reg_N_buff:REG_IMM_EXT.i_D[5]
i_ID_IMM_EXT[6] => reg_N_buff:REG_IMM_EXT.i_D[6]
i_ID_IMM_EXT[7] => reg_N_buff:REG_IMM_EXT.i_D[7]
i_ID_IMM_EXT[8] => reg_N_buff:REG_IMM_EXT.i_D[8]
i_ID_IMM_EXT[9] => reg_N_buff:REG_IMM_EXT.i_D[9]
i_ID_IMM_EXT[10] => reg_N_buff:REG_IMM_EXT.i_D[10]
i_ID_IMM_EXT[11] => reg_N_buff:REG_IMM_EXT.i_D[11]
i_ID_IMM_EXT[12] => reg_N_buff:REG_IMM_EXT.i_D[12]
i_ID_IMM_EXT[13] => reg_N_buff:REG_IMM_EXT.i_D[13]
i_ID_IMM_EXT[14] => reg_N_buff:REG_IMM_EXT.i_D[14]
i_ID_IMM_EXT[15] => reg_N_buff:REG_IMM_EXT.i_D[15]
i_ID_IMM_EXT[16] => reg_N_buff:REG_IMM_EXT.i_D[16]
i_ID_IMM_EXT[17] => reg_N_buff:REG_IMM_EXT.i_D[17]
i_ID_IMM_EXT[18] => reg_N_buff:REG_IMM_EXT.i_D[18]
i_ID_IMM_EXT[19] => reg_N_buff:REG_IMM_EXT.i_D[19]
i_ID_IMM_EXT[20] => reg_N_buff:REG_IMM_EXT.i_D[20]
i_ID_IMM_EXT[21] => reg_N_buff:REG_IMM_EXT.i_D[21]
i_ID_IMM_EXT[22] => reg_N_buff:REG_IMM_EXT.i_D[22]
i_ID_IMM_EXT[23] => reg_N_buff:REG_IMM_EXT.i_D[23]
i_ID_IMM_EXT[24] => reg_N_buff:REG_IMM_EXT.i_D[24]
i_ID_IMM_EXT[25] => reg_N_buff:REG_IMM_EXT.i_D[25]
i_ID_IMM_EXT[26] => reg_N_buff:REG_IMM_EXT.i_D[26]
i_ID_IMM_EXT[27] => reg_N_buff:REG_IMM_EXT.i_D[27]
i_ID_IMM_EXT[28] => reg_N_buff:REG_IMM_EXT.i_D[28]
i_ID_IMM_EXT[29] => reg_N_buff:REG_IMM_EXT.i_D[29]
i_ID_IMM_EXT[30] => reg_N_buff:REG_IMM_EXT.i_D[30]
i_ID_IMM_EXT[31] => reg_N_buff:REG_IMM_EXT.i_D[31]
o_EX_OPCODE[0] <= reg_N_buff:REG_OPCODE.o_Q[0]
o_EX_OPCODE[1] <= reg_N_buff:REG_OPCODE.o_Q[1]
o_EX_OPCODE[2] <= reg_N_buff:REG_OPCODE.o_Q[2]
o_EX_OPCODE[3] <= reg_N_buff:REG_OPCODE.o_Q[3]
o_EX_OPCODE[4] <= reg_N_buff:REG_OPCODE.o_Q[4]
o_EX_OPCODE[5] <= reg_N_buff:REG_OPCODE.o_Q[5]
o_EX_FUNCT[0] <= reg_N_buff:REG_FUNCT.o_Q[0]
o_EX_FUNCT[1] <= reg_N_buff:REG_FUNCT.o_Q[1]
o_EX_FUNCT[2] <= reg_N_buff:REG_FUNCT.o_Q[2]
o_EX_FUNCT[3] <= reg_N_buff:REG_FUNCT.o_Q[3]
o_EX_FUNCT[4] <= reg_N_buff:REG_FUNCT.o_Q[4]
o_EX_FUNCT[5] <= reg_N_buff:REG_FUNCT.o_Q[5]
o_EX_reg_WE_SEL[0] <= reg_N_buff:REG_reg_WE_SEL.o_Q[0]
o_EX_Halt[0] <= reg_N_buff:REG_halt.o_Q[0]
o_EX_ALUSrc[0] <= reg_N_buff:REG_ALUSrc.o_Q[0]
o_EX_overflow_chk[0] <= reg_N_buff:REG_overflow_chk.o_Q[0]
o_EX_reg_DST_ADDR_SEL[0] <= reg_N_buff:REG_reg_DST_ADDR_SEL.o_Q[0]
o_EX_reg_DST_ADDR_SEL[1] <= reg_N_buff:REG_reg_DST_ADDR_SEL.o_Q[1]
o_EX_reg_DST_DATA_SEL[0] <= reg_N_buff:REG_reg_DST_DATA_SEL.o_Q[0]
o_EX_reg_DST_DATA_SEL[1] <= reg_N_buff:REG_reg_DST_DATA_SEL.o_Q[1]
o_EX_reg_WE[0] <= reg_N_buff:REG_reg_WE.o_Q[0]
o_EX_mem_WE[0] <= reg_N_buff:REG_mem_WE.o_Q[0]
o_EX_nAdd_Sub[0] <= reg_N_buff:REG_nAdd_Sub.o_Q[0]
o_EX_shift_SEL[0] <= reg_N_buff:REG_shift_SEL.o_Q[0]
o_EX_shift_SEL[1] <= reg_N_buff:REG_shift_SEL.o_Q[1]
o_EX_logic_SEL[0] <= reg_N_buff:REG_logic_SEL.o_Q[0]
o_EX_logic_SEL[1] <= reg_N_buff:REG_logic_SEL.o_Q[1]
o_EX_out_SEL[0] <= reg_N_buff:REG_out_SEL.o_Q[0]
o_EX_out_SEL[1] <= reg_N_buff:REG_out_SEL.o_Q[1]
o_EX_branch[0] <= reg_N_buff:REG_branch.o_Q[0]
o_EX_PC_4[0] <= reg_N_buff:REG_PC_4.o_Q[0]
o_EX_PC_4[1] <= reg_N_buff:REG_PC_4.o_Q[1]
o_EX_PC_4[2] <= reg_N_buff:REG_PC_4.o_Q[2]
o_EX_PC_4[3] <= reg_N_buff:REG_PC_4.o_Q[3]
o_EX_PC_4[4] <= reg_N_buff:REG_PC_4.o_Q[4]
o_EX_PC_4[5] <= reg_N_buff:REG_PC_4.o_Q[5]
o_EX_PC_4[6] <= reg_N_buff:REG_PC_4.o_Q[6]
o_EX_PC_4[7] <= reg_N_buff:REG_PC_4.o_Q[7]
o_EX_PC_4[8] <= reg_N_buff:REG_PC_4.o_Q[8]
o_EX_PC_4[9] <= reg_N_buff:REG_PC_4.o_Q[9]
o_EX_PC_4[10] <= reg_N_buff:REG_PC_4.o_Q[10]
o_EX_PC_4[11] <= reg_N_buff:REG_PC_4.o_Q[11]
o_EX_PC_4[12] <= reg_N_buff:REG_PC_4.o_Q[12]
o_EX_PC_4[13] <= reg_N_buff:REG_PC_4.o_Q[13]
o_EX_PC_4[14] <= reg_N_buff:REG_PC_4.o_Q[14]
o_EX_PC_4[15] <= reg_N_buff:REG_PC_4.o_Q[15]
o_EX_PC_4[16] <= reg_N_buff:REG_PC_4.o_Q[16]
o_EX_PC_4[17] <= reg_N_buff:REG_PC_4.o_Q[17]
o_EX_PC_4[18] <= reg_N_buff:REG_PC_4.o_Q[18]
o_EX_PC_4[19] <= reg_N_buff:REG_PC_4.o_Q[19]
o_EX_PC_4[20] <= reg_N_buff:REG_PC_4.o_Q[20]
o_EX_PC_4[21] <= reg_N_buff:REG_PC_4.o_Q[21]
o_EX_PC_4[22] <= reg_N_buff:REG_PC_4.o_Q[22]
o_EX_PC_4[23] <= reg_N_buff:REG_PC_4.o_Q[23]
o_EX_PC_4[24] <= reg_N_buff:REG_PC_4.o_Q[24]
o_EX_PC_4[25] <= reg_N_buff:REG_PC_4.o_Q[25]
o_EX_PC_4[26] <= reg_N_buff:REG_PC_4.o_Q[26]
o_EX_PC_4[27] <= reg_N_buff:REG_PC_4.o_Q[27]
o_EX_PC_4[28] <= reg_N_buff:REG_PC_4.o_Q[28]
o_EX_PC_4[29] <= reg_N_buff:REG_PC_4.o_Q[29]
o_EX_PC_4[30] <= reg_N_buff:REG_PC_4.o_Q[30]
o_EX_PC_4[31] <= reg_N_buff:REG_PC_4.o_Q[31]
o_EX_rs_ADDR[0] <= reg_N_buff:REG_rs_ADDR.o_Q[0]
o_EX_rs_ADDR[1] <= reg_N_buff:REG_rs_ADDR.o_Q[1]
o_EX_rs_ADDR[2] <= reg_N_buff:REG_rs_ADDR.o_Q[2]
o_EX_rs_ADDR[3] <= reg_N_buff:REG_rs_ADDR.o_Q[3]
o_EX_rs_ADDR[4] <= reg_N_buff:REG_rs_ADDR.o_Q[4]
o_EX_rt_ADDR[0] <= reg_N_buff:REG_rt_ADDR.o_Q[0]
o_EX_rt_ADDR[1] <= reg_N_buff:REG_rt_ADDR.o_Q[1]
o_EX_rt_ADDR[2] <= reg_N_buff:REG_rt_ADDR.o_Q[2]
o_EX_rt_ADDR[3] <= reg_N_buff:REG_rt_ADDR.o_Q[3]
o_EX_rt_ADDR[4] <= reg_N_buff:REG_rt_ADDR.o_Q[4]
o_EX_rd_ADDR[0] <= reg_N_buff:REG_rd_ADDR.o_Q[0]
o_EX_rd_ADDR[1] <= reg_N_buff:REG_rd_ADDR.o_Q[1]
o_EX_rd_ADDR[2] <= reg_N_buff:REG_rd_ADDR.o_Q[2]
o_EX_rd_ADDR[3] <= reg_N_buff:REG_rd_ADDR.o_Q[3]
o_EX_rd_ADDR[4] <= reg_N_buff:REG_rd_ADDR.o_Q[4]
o_EX_SHAMT[0] <= reg_N_buff:REG_SHAMT.o_Q[0]
o_EX_SHAMT[1] <= reg_N_buff:REG_SHAMT.o_Q[1]
o_EX_SHAMT[2] <= reg_N_buff:REG_SHAMT.o_Q[2]
o_EX_SHAMT[3] <= reg_N_buff:REG_SHAMT.o_Q[3]
o_EX_SHAMT[4] <= reg_N_buff:REG_SHAMT.o_Q[4]
o_EX_rs_DATA[0] <= reg_N_buff:REG_rs_DATA.o_Q[0]
o_EX_rs_DATA[1] <= reg_N_buff:REG_rs_DATA.o_Q[1]
o_EX_rs_DATA[2] <= reg_N_buff:REG_rs_DATA.o_Q[2]
o_EX_rs_DATA[3] <= reg_N_buff:REG_rs_DATA.o_Q[3]
o_EX_rs_DATA[4] <= reg_N_buff:REG_rs_DATA.o_Q[4]
o_EX_rs_DATA[5] <= reg_N_buff:REG_rs_DATA.o_Q[5]
o_EX_rs_DATA[6] <= reg_N_buff:REG_rs_DATA.o_Q[6]
o_EX_rs_DATA[7] <= reg_N_buff:REG_rs_DATA.o_Q[7]
o_EX_rs_DATA[8] <= reg_N_buff:REG_rs_DATA.o_Q[8]
o_EX_rs_DATA[9] <= reg_N_buff:REG_rs_DATA.o_Q[9]
o_EX_rs_DATA[10] <= reg_N_buff:REG_rs_DATA.o_Q[10]
o_EX_rs_DATA[11] <= reg_N_buff:REG_rs_DATA.o_Q[11]
o_EX_rs_DATA[12] <= reg_N_buff:REG_rs_DATA.o_Q[12]
o_EX_rs_DATA[13] <= reg_N_buff:REG_rs_DATA.o_Q[13]
o_EX_rs_DATA[14] <= reg_N_buff:REG_rs_DATA.o_Q[14]
o_EX_rs_DATA[15] <= reg_N_buff:REG_rs_DATA.o_Q[15]
o_EX_rs_DATA[16] <= reg_N_buff:REG_rs_DATA.o_Q[16]
o_EX_rs_DATA[17] <= reg_N_buff:REG_rs_DATA.o_Q[17]
o_EX_rs_DATA[18] <= reg_N_buff:REG_rs_DATA.o_Q[18]
o_EX_rs_DATA[19] <= reg_N_buff:REG_rs_DATA.o_Q[19]
o_EX_rs_DATA[20] <= reg_N_buff:REG_rs_DATA.o_Q[20]
o_EX_rs_DATA[21] <= reg_N_buff:REG_rs_DATA.o_Q[21]
o_EX_rs_DATA[22] <= reg_N_buff:REG_rs_DATA.o_Q[22]
o_EX_rs_DATA[23] <= reg_N_buff:REG_rs_DATA.o_Q[23]
o_EX_rs_DATA[24] <= reg_N_buff:REG_rs_DATA.o_Q[24]
o_EX_rs_DATA[25] <= reg_N_buff:REG_rs_DATA.o_Q[25]
o_EX_rs_DATA[26] <= reg_N_buff:REG_rs_DATA.o_Q[26]
o_EX_rs_DATA[27] <= reg_N_buff:REG_rs_DATA.o_Q[27]
o_EX_rs_DATA[28] <= reg_N_buff:REG_rs_DATA.o_Q[28]
o_EX_rs_DATA[29] <= reg_N_buff:REG_rs_DATA.o_Q[29]
o_EX_rs_DATA[30] <= reg_N_buff:REG_rs_DATA.o_Q[30]
o_EX_rs_DATA[31] <= reg_N_buff:REG_rs_DATA.o_Q[31]
o_EX_rt_DATA[0] <= reg_N_buff:REG_rt_DATA.o_Q[0]
o_EX_rt_DATA[1] <= reg_N_buff:REG_rt_DATA.o_Q[1]
o_EX_rt_DATA[2] <= reg_N_buff:REG_rt_DATA.o_Q[2]
o_EX_rt_DATA[3] <= reg_N_buff:REG_rt_DATA.o_Q[3]
o_EX_rt_DATA[4] <= reg_N_buff:REG_rt_DATA.o_Q[4]
o_EX_rt_DATA[5] <= reg_N_buff:REG_rt_DATA.o_Q[5]
o_EX_rt_DATA[6] <= reg_N_buff:REG_rt_DATA.o_Q[6]
o_EX_rt_DATA[7] <= reg_N_buff:REG_rt_DATA.o_Q[7]
o_EX_rt_DATA[8] <= reg_N_buff:REG_rt_DATA.o_Q[8]
o_EX_rt_DATA[9] <= reg_N_buff:REG_rt_DATA.o_Q[9]
o_EX_rt_DATA[10] <= reg_N_buff:REG_rt_DATA.o_Q[10]
o_EX_rt_DATA[11] <= reg_N_buff:REG_rt_DATA.o_Q[11]
o_EX_rt_DATA[12] <= reg_N_buff:REG_rt_DATA.o_Q[12]
o_EX_rt_DATA[13] <= reg_N_buff:REG_rt_DATA.o_Q[13]
o_EX_rt_DATA[14] <= reg_N_buff:REG_rt_DATA.o_Q[14]
o_EX_rt_DATA[15] <= reg_N_buff:REG_rt_DATA.o_Q[15]
o_EX_rt_DATA[16] <= reg_N_buff:REG_rt_DATA.o_Q[16]
o_EX_rt_DATA[17] <= reg_N_buff:REG_rt_DATA.o_Q[17]
o_EX_rt_DATA[18] <= reg_N_buff:REG_rt_DATA.o_Q[18]
o_EX_rt_DATA[19] <= reg_N_buff:REG_rt_DATA.o_Q[19]
o_EX_rt_DATA[20] <= reg_N_buff:REG_rt_DATA.o_Q[20]
o_EX_rt_DATA[21] <= reg_N_buff:REG_rt_DATA.o_Q[21]
o_EX_rt_DATA[22] <= reg_N_buff:REG_rt_DATA.o_Q[22]
o_EX_rt_DATA[23] <= reg_N_buff:REG_rt_DATA.o_Q[23]
o_EX_rt_DATA[24] <= reg_N_buff:REG_rt_DATA.o_Q[24]
o_EX_rt_DATA[25] <= reg_N_buff:REG_rt_DATA.o_Q[25]
o_EX_rt_DATA[26] <= reg_N_buff:REG_rt_DATA.o_Q[26]
o_EX_rt_DATA[27] <= reg_N_buff:REG_rt_DATA.o_Q[27]
o_EX_rt_DATA[28] <= reg_N_buff:REG_rt_DATA.o_Q[28]
o_EX_rt_DATA[29] <= reg_N_buff:REG_rt_DATA.o_Q[29]
o_EX_rt_DATA[30] <= reg_N_buff:REG_rt_DATA.o_Q[30]
o_EX_rt_DATA[31] <= reg_N_buff:REG_rt_DATA.o_Q[31]
o_EX_IMM_EXT[0] <= reg_N_buff:REG_IMM_EXT.o_Q[0]
o_EX_IMM_EXT[1] <= reg_N_buff:REG_IMM_EXT.o_Q[1]
o_EX_IMM_EXT[2] <= reg_N_buff:REG_IMM_EXT.o_Q[2]
o_EX_IMM_EXT[3] <= reg_N_buff:REG_IMM_EXT.o_Q[3]
o_EX_IMM_EXT[4] <= reg_N_buff:REG_IMM_EXT.o_Q[4]
o_EX_IMM_EXT[5] <= reg_N_buff:REG_IMM_EXT.o_Q[5]
o_EX_IMM_EXT[6] <= reg_N_buff:REG_IMM_EXT.o_Q[6]
o_EX_IMM_EXT[7] <= reg_N_buff:REG_IMM_EXT.o_Q[7]
o_EX_IMM_EXT[8] <= reg_N_buff:REG_IMM_EXT.o_Q[8]
o_EX_IMM_EXT[9] <= reg_N_buff:REG_IMM_EXT.o_Q[9]
o_EX_IMM_EXT[10] <= reg_N_buff:REG_IMM_EXT.o_Q[10]
o_EX_IMM_EXT[11] <= reg_N_buff:REG_IMM_EXT.o_Q[11]
o_EX_IMM_EXT[12] <= reg_N_buff:REG_IMM_EXT.o_Q[12]
o_EX_IMM_EXT[13] <= reg_N_buff:REG_IMM_EXT.o_Q[13]
o_EX_IMM_EXT[14] <= reg_N_buff:REG_IMM_EXT.o_Q[14]
o_EX_IMM_EXT[15] <= reg_N_buff:REG_IMM_EXT.o_Q[15]
o_EX_IMM_EXT[16] <= reg_N_buff:REG_IMM_EXT.o_Q[16]
o_EX_IMM_EXT[17] <= reg_N_buff:REG_IMM_EXT.o_Q[17]
o_EX_IMM_EXT[18] <= reg_N_buff:REG_IMM_EXT.o_Q[18]
o_EX_IMM_EXT[19] <= reg_N_buff:REG_IMM_EXT.o_Q[19]
o_EX_IMM_EXT[20] <= reg_N_buff:REG_IMM_EXT.o_Q[20]
o_EX_IMM_EXT[21] <= reg_N_buff:REG_IMM_EXT.o_Q[21]
o_EX_IMM_EXT[22] <= reg_N_buff:REG_IMM_EXT.o_Q[22]
o_EX_IMM_EXT[23] <= reg_N_buff:REG_IMM_EXT.o_Q[23]
o_EX_IMM_EXT[24] <= reg_N_buff:REG_IMM_EXT.o_Q[24]
o_EX_IMM_EXT[25] <= reg_N_buff:REG_IMM_EXT.o_Q[25]
o_EX_IMM_EXT[26] <= reg_N_buff:REG_IMM_EXT.o_Q[26]
o_EX_IMM_EXT[27] <= reg_N_buff:REG_IMM_EXT.o_Q[27]
o_EX_IMM_EXT[28] <= reg_N_buff:REG_IMM_EXT.o_Q[28]
o_EX_IMM_EXT[29] <= reg_N_buff:REG_IMM_EXT.o_Q[29]
o_EX_IMM_EXT[30] <= reg_N_buff:REG_IMM_EXT.o_Q[30]
o_EX_IMM_EXT[31] <= reg_N_buff:REG_IMM_EXT.o_Q[31]


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE_SEL
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE_SEL|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_halt
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_halt|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_ALUSrc
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_ALUSrc|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_overflow_chk
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_overflow_chk|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_nAdd_Sub
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_nAdd_Sub|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_shift_SEL
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_shift_SEL|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_shift_SEL|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_logic_SEL
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_logic_SEL|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_logic_SEL|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_out_SEL
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_out_SEL|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_out_SEL|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_branch
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_D[6] => s_D_MUX[6].DATAB
i_D[7] => s_D_MUX[7].DATAB
i_D[8] => s_D_MUX[8].DATAB
i_D[9] => s_D_MUX[9].DATAB
i_D[10] => s_D_MUX[10].DATAB
i_D[11] => s_D_MUX[11].DATAB
i_D[12] => s_D_MUX[12].DATAB
i_D[13] => s_D_MUX[13].DATAB
i_D[14] => s_D_MUX[14].DATAB
i_D[15] => s_D_MUX[15].DATAB
i_D[16] => s_D_MUX[16].DATAB
i_D[17] => s_D_MUX[17].DATAB
i_D[18] => s_D_MUX[18].DATAB
i_D[19] => s_D_MUX[19].DATAB
i_D[20] => s_D_MUX[20].DATAB
i_D[21] => s_D_MUX[21].DATAB
i_D[22] => s_D_MUX[22].DATAB
i_D[23] => s_D_MUX[23].DATAB
i_D[24] => s_D_MUX[24].DATAB
i_D[25] => s_D_MUX[25].DATAB
i_D[26] => s_D_MUX[26].DATAB
i_D[27] => s_D_MUX[27].DATAB
i_D[28] => s_D_MUX[28].DATAB
i_D[29] => s_D_MUX[29].DATAB
i_D[30] => s_D_MUX[30].DATAB
i_D[31] => s_D_MUX[31].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:6:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:7:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:8:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:9:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:10:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:11:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:12:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:13:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:14:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:15:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:16:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:17:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:18:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:19:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:20:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:21:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:22:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:23:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:24:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:25:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:26:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:27:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:28:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:29:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:30:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:31:DFFI.i_WE
i_flush => s_D_MUX[31].OUTPUTSELECT
i_flush => s_D_MUX[30].OUTPUTSELECT
i_flush => s_D_MUX[29].OUTPUTSELECT
i_flush => s_D_MUX[28].OUTPUTSELECT
i_flush => s_D_MUX[27].OUTPUTSELECT
i_flush => s_D_MUX[26].OUTPUTSELECT
i_flush => s_D_MUX[25].OUTPUTSELECT
i_flush => s_D_MUX[24].OUTPUTSELECT
i_flush => s_D_MUX[23].OUTPUTSELECT
i_flush => s_D_MUX[22].OUTPUTSELECT
i_flush => s_D_MUX[21].OUTPUTSELECT
i_flush => s_D_MUX[20].OUTPUTSELECT
i_flush => s_D_MUX[19].OUTPUTSELECT
i_flush => s_D_MUX[18].OUTPUTSELECT
i_flush => s_D_MUX[17].OUTPUTSELECT
i_flush => s_D_MUX[16].OUTPUTSELECT
i_flush => s_D_MUX[15].OUTPUTSELECT
i_flush => s_D_MUX[14].OUTPUTSELECT
i_flush => s_D_MUX[13].OUTPUTSELECT
i_flush => s_D_MUX[12].OUTPUTSELECT
i_flush => s_D_MUX[11].OUTPUTSELECT
i_flush => s_D_MUX[10].OUTPUTSELECT
i_flush => s_D_MUX[9].OUTPUTSELECT
i_flush => s_D_MUX[8].OUTPUTSELECT
i_flush => s_D_MUX[7].OUTPUTSELECT
i_flush => s_D_MUX[6].OUTPUTSELECT
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q
o_Q[6] <= dffg:G_NBit_Reg:6:DFFI.o_Q
o_Q[7] <= dffg:G_NBit_Reg:7:DFFI.o_Q
o_Q[8] <= dffg:G_NBit_Reg:8:DFFI.o_Q
o_Q[9] <= dffg:G_NBit_Reg:9:DFFI.o_Q
o_Q[10] <= dffg:G_NBit_Reg:10:DFFI.o_Q
o_Q[11] <= dffg:G_NBit_Reg:11:DFFI.o_Q
o_Q[12] <= dffg:G_NBit_Reg:12:DFFI.o_Q
o_Q[13] <= dffg:G_NBit_Reg:13:DFFI.o_Q
o_Q[14] <= dffg:G_NBit_Reg:14:DFFI.o_Q
o_Q[15] <= dffg:G_NBit_Reg:15:DFFI.o_Q
o_Q[16] <= dffg:G_NBit_Reg:16:DFFI.o_Q
o_Q[17] <= dffg:G_NBit_Reg:17:DFFI.o_Q
o_Q[18] <= dffg:G_NBit_Reg:18:DFFI.o_Q
o_Q[19] <= dffg:G_NBit_Reg:19:DFFI.o_Q
o_Q[20] <= dffg:G_NBit_Reg:20:DFFI.o_Q
o_Q[21] <= dffg:G_NBit_Reg:21:DFFI.o_Q
o_Q[22] <= dffg:G_NBit_Reg:22:DFFI.o_Q
o_Q[23] <= dffg:G_NBit_Reg:23:DFFI.o_Q
o_Q[24] <= dffg:G_NBit_Reg:24:DFFI.o_Q
o_Q[25] <= dffg:G_NBit_Reg:25:DFFI.o_Q
o_Q[26] <= dffg:G_NBit_Reg:26:DFFI.o_Q
o_Q[27] <= dffg:G_NBit_Reg:27:DFFI.o_Q
o_Q[28] <= dffg:G_NBit_Reg:28:DFFI.o_Q
o_Q[29] <= dffg:G_NBit_Reg:29:DFFI.o_Q
o_Q[30] <= dffg:G_NBit_Reg:30:DFFI.o_Q
o_Q[31] <= dffg:G_NBit_Reg:31:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_D[6] => s_D_MUX[6].DATAB
i_D[7] => s_D_MUX[7].DATAB
i_D[8] => s_D_MUX[8].DATAB
i_D[9] => s_D_MUX[9].DATAB
i_D[10] => s_D_MUX[10].DATAB
i_D[11] => s_D_MUX[11].DATAB
i_D[12] => s_D_MUX[12].DATAB
i_D[13] => s_D_MUX[13].DATAB
i_D[14] => s_D_MUX[14].DATAB
i_D[15] => s_D_MUX[15].DATAB
i_D[16] => s_D_MUX[16].DATAB
i_D[17] => s_D_MUX[17].DATAB
i_D[18] => s_D_MUX[18].DATAB
i_D[19] => s_D_MUX[19].DATAB
i_D[20] => s_D_MUX[20].DATAB
i_D[21] => s_D_MUX[21].DATAB
i_D[22] => s_D_MUX[22].DATAB
i_D[23] => s_D_MUX[23].DATAB
i_D[24] => s_D_MUX[24].DATAB
i_D[25] => s_D_MUX[25].DATAB
i_D[26] => s_D_MUX[26].DATAB
i_D[27] => s_D_MUX[27].DATAB
i_D[28] => s_D_MUX[28].DATAB
i_D[29] => s_D_MUX[29].DATAB
i_D[30] => s_D_MUX[30].DATAB
i_D[31] => s_D_MUX[31].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:6:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:7:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:8:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:9:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:10:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:11:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:12:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:13:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:14:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:15:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:16:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:17:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:18:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:19:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:20:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:21:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:22:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:23:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:24:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:25:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:26:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:27:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:28:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:29:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:30:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:31:DFFI.i_WE
i_flush => s_D_MUX[31].OUTPUTSELECT
i_flush => s_D_MUX[30].OUTPUTSELECT
i_flush => s_D_MUX[29].OUTPUTSELECT
i_flush => s_D_MUX[28].OUTPUTSELECT
i_flush => s_D_MUX[27].OUTPUTSELECT
i_flush => s_D_MUX[26].OUTPUTSELECT
i_flush => s_D_MUX[25].OUTPUTSELECT
i_flush => s_D_MUX[24].OUTPUTSELECT
i_flush => s_D_MUX[23].OUTPUTSELECT
i_flush => s_D_MUX[22].OUTPUTSELECT
i_flush => s_D_MUX[21].OUTPUTSELECT
i_flush => s_D_MUX[20].OUTPUTSELECT
i_flush => s_D_MUX[19].OUTPUTSELECT
i_flush => s_D_MUX[18].OUTPUTSELECT
i_flush => s_D_MUX[17].OUTPUTSELECT
i_flush => s_D_MUX[16].OUTPUTSELECT
i_flush => s_D_MUX[15].OUTPUTSELECT
i_flush => s_D_MUX[14].OUTPUTSELECT
i_flush => s_D_MUX[13].OUTPUTSELECT
i_flush => s_D_MUX[12].OUTPUTSELECT
i_flush => s_D_MUX[11].OUTPUTSELECT
i_flush => s_D_MUX[10].OUTPUTSELECT
i_flush => s_D_MUX[9].OUTPUTSELECT
i_flush => s_D_MUX[8].OUTPUTSELECT
i_flush => s_D_MUX[7].OUTPUTSELECT
i_flush => s_D_MUX[6].OUTPUTSELECT
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q
o_Q[6] <= dffg:G_NBit_Reg:6:DFFI.o_Q
o_Q[7] <= dffg:G_NBit_Reg:7:DFFI.o_Q
o_Q[8] <= dffg:G_NBit_Reg:8:DFFI.o_Q
o_Q[9] <= dffg:G_NBit_Reg:9:DFFI.o_Q
o_Q[10] <= dffg:G_NBit_Reg:10:DFFI.o_Q
o_Q[11] <= dffg:G_NBit_Reg:11:DFFI.o_Q
o_Q[12] <= dffg:G_NBit_Reg:12:DFFI.o_Q
o_Q[13] <= dffg:G_NBit_Reg:13:DFFI.o_Q
o_Q[14] <= dffg:G_NBit_Reg:14:DFFI.o_Q
o_Q[15] <= dffg:G_NBit_Reg:15:DFFI.o_Q
o_Q[16] <= dffg:G_NBit_Reg:16:DFFI.o_Q
o_Q[17] <= dffg:G_NBit_Reg:17:DFFI.o_Q
o_Q[18] <= dffg:G_NBit_Reg:18:DFFI.o_Q
o_Q[19] <= dffg:G_NBit_Reg:19:DFFI.o_Q
o_Q[20] <= dffg:G_NBit_Reg:20:DFFI.o_Q
o_Q[21] <= dffg:G_NBit_Reg:21:DFFI.o_Q
o_Q[22] <= dffg:G_NBit_Reg:22:DFFI.o_Q
o_Q[23] <= dffg:G_NBit_Reg:23:DFFI.o_Q
o_Q[24] <= dffg:G_NBit_Reg:24:DFFI.o_Q
o_Q[25] <= dffg:G_NBit_Reg:25:DFFI.o_Q
o_Q[26] <= dffg:G_NBit_Reg:26:DFFI.o_Q
o_Q[27] <= dffg:G_NBit_Reg:27:DFFI.o_Q
o_Q[28] <= dffg:G_NBit_Reg:28:DFFI.o_Q
o_Q[29] <= dffg:G_NBit_Reg:29:DFFI.o_Q
o_Q[30] <= dffg:G_NBit_Reg:30:DFFI.o_Q
o_Q[31] <= dffg:G_NBit_Reg:31:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_D[6] => s_D_MUX[6].DATAB
i_D[7] => s_D_MUX[7].DATAB
i_D[8] => s_D_MUX[8].DATAB
i_D[9] => s_D_MUX[9].DATAB
i_D[10] => s_D_MUX[10].DATAB
i_D[11] => s_D_MUX[11].DATAB
i_D[12] => s_D_MUX[12].DATAB
i_D[13] => s_D_MUX[13].DATAB
i_D[14] => s_D_MUX[14].DATAB
i_D[15] => s_D_MUX[15].DATAB
i_D[16] => s_D_MUX[16].DATAB
i_D[17] => s_D_MUX[17].DATAB
i_D[18] => s_D_MUX[18].DATAB
i_D[19] => s_D_MUX[19].DATAB
i_D[20] => s_D_MUX[20].DATAB
i_D[21] => s_D_MUX[21].DATAB
i_D[22] => s_D_MUX[22].DATAB
i_D[23] => s_D_MUX[23].DATAB
i_D[24] => s_D_MUX[24].DATAB
i_D[25] => s_D_MUX[25].DATAB
i_D[26] => s_D_MUX[26].DATAB
i_D[27] => s_D_MUX[27].DATAB
i_D[28] => s_D_MUX[28].DATAB
i_D[29] => s_D_MUX[29].DATAB
i_D[30] => s_D_MUX[30].DATAB
i_D[31] => s_D_MUX[31].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:6:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:7:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:8:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:9:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:10:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:11:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:12:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:13:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:14:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:15:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:16:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:17:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:18:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:19:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:20:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:21:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:22:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:23:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:24:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:25:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:26:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:27:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:28:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:29:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:30:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:31:DFFI.i_WE
i_flush => s_D_MUX[31].OUTPUTSELECT
i_flush => s_D_MUX[30].OUTPUTSELECT
i_flush => s_D_MUX[29].OUTPUTSELECT
i_flush => s_D_MUX[28].OUTPUTSELECT
i_flush => s_D_MUX[27].OUTPUTSELECT
i_flush => s_D_MUX[26].OUTPUTSELECT
i_flush => s_D_MUX[25].OUTPUTSELECT
i_flush => s_D_MUX[24].OUTPUTSELECT
i_flush => s_D_MUX[23].OUTPUTSELECT
i_flush => s_D_MUX[22].OUTPUTSELECT
i_flush => s_D_MUX[21].OUTPUTSELECT
i_flush => s_D_MUX[20].OUTPUTSELECT
i_flush => s_D_MUX[19].OUTPUTSELECT
i_flush => s_D_MUX[18].OUTPUTSELECT
i_flush => s_D_MUX[17].OUTPUTSELECT
i_flush => s_D_MUX[16].OUTPUTSELECT
i_flush => s_D_MUX[15].OUTPUTSELECT
i_flush => s_D_MUX[14].OUTPUTSELECT
i_flush => s_D_MUX[13].OUTPUTSELECT
i_flush => s_D_MUX[12].OUTPUTSELECT
i_flush => s_D_MUX[11].OUTPUTSELECT
i_flush => s_D_MUX[10].OUTPUTSELECT
i_flush => s_D_MUX[9].OUTPUTSELECT
i_flush => s_D_MUX[8].OUTPUTSELECT
i_flush => s_D_MUX[7].OUTPUTSELECT
i_flush => s_D_MUX[6].OUTPUTSELECT
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q
o_Q[6] <= dffg:G_NBit_Reg:6:DFFI.o_Q
o_Q[7] <= dffg:G_NBit_Reg:7:DFFI.o_Q
o_Q[8] <= dffg:G_NBit_Reg:8:DFFI.o_Q
o_Q[9] <= dffg:G_NBit_Reg:9:DFFI.o_Q
o_Q[10] <= dffg:G_NBit_Reg:10:DFFI.o_Q
o_Q[11] <= dffg:G_NBit_Reg:11:DFFI.o_Q
o_Q[12] <= dffg:G_NBit_Reg:12:DFFI.o_Q
o_Q[13] <= dffg:G_NBit_Reg:13:DFFI.o_Q
o_Q[14] <= dffg:G_NBit_Reg:14:DFFI.o_Q
o_Q[15] <= dffg:G_NBit_Reg:15:DFFI.o_Q
o_Q[16] <= dffg:G_NBit_Reg:16:DFFI.o_Q
o_Q[17] <= dffg:G_NBit_Reg:17:DFFI.o_Q
o_Q[18] <= dffg:G_NBit_Reg:18:DFFI.o_Q
o_Q[19] <= dffg:G_NBit_Reg:19:DFFI.o_Q
o_Q[20] <= dffg:G_NBit_Reg:20:DFFI.o_Q
o_Q[21] <= dffg:G_NBit_Reg:21:DFFI.o_Q
o_Q[22] <= dffg:G_NBit_Reg:22:DFFI.o_Q
o_Q[23] <= dffg:G_NBit_Reg:23:DFFI.o_Q
o_Q[24] <= dffg:G_NBit_Reg:24:DFFI.o_Q
o_Q[25] <= dffg:G_NBit_Reg:25:DFFI.o_Q
o_Q[26] <= dffg:G_NBit_Reg:26:DFFI.o_Q
o_Q[27] <= dffg:G_NBit_Reg:27:DFFI.o_Q
o_Q[28] <= dffg:G_NBit_Reg:28:DFFI.o_Q
o_Q[29] <= dffg:G_NBit_Reg:29:DFFI.o_Q
o_Q[30] <= dffg:G_NBit_Reg:30:DFFI.o_Q
o_Q[31] <= dffg:G_NBit_Reg:31:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_D[6] => s_D_MUX[6].DATAB
i_D[7] => s_D_MUX[7].DATAB
i_D[8] => s_D_MUX[8].DATAB
i_D[9] => s_D_MUX[9].DATAB
i_D[10] => s_D_MUX[10].DATAB
i_D[11] => s_D_MUX[11].DATAB
i_D[12] => s_D_MUX[12].DATAB
i_D[13] => s_D_MUX[13].DATAB
i_D[14] => s_D_MUX[14].DATAB
i_D[15] => s_D_MUX[15].DATAB
i_D[16] => s_D_MUX[16].DATAB
i_D[17] => s_D_MUX[17].DATAB
i_D[18] => s_D_MUX[18].DATAB
i_D[19] => s_D_MUX[19].DATAB
i_D[20] => s_D_MUX[20].DATAB
i_D[21] => s_D_MUX[21].DATAB
i_D[22] => s_D_MUX[22].DATAB
i_D[23] => s_D_MUX[23].DATAB
i_D[24] => s_D_MUX[24].DATAB
i_D[25] => s_D_MUX[25].DATAB
i_D[26] => s_D_MUX[26].DATAB
i_D[27] => s_D_MUX[27].DATAB
i_D[28] => s_D_MUX[28].DATAB
i_D[29] => s_D_MUX[29].DATAB
i_D[30] => s_D_MUX[30].DATAB
i_D[31] => s_D_MUX[31].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:6:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:7:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:8:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:9:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:10:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:11:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:12:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:13:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:14:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:15:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:16:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:17:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:18:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:19:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:20:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:21:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:22:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:23:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:24:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:25:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:26:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:27:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:28:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:29:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:30:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:31:DFFI.i_WE
i_flush => s_D_MUX[31].OUTPUTSELECT
i_flush => s_D_MUX[30].OUTPUTSELECT
i_flush => s_D_MUX[29].OUTPUTSELECT
i_flush => s_D_MUX[28].OUTPUTSELECT
i_flush => s_D_MUX[27].OUTPUTSELECT
i_flush => s_D_MUX[26].OUTPUTSELECT
i_flush => s_D_MUX[25].OUTPUTSELECT
i_flush => s_D_MUX[24].OUTPUTSELECT
i_flush => s_D_MUX[23].OUTPUTSELECT
i_flush => s_D_MUX[22].OUTPUTSELECT
i_flush => s_D_MUX[21].OUTPUTSELECT
i_flush => s_D_MUX[20].OUTPUTSELECT
i_flush => s_D_MUX[19].OUTPUTSELECT
i_flush => s_D_MUX[18].OUTPUTSELECT
i_flush => s_D_MUX[17].OUTPUTSELECT
i_flush => s_D_MUX[16].OUTPUTSELECT
i_flush => s_D_MUX[15].OUTPUTSELECT
i_flush => s_D_MUX[14].OUTPUTSELECT
i_flush => s_D_MUX[13].OUTPUTSELECT
i_flush => s_D_MUX[12].OUTPUTSELECT
i_flush => s_D_MUX[11].OUTPUTSELECT
i_flush => s_D_MUX[10].OUTPUTSELECT
i_flush => s_D_MUX[9].OUTPUTSELECT
i_flush => s_D_MUX[8].OUTPUTSELECT
i_flush => s_D_MUX[7].OUTPUTSELECT
i_flush => s_D_MUX[6].OUTPUTSELECT
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q
o_Q[6] <= dffg:G_NBit_Reg:6:DFFI.o_Q
o_Q[7] <= dffg:G_NBit_Reg:7:DFFI.o_Q
o_Q[8] <= dffg:G_NBit_Reg:8:DFFI.o_Q
o_Q[9] <= dffg:G_NBit_Reg:9:DFFI.o_Q
o_Q[10] <= dffg:G_NBit_Reg:10:DFFI.o_Q
o_Q[11] <= dffg:G_NBit_Reg:11:DFFI.o_Q
o_Q[12] <= dffg:G_NBit_Reg:12:DFFI.o_Q
o_Q[13] <= dffg:G_NBit_Reg:13:DFFI.o_Q
o_Q[14] <= dffg:G_NBit_Reg:14:DFFI.o_Q
o_Q[15] <= dffg:G_NBit_Reg:15:DFFI.o_Q
o_Q[16] <= dffg:G_NBit_Reg:16:DFFI.o_Q
o_Q[17] <= dffg:G_NBit_Reg:17:DFFI.o_Q
o_Q[18] <= dffg:G_NBit_Reg:18:DFFI.o_Q
o_Q[19] <= dffg:G_NBit_Reg:19:DFFI.o_Q
o_Q[20] <= dffg:G_NBit_Reg:20:DFFI.o_Q
o_Q[21] <= dffg:G_NBit_Reg:21:DFFI.o_Q
o_Q[22] <= dffg:G_NBit_Reg:22:DFFI.o_Q
o_Q[23] <= dffg:G_NBit_Reg:23:DFFI.o_Q
o_Q[24] <= dffg:G_NBit_Reg:24:DFFI.o_Q
o_Q[25] <= dffg:G_NBit_Reg:25:DFFI.o_Q
o_Q[26] <= dffg:G_NBit_Reg:26:DFFI.o_Q
o_Q[27] <= dffg:G_NBit_Reg:27:DFFI.o_Q
o_Q[28] <= dffg:G_NBit_Reg:28:DFFI.o_Q
o_Q[29] <= dffg:G_NBit_Reg:29:DFFI.o_Q
o_Q[30] <= dffg:G_NBit_Reg:30:DFFI.o_Q
o_Q[31] <= dffg:G_NBit_Reg:31:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg
i_CLK => reg_N_buff:REG_halt.i_CLK
i_CLK => reg_N_buff:REG_overflow_chk.i_CLK
i_CLK => reg_N_buff:REG_reg_DST_DATA_SEL.i_CLK
i_CLK => reg_N_buff:REG_mem_WE.i_CLK
i_CLK => reg_N_buff:REG_PC_4.i_CLK
i_CLK => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_CLK
i_CLK => reg_N_buff:REG_ALUOut.i_CLK
i_CLK => reg_N_buff:REG_overflow.i_CLK
i_CLK => reg_N_buff:REG_RegWr.i_CLK
i_CLK => reg_N_buff:REG_RegWrAddr.i_CLK
i_RST => reg_N_buff:REG_halt.i_RST
i_RST => reg_N_buff:REG_overflow_chk.i_RST
i_RST => reg_N_buff:REG_reg_DST_DATA_SEL.i_RST
i_RST => reg_N_buff:REG_mem_WE.i_RST
i_RST => reg_N_buff:REG_PC_4.i_RST
i_RST => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_RST
i_RST => reg_N_buff:REG_ALUOut.i_RST
i_RST => reg_N_buff:REG_overflow.i_RST
i_RST => reg_N_buff:REG_RegWr.i_RST
i_RST => reg_N_buff:REG_RegWrAddr.i_RST
i_stall => reg_N_buff:REG_halt.i_stall
i_stall => reg_N_buff:REG_overflow_chk.i_stall
i_stall => reg_N_buff:REG_reg_DST_DATA_SEL.i_stall
i_stall => reg_N_buff:REG_mem_WE.i_stall
i_stall => reg_N_buff:REG_PC_4.i_stall
i_stall => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_stall
i_stall => reg_N_buff:REG_ALUOut.i_stall
i_stall => reg_N_buff:REG_overflow.i_stall
i_stall => reg_N_buff:REG_RegWr.i_stall
i_stall => reg_N_buff:REG_RegWrAddr.i_stall
i_flush => reg_N_buff:REG_halt.i_flush
i_flush => reg_N_buff:REG_overflow_chk.i_flush
i_flush => reg_N_buff:REG_reg_DST_DATA_SEL.i_flush
i_flush => reg_N_buff:REG_mem_WE.i_flush
i_flush => reg_N_buff:REG_PC_4.i_flush
i_flush => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_flush
i_flush => reg_N_buff:REG_ALUOut.i_flush
i_flush => reg_N_buff:REG_overflow.i_flush
i_flush => reg_N_buff:REG_RegWr.i_flush
i_flush => reg_N_buff:REG_RegWrAddr.i_flush
i_EX_Halt[0] => reg_N_buff:REG_halt.i_D[0]
i_EX_overflow_chk[0] => reg_N_buff:REG_overflow_chk.i_D[0]
i_EX_reg_DST_DATA_SEL[0] => reg_N_buff:REG_reg_DST_DATA_SEL.i_D[0]
i_EX_reg_DST_DATA_SEL[1] => reg_N_buff:REG_reg_DST_DATA_SEL.i_D[1]
i_EX_mem_WE[0] => reg_N_buff:REG_mem_WE.i_D[0]
i_EX_PC_4[0] => reg_N_buff:REG_PC_4.i_D[0]
i_EX_PC_4[1] => reg_N_buff:REG_PC_4.i_D[1]
i_EX_PC_4[2] => reg_N_buff:REG_PC_4.i_D[2]
i_EX_PC_4[3] => reg_N_buff:REG_PC_4.i_D[3]
i_EX_PC_4[4] => reg_N_buff:REG_PC_4.i_D[4]
i_EX_PC_4[5] => reg_N_buff:REG_PC_4.i_D[5]
i_EX_PC_4[6] => reg_N_buff:REG_PC_4.i_D[6]
i_EX_PC_4[7] => reg_N_buff:REG_PC_4.i_D[7]
i_EX_PC_4[8] => reg_N_buff:REG_PC_4.i_D[8]
i_EX_PC_4[9] => reg_N_buff:REG_PC_4.i_D[9]
i_EX_PC_4[10] => reg_N_buff:REG_PC_4.i_D[10]
i_EX_PC_4[11] => reg_N_buff:REG_PC_4.i_D[11]
i_EX_PC_4[12] => reg_N_buff:REG_PC_4.i_D[12]
i_EX_PC_4[13] => reg_N_buff:REG_PC_4.i_D[13]
i_EX_PC_4[14] => reg_N_buff:REG_PC_4.i_D[14]
i_EX_PC_4[15] => reg_N_buff:REG_PC_4.i_D[15]
i_EX_PC_4[16] => reg_N_buff:REG_PC_4.i_D[16]
i_EX_PC_4[17] => reg_N_buff:REG_PC_4.i_D[17]
i_EX_PC_4[18] => reg_N_buff:REG_PC_4.i_D[18]
i_EX_PC_4[19] => reg_N_buff:REG_PC_4.i_D[19]
i_EX_PC_4[20] => reg_N_buff:REG_PC_4.i_D[20]
i_EX_PC_4[21] => reg_N_buff:REG_PC_4.i_D[21]
i_EX_PC_4[22] => reg_N_buff:REG_PC_4.i_D[22]
i_EX_PC_4[23] => reg_N_buff:REG_PC_4.i_D[23]
i_EX_PC_4[24] => reg_N_buff:REG_PC_4.i_D[24]
i_EX_PC_4[25] => reg_N_buff:REG_PC_4.i_D[25]
i_EX_PC_4[26] => reg_N_buff:REG_PC_4.i_D[26]
i_EX_PC_4[27] => reg_N_buff:REG_PC_4.i_D[27]
i_EX_PC_4[28] => reg_N_buff:REG_PC_4.i_D[28]
i_EX_PC_4[29] => reg_N_buff:REG_PC_4.i_D[29]
i_EX_PC_4[30] => reg_N_buff:REG_PC_4.i_D[30]
i_EX_PC_4[31] => reg_N_buff:REG_PC_4.i_D[31]
i_EX_DMEM_DATA_MUX_FWD[0] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[0]
i_EX_DMEM_DATA_MUX_FWD[1] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[1]
i_EX_DMEM_DATA_MUX_FWD[2] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[2]
i_EX_DMEM_DATA_MUX_FWD[3] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[3]
i_EX_DMEM_DATA_MUX_FWD[4] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[4]
i_EX_DMEM_DATA_MUX_FWD[5] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[5]
i_EX_DMEM_DATA_MUX_FWD[6] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[6]
i_EX_DMEM_DATA_MUX_FWD[7] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[7]
i_EX_DMEM_DATA_MUX_FWD[8] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[8]
i_EX_DMEM_DATA_MUX_FWD[9] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[9]
i_EX_DMEM_DATA_MUX_FWD[10] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[10]
i_EX_DMEM_DATA_MUX_FWD[11] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[11]
i_EX_DMEM_DATA_MUX_FWD[12] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[12]
i_EX_DMEM_DATA_MUX_FWD[13] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[13]
i_EX_DMEM_DATA_MUX_FWD[14] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[14]
i_EX_DMEM_DATA_MUX_FWD[15] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[15]
i_EX_DMEM_DATA_MUX_FWD[16] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[16]
i_EX_DMEM_DATA_MUX_FWD[17] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[17]
i_EX_DMEM_DATA_MUX_FWD[18] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[18]
i_EX_DMEM_DATA_MUX_FWD[19] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[19]
i_EX_DMEM_DATA_MUX_FWD[20] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[20]
i_EX_DMEM_DATA_MUX_FWD[21] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[21]
i_EX_DMEM_DATA_MUX_FWD[22] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[22]
i_EX_DMEM_DATA_MUX_FWD[23] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[23]
i_EX_DMEM_DATA_MUX_FWD[24] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[24]
i_EX_DMEM_DATA_MUX_FWD[25] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[25]
i_EX_DMEM_DATA_MUX_FWD[26] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[26]
i_EX_DMEM_DATA_MUX_FWD[27] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[27]
i_EX_DMEM_DATA_MUX_FWD[28] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[28]
i_EX_DMEM_DATA_MUX_FWD[29] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[29]
i_EX_DMEM_DATA_MUX_FWD[30] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[30]
i_EX_DMEM_DATA_MUX_FWD[31] => reg_N_buff:REG_DMEM_DATA_MUX_FWD.i_D[31]
i_EX_ALUOut[0] => reg_N_buff:REG_ALUOut.i_D[0]
i_EX_ALUOut[1] => reg_N_buff:REG_ALUOut.i_D[1]
i_EX_ALUOut[2] => reg_N_buff:REG_ALUOut.i_D[2]
i_EX_ALUOut[3] => reg_N_buff:REG_ALUOut.i_D[3]
i_EX_ALUOut[4] => reg_N_buff:REG_ALUOut.i_D[4]
i_EX_ALUOut[5] => reg_N_buff:REG_ALUOut.i_D[5]
i_EX_ALUOut[6] => reg_N_buff:REG_ALUOut.i_D[6]
i_EX_ALUOut[7] => reg_N_buff:REG_ALUOut.i_D[7]
i_EX_ALUOut[8] => reg_N_buff:REG_ALUOut.i_D[8]
i_EX_ALUOut[9] => reg_N_buff:REG_ALUOut.i_D[9]
i_EX_ALUOut[10] => reg_N_buff:REG_ALUOut.i_D[10]
i_EX_ALUOut[11] => reg_N_buff:REG_ALUOut.i_D[11]
i_EX_ALUOut[12] => reg_N_buff:REG_ALUOut.i_D[12]
i_EX_ALUOut[13] => reg_N_buff:REG_ALUOut.i_D[13]
i_EX_ALUOut[14] => reg_N_buff:REG_ALUOut.i_D[14]
i_EX_ALUOut[15] => reg_N_buff:REG_ALUOut.i_D[15]
i_EX_ALUOut[16] => reg_N_buff:REG_ALUOut.i_D[16]
i_EX_ALUOut[17] => reg_N_buff:REG_ALUOut.i_D[17]
i_EX_ALUOut[18] => reg_N_buff:REG_ALUOut.i_D[18]
i_EX_ALUOut[19] => reg_N_buff:REG_ALUOut.i_D[19]
i_EX_ALUOut[20] => reg_N_buff:REG_ALUOut.i_D[20]
i_EX_ALUOut[21] => reg_N_buff:REG_ALUOut.i_D[21]
i_EX_ALUOut[22] => reg_N_buff:REG_ALUOut.i_D[22]
i_EX_ALUOut[23] => reg_N_buff:REG_ALUOut.i_D[23]
i_EX_ALUOut[24] => reg_N_buff:REG_ALUOut.i_D[24]
i_EX_ALUOut[25] => reg_N_buff:REG_ALUOut.i_D[25]
i_EX_ALUOut[26] => reg_N_buff:REG_ALUOut.i_D[26]
i_EX_ALUOut[27] => reg_N_buff:REG_ALUOut.i_D[27]
i_EX_ALUOut[28] => reg_N_buff:REG_ALUOut.i_D[28]
i_EX_ALUOut[29] => reg_N_buff:REG_ALUOut.i_D[29]
i_EX_ALUOut[30] => reg_N_buff:REG_ALUOut.i_D[30]
i_EX_ALUOut[31] => reg_N_buff:REG_ALUOut.i_D[31]
i_EX_overflow[0] => reg_N_buff:REG_overflow.i_D[0]
i_EX_RegWr[0] => reg_N_buff:REG_RegWr.i_D[0]
i_EX_RegWrAddr[0] => reg_N_buff:REG_RegWrAddr.i_D[0]
i_EX_RegWrAddr[1] => reg_N_buff:REG_RegWrAddr.i_D[1]
i_EX_RegWrAddr[2] => reg_N_buff:REG_RegWrAddr.i_D[2]
i_EX_RegWrAddr[3] => reg_N_buff:REG_RegWrAddr.i_D[3]
i_EX_RegWrAddr[4] => reg_N_buff:REG_RegWrAddr.i_D[4]
o_DMEM_Halt[0] <= reg_N_buff:REG_halt.o_Q[0]
o_DMEM_overflow_chk[0] <= reg_N_buff:REG_overflow_chk.o_Q[0]
o_DMEM_reg_DST_DATA_SEL[0] <= reg_N_buff:REG_reg_DST_DATA_SEL.o_Q[0]
o_DMEM_reg_DST_DATA_SEL[1] <= reg_N_buff:REG_reg_DST_DATA_SEL.o_Q[1]
o_DMEM_mem_WE[0] <= reg_N_buff:REG_mem_WE.o_Q[0]
o_DMEM_PC_4[0] <= reg_N_buff:REG_PC_4.o_Q[0]
o_DMEM_PC_4[1] <= reg_N_buff:REG_PC_4.o_Q[1]
o_DMEM_PC_4[2] <= reg_N_buff:REG_PC_4.o_Q[2]
o_DMEM_PC_4[3] <= reg_N_buff:REG_PC_4.o_Q[3]
o_DMEM_PC_4[4] <= reg_N_buff:REG_PC_4.o_Q[4]
o_DMEM_PC_4[5] <= reg_N_buff:REG_PC_4.o_Q[5]
o_DMEM_PC_4[6] <= reg_N_buff:REG_PC_4.o_Q[6]
o_DMEM_PC_4[7] <= reg_N_buff:REG_PC_4.o_Q[7]
o_DMEM_PC_4[8] <= reg_N_buff:REG_PC_4.o_Q[8]
o_DMEM_PC_4[9] <= reg_N_buff:REG_PC_4.o_Q[9]
o_DMEM_PC_4[10] <= reg_N_buff:REG_PC_4.o_Q[10]
o_DMEM_PC_4[11] <= reg_N_buff:REG_PC_4.o_Q[11]
o_DMEM_PC_4[12] <= reg_N_buff:REG_PC_4.o_Q[12]
o_DMEM_PC_4[13] <= reg_N_buff:REG_PC_4.o_Q[13]
o_DMEM_PC_4[14] <= reg_N_buff:REG_PC_4.o_Q[14]
o_DMEM_PC_4[15] <= reg_N_buff:REG_PC_4.o_Q[15]
o_DMEM_PC_4[16] <= reg_N_buff:REG_PC_4.o_Q[16]
o_DMEM_PC_4[17] <= reg_N_buff:REG_PC_4.o_Q[17]
o_DMEM_PC_4[18] <= reg_N_buff:REG_PC_4.o_Q[18]
o_DMEM_PC_4[19] <= reg_N_buff:REG_PC_4.o_Q[19]
o_DMEM_PC_4[20] <= reg_N_buff:REG_PC_4.o_Q[20]
o_DMEM_PC_4[21] <= reg_N_buff:REG_PC_4.o_Q[21]
o_DMEM_PC_4[22] <= reg_N_buff:REG_PC_4.o_Q[22]
o_DMEM_PC_4[23] <= reg_N_buff:REG_PC_4.o_Q[23]
o_DMEM_PC_4[24] <= reg_N_buff:REG_PC_4.o_Q[24]
o_DMEM_PC_4[25] <= reg_N_buff:REG_PC_4.o_Q[25]
o_DMEM_PC_4[26] <= reg_N_buff:REG_PC_4.o_Q[26]
o_DMEM_PC_4[27] <= reg_N_buff:REG_PC_4.o_Q[27]
o_DMEM_PC_4[28] <= reg_N_buff:REG_PC_4.o_Q[28]
o_DMEM_PC_4[29] <= reg_N_buff:REG_PC_4.o_Q[29]
o_DMEM_PC_4[30] <= reg_N_buff:REG_PC_4.o_Q[30]
o_DMEM_PC_4[31] <= reg_N_buff:REG_PC_4.o_Q[31]
o_DMEM_DMEM_DATA_MUX_FWD[0] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[0]
o_DMEM_DMEM_DATA_MUX_FWD[1] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[1]
o_DMEM_DMEM_DATA_MUX_FWD[2] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[2]
o_DMEM_DMEM_DATA_MUX_FWD[3] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[3]
o_DMEM_DMEM_DATA_MUX_FWD[4] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[4]
o_DMEM_DMEM_DATA_MUX_FWD[5] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[5]
o_DMEM_DMEM_DATA_MUX_FWD[6] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[6]
o_DMEM_DMEM_DATA_MUX_FWD[7] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[7]
o_DMEM_DMEM_DATA_MUX_FWD[8] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[8]
o_DMEM_DMEM_DATA_MUX_FWD[9] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[9]
o_DMEM_DMEM_DATA_MUX_FWD[10] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[10]
o_DMEM_DMEM_DATA_MUX_FWD[11] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[11]
o_DMEM_DMEM_DATA_MUX_FWD[12] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[12]
o_DMEM_DMEM_DATA_MUX_FWD[13] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[13]
o_DMEM_DMEM_DATA_MUX_FWD[14] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[14]
o_DMEM_DMEM_DATA_MUX_FWD[15] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[15]
o_DMEM_DMEM_DATA_MUX_FWD[16] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[16]
o_DMEM_DMEM_DATA_MUX_FWD[17] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[17]
o_DMEM_DMEM_DATA_MUX_FWD[18] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[18]
o_DMEM_DMEM_DATA_MUX_FWD[19] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[19]
o_DMEM_DMEM_DATA_MUX_FWD[20] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[20]
o_DMEM_DMEM_DATA_MUX_FWD[21] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[21]
o_DMEM_DMEM_DATA_MUX_FWD[22] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[22]
o_DMEM_DMEM_DATA_MUX_FWD[23] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[23]
o_DMEM_DMEM_DATA_MUX_FWD[24] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[24]
o_DMEM_DMEM_DATA_MUX_FWD[25] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[25]
o_DMEM_DMEM_DATA_MUX_FWD[26] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[26]
o_DMEM_DMEM_DATA_MUX_FWD[27] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[27]
o_DMEM_DMEM_DATA_MUX_FWD[28] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[28]
o_DMEM_DMEM_DATA_MUX_FWD[29] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[29]
o_DMEM_DMEM_DATA_MUX_FWD[30] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[30]
o_DMEM_DMEM_DATA_MUX_FWD[31] <= reg_N_buff:REG_DMEM_DATA_MUX_FWD.o_Q[31]
o_DMEM_ALUOut[0] <= reg_N_buff:REG_ALUOut.o_Q[0]
o_DMEM_ALUOut[1] <= reg_N_buff:REG_ALUOut.o_Q[1]
o_DMEM_ALUOut[2] <= reg_N_buff:REG_ALUOut.o_Q[2]
o_DMEM_ALUOut[3] <= reg_N_buff:REG_ALUOut.o_Q[3]
o_DMEM_ALUOut[4] <= reg_N_buff:REG_ALUOut.o_Q[4]
o_DMEM_ALUOut[5] <= reg_N_buff:REG_ALUOut.o_Q[5]
o_DMEM_ALUOut[6] <= reg_N_buff:REG_ALUOut.o_Q[6]
o_DMEM_ALUOut[7] <= reg_N_buff:REG_ALUOut.o_Q[7]
o_DMEM_ALUOut[8] <= reg_N_buff:REG_ALUOut.o_Q[8]
o_DMEM_ALUOut[9] <= reg_N_buff:REG_ALUOut.o_Q[9]
o_DMEM_ALUOut[10] <= reg_N_buff:REG_ALUOut.o_Q[10]
o_DMEM_ALUOut[11] <= reg_N_buff:REG_ALUOut.o_Q[11]
o_DMEM_ALUOut[12] <= reg_N_buff:REG_ALUOut.o_Q[12]
o_DMEM_ALUOut[13] <= reg_N_buff:REG_ALUOut.o_Q[13]
o_DMEM_ALUOut[14] <= reg_N_buff:REG_ALUOut.o_Q[14]
o_DMEM_ALUOut[15] <= reg_N_buff:REG_ALUOut.o_Q[15]
o_DMEM_ALUOut[16] <= reg_N_buff:REG_ALUOut.o_Q[16]
o_DMEM_ALUOut[17] <= reg_N_buff:REG_ALUOut.o_Q[17]
o_DMEM_ALUOut[18] <= reg_N_buff:REG_ALUOut.o_Q[18]
o_DMEM_ALUOut[19] <= reg_N_buff:REG_ALUOut.o_Q[19]
o_DMEM_ALUOut[20] <= reg_N_buff:REG_ALUOut.o_Q[20]
o_DMEM_ALUOut[21] <= reg_N_buff:REG_ALUOut.o_Q[21]
o_DMEM_ALUOut[22] <= reg_N_buff:REG_ALUOut.o_Q[22]
o_DMEM_ALUOut[23] <= reg_N_buff:REG_ALUOut.o_Q[23]
o_DMEM_ALUOut[24] <= reg_N_buff:REG_ALUOut.o_Q[24]
o_DMEM_ALUOut[25] <= reg_N_buff:REG_ALUOut.o_Q[25]
o_DMEM_ALUOut[26] <= reg_N_buff:REG_ALUOut.o_Q[26]
o_DMEM_ALUOut[27] <= reg_N_buff:REG_ALUOut.o_Q[27]
o_DMEM_ALUOut[28] <= reg_N_buff:REG_ALUOut.o_Q[28]
o_DMEM_ALUOut[29] <= reg_N_buff:REG_ALUOut.o_Q[29]
o_DMEM_ALUOut[30] <= reg_N_buff:REG_ALUOut.o_Q[30]
o_DMEM_ALUOut[31] <= reg_N_buff:REG_ALUOut.o_Q[31]
o_DMEM_overflow[0] <= reg_N_buff:REG_overflow.o_Q[0]
o_DMEM_RegWr[0] <= reg_N_buff:REG_RegWr.o_Q[0]
o_DMEM_RegWrAddr[0] <= reg_N_buff:REG_RegWrAddr.o_Q[0]
o_DMEM_RegWrAddr[1] <= reg_N_buff:REG_RegWrAddr.o_Q[1]
o_DMEM_RegWrAddr[2] <= reg_N_buff:REG_RegWrAddr.o_Q[2]
o_DMEM_RegWrAddr[3] <= reg_N_buff:REG_RegWrAddr.o_Q[3]
o_DMEM_RegWrAddr[4] <= reg_N_buff:REG_RegWrAddr.o_Q[4]


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_halt
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_halt|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_overflow_chk
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_overflow_chk|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_D[6] => s_D_MUX[6].DATAB
i_D[7] => s_D_MUX[7].DATAB
i_D[8] => s_D_MUX[8].DATAB
i_D[9] => s_D_MUX[9].DATAB
i_D[10] => s_D_MUX[10].DATAB
i_D[11] => s_D_MUX[11].DATAB
i_D[12] => s_D_MUX[12].DATAB
i_D[13] => s_D_MUX[13].DATAB
i_D[14] => s_D_MUX[14].DATAB
i_D[15] => s_D_MUX[15].DATAB
i_D[16] => s_D_MUX[16].DATAB
i_D[17] => s_D_MUX[17].DATAB
i_D[18] => s_D_MUX[18].DATAB
i_D[19] => s_D_MUX[19].DATAB
i_D[20] => s_D_MUX[20].DATAB
i_D[21] => s_D_MUX[21].DATAB
i_D[22] => s_D_MUX[22].DATAB
i_D[23] => s_D_MUX[23].DATAB
i_D[24] => s_D_MUX[24].DATAB
i_D[25] => s_D_MUX[25].DATAB
i_D[26] => s_D_MUX[26].DATAB
i_D[27] => s_D_MUX[27].DATAB
i_D[28] => s_D_MUX[28].DATAB
i_D[29] => s_D_MUX[29].DATAB
i_D[30] => s_D_MUX[30].DATAB
i_D[31] => s_D_MUX[31].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:6:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:7:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:8:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:9:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:10:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:11:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:12:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:13:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:14:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:15:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:16:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:17:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:18:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:19:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:20:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:21:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:22:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:23:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:24:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:25:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:26:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:27:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:28:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:29:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:30:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:31:DFFI.i_WE
i_flush => s_D_MUX[31].OUTPUTSELECT
i_flush => s_D_MUX[30].OUTPUTSELECT
i_flush => s_D_MUX[29].OUTPUTSELECT
i_flush => s_D_MUX[28].OUTPUTSELECT
i_flush => s_D_MUX[27].OUTPUTSELECT
i_flush => s_D_MUX[26].OUTPUTSELECT
i_flush => s_D_MUX[25].OUTPUTSELECT
i_flush => s_D_MUX[24].OUTPUTSELECT
i_flush => s_D_MUX[23].OUTPUTSELECT
i_flush => s_D_MUX[22].OUTPUTSELECT
i_flush => s_D_MUX[21].OUTPUTSELECT
i_flush => s_D_MUX[20].OUTPUTSELECT
i_flush => s_D_MUX[19].OUTPUTSELECT
i_flush => s_D_MUX[18].OUTPUTSELECT
i_flush => s_D_MUX[17].OUTPUTSELECT
i_flush => s_D_MUX[16].OUTPUTSELECT
i_flush => s_D_MUX[15].OUTPUTSELECT
i_flush => s_D_MUX[14].OUTPUTSELECT
i_flush => s_D_MUX[13].OUTPUTSELECT
i_flush => s_D_MUX[12].OUTPUTSELECT
i_flush => s_D_MUX[11].OUTPUTSELECT
i_flush => s_D_MUX[10].OUTPUTSELECT
i_flush => s_D_MUX[9].OUTPUTSELECT
i_flush => s_D_MUX[8].OUTPUTSELECT
i_flush => s_D_MUX[7].OUTPUTSELECT
i_flush => s_D_MUX[6].OUTPUTSELECT
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q
o_Q[6] <= dffg:G_NBit_Reg:6:DFFI.o_Q
o_Q[7] <= dffg:G_NBit_Reg:7:DFFI.o_Q
o_Q[8] <= dffg:G_NBit_Reg:8:DFFI.o_Q
o_Q[9] <= dffg:G_NBit_Reg:9:DFFI.o_Q
o_Q[10] <= dffg:G_NBit_Reg:10:DFFI.o_Q
o_Q[11] <= dffg:G_NBit_Reg:11:DFFI.o_Q
o_Q[12] <= dffg:G_NBit_Reg:12:DFFI.o_Q
o_Q[13] <= dffg:G_NBit_Reg:13:DFFI.o_Q
o_Q[14] <= dffg:G_NBit_Reg:14:DFFI.o_Q
o_Q[15] <= dffg:G_NBit_Reg:15:DFFI.o_Q
o_Q[16] <= dffg:G_NBit_Reg:16:DFFI.o_Q
o_Q[17] <= dffg:G_NBit_Reg:17:DFFI.o_Q
o_Q[18] <= dffg:G_NBit_Reg:18:DFFI.o_Q
o_Q[19] <= dffg:G_NBit_Reg:19:DFFI.o_Q
o_Q[20] <= dffg:G_NBit_Reg:20:DFFI.o_Q
o_Q[21] <= dffg:G_NBit_Reg:21:DFFI.o_Q
o_Q[22] <= dffg:G_NBit_Reg:22:DFFI.o_Q
o_Q[23] <= dffg:G_NBit_Reg:23:DFFI.o_Q
o_Q[24] <= dffg:G_NBit_Reg:24:DFFI.o_Q
o_Q[25] <= dffg:G_NBit_Reg:25:DFFI.o_Q
o_Q[26] <= dffg:G_NBit_Reg:26:DFFI.o_Q
o_Q[27] <= dffg:G_NBit_Reg:27:DFFI.o_Q
o_Q[28] <= dffg:G_NBit_Reg:28:DFFI.o_Q
o_Q[29] <= dffg:G_NBit_Reg:29:DFFI.o_Q
o_Q[30] <= dffg:G_NBit_Reg:30:DFFI.o_Q
o_Q[31] <= dffg:G_NBit_Reg:31:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_D[6] => s_D_MUX[6].DATAB
i_D[7] => s_D_MUX[7].DATAB
i_D[8] => s_D_MUX[8].DATAB
i_D[9] => s_D_MUX[9].DATAB
i_D[10] => s_D_MUX[10].DATAB
i_D[11] => s_D_MUX[11].DATAB
i_D[12] => s_D_MUX[12].DATAB
i_D[13] => s_D_MUX[13].DATAB
i_D[14] => s_D_MUX[14].DATAB
i_D[15] => s_D_MUX[15].DATAB
i_D[16] => s_D_MUX[16].DATAB
i_D[17] => s_D_MUX[17].DATAB
i_D[18] => s_D_MUX[18].DATAB
i_D[19] => s_D_MUX[19].DATAB
i_D[20] => s_D_MUX[20].DATAB
i_D[21] => s_D_MUX[21].DATAB
i_D[22] => s_D_MUX[22].DATAB
i_D[23] => s_D_MUX[23].DATAB
i_D[24] => s_D_MUX[24].DATAB
i_D[25] => s_D_MUX[25].DATAB
i_D[26] => s_D_MUX[26].DATAB
i_D[27] => s_D_MUX[27].DATAB
i_D[28] => s_D_MUX[28].DATAB
i_D[29] => s_D_MUX[29].DATAB
i_D[30] => s_D_MUX[30].DATAB
i_D[31] => s_D_MUX[31].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:6:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:7:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:8:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:9:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:10:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:11:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:12:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:13:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:14:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:15:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:16:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:17:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:18:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:19:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:20:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:21:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:22:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:23:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:24:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:25:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:26:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:27:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:28:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:29:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:30:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:31:DFFI.i_WE
i_flush => s_D_MUX[31].OUTPUTSELECT
i_flush => s_D_MUX[30].OUTPUTSELECT
i_flush => s_D_MUX[29].OUTPUTSELECT
i_flush => s_D_MUX[28].OUTPUTSELECT
i_flush => s_D_MUX[27].OUTPUTSELECT
i_flush => s_D_MUX[26].OUTPUTSELECT
i_flush => s_D_MUX[25].OUTPUTSELECT
i_flush => s_D_MUX[24].OUTPUTSELECT
i_flush => s_D_MUX[23].OUTPUTSELECT
i_flush => s_D_MUX[22].OUTPUTSELECT
i_flush => s_D_MUX[21].OUTPUTSELECT
i_flush => s_D_MUX[20].OUTPUTSELECT
i_flush => s_D_MUX[19].OUTPUTSELECT
i_flush => s_D_MUX[18].OUTPUTSELECT
i_flush => s_D_MUX[17].OUTPUTSELECT
i_flush => s_D_MUX[16].OUTPUTSELECT
i_flush => s_D_MUX[15].OUTPUTSELECT
i_flush => s_D_MUX[14].OUTPUTSELECT
i_flush => s_D_MUX[13].OUTPUTSELECT
i_flush => s_D_MUX[12].OUTPUTSELECT
i_flush => s_D_MUX[11].OUTPUTSELECT
i_flush => s_D_MUX[10].OUTPUTSELECT
i_flush => s_D_MUX[9].OUTPUTSELECT
i_flush => s_D_MUX[8].OUTPUTSELECT
i_flush => s_D_MUX[7].OUTPUTSELECT
i_flush => s_D_MUX[6].OUTPUTSELECT
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q
o_Q[6] <= dffg:G_NBit_Reg:6:DFFI.o_Q
o_Q[7] <= dffg:G_NBit_Reg:7:DFFI.o_Q
o_Q[8] <= dffg:G_NBit_Reg:8:DFFI.o_Q
o_Q[9] <= dffg:G_NBit_Reg:9:DFFI.o_Q
o_Q[10] <= dffg:G_NBit_Reg:10:DFFI.o_Q
o_Q[11] <= dffg:G_NBit_Reg:11:DFFI.o_Q
o_Q[12] <= dffg:G_NBit_Reg:12:DFFI.o_Q
o_Q[13] <= dffg:G_NBit_Reg:13:DFFI.o_Q
o_Q[14] <= dffg:G_NBit_Reg:14:DFFI.o_Q
o_Q[15] <= dffg:G_NBit_Reg:15:DFFI.o_Q
o_Q[16] <= dffg:G_NBit_Reg:16:DFFI.o_Q
o_Q[17] <= dffg:G_NBit_Reg:17:DFFI.o_Q
o_Q[18] <= dffg:G_NBit_Reg:18:DFFI.o_Q
o_Q[19] <= dffg:G_NBit_Reg:19:DFFI.o_Q
o_Q[20] <= dffg:G_NBit_Reg:20:DFFI.o_Q
o_Q[21] <= dffg:G_NBit_Reg:21:DFFI.o_Q
o_Q[22] <= dffg:G_NBit_Reg:22:DFFI.o_Q
o_Q[23] <= dffg:G_NBit_Reg:23:DFFI.o_Q
o_Q[24] <= dffg:G_NBit_Reg:24:DFFI.o_Q
o_Q[25] <= dffg:G_NBit_Reg:25:DFFI.o_Q
o_Q[26] <= dffg:G_NBit_Reg:26:DFFI.o_Q
o_Q[27] <= dffg:G_NBit_Reg:27:DFFI.o_Q
o_Q[28] <= dffg:G_NBit_Reg:28:DFFI.o_Q
o_Q[29] <= dffg:G_NBit_Reg:29:DFFI.o_Q
o_Q[30] <= dffg:G_NBit_Reg:30:DFFI.o_Q
o_Q[31] <= dffg:G_NBit_Reg:31:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_D[6] => s_D_MUX[6].DATAB
i_D[7] => s_D_MUX[7].DATAB
i_D[8] => s_D_MUX[8].DATAB
i_D[9] => s_D_MUX[9].DATAB
i_D[10] => s_D_MUX[10].DATAB
i_D[11] => s_D_MUX[11].DATAB
i_D[12] => s_D_MUX[12].DATAB
i_D[13] => s_D_MUX[13].DATAB
i_D[14] => s_D_MUX[14].DATAB
i_D[15] => s_D_MUX[15].DATAB
i_D[16] => s_D_MUX[16].DATAB
i_D[17] => s_D_MUX[17].DATAB
i_D[18] => s_D_MUX[18].DATAB
i_D[19] => s_D_MUX[19].DATAB
i_D[20] => s_D_MUX[20].DATAB
i_D[21] => s_D_MUX[21].DATAB
i_D[22] => s_D_MUX[22].DATAB
i_D[23] => s_D_MUX[23].DATAB
i_D[24] => s_D_MUX[24].DATAB
i_D[25] => s_D_MUX[25].DATAB
i_D[26] => s_D_MUX[26].DATAB
i_D[27] => s_D_MUX[27].DATAB
i_D[28] => s_D_MUX[28].DATAB
i_D[29] => s_D_MUX[29].DATAB
i_D[30] => s_D_MUX[30].DATAB
i_D[31] => s_D_MUX[31].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:6:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:7:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:8:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:9:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:10:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:11:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:12:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:13:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:14:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:15:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:16:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:17:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:18:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:19:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:20:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:21:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:22:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:23:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:24:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:25:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:26:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:27:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:28:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:29:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:30:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:31:DFFI.i_WE
i_flush => s_D_MUX[31].OUTPUTSELECT
i_flush => s_D_MUX[30].OUTPUTSELECT
i_flush => s_D_MUX[29].OUTPUTSELECT
i_flush => s_D_MUX[28].OUTPUTSELECT
i_flush => s_D_MUX[27].OUTPUTSELECT
i_flush => s_D_MUX[26].OUTPUTSELECT
i_flush => s_D_MUX[25].OUTPUTSELECT
i_flush => s_D_MUX[24].OUTPUTSELECT
i_flush => s_D_MUX[23].OUTPUTSELECT
i_flush => s_D_MUX[22].OUTPUTSELECT
i_flush => s_D_MUX[21].OUTPUTSELECT
i_flush => s_D_MUX[20].OUTPUTSELECT
i_flush => s_D_MUX[19].OUTPUTSELECT
i_flush => s_D_MUX[18].OUTPUTSELECT
i_flush => s_D_MUX[17].OUTPUTSELECT
i_flush => s_D_MUX[16].OUTPUTSELECT
i_flush => s_D_MUX[15].OUTPUTSELECT
i_flush => s_D_MUX[14].OUTPUTSELECT
i_flush => s_D_MUX[13].OUTPUTSELECT
i_flush => s_D_MUX[12].OUTPUTSELECT
i_flush => s_D_MUX[11].OUTPUTSELECT
i_flush => s_D_MUX[10].OUTPUTSELECT
i_flush => s_D_MUX[9].OUTPUTSELECT
i_flush => s_D_MUX[8].OUTPUTSELECT
i_flush => s_D_MUX[7].OUTPUTSELECT
i_flush => s_D_MUX[6].OUTPUTSELECT
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q
o_Q[6] <= dffg:G_NBit_Reg:6:DFFI.o_Q
o_Q[7] <= dffg:G_NBit_Reg:7:DFFI.o_Q
o_Q[8] <= dffg:G_NBit_Reg:8:DFFI.o_Q
o_Q[9] <= dffg:G_NBit_Reg:9:DFFI.o_Q
o_Q[10] <= dffg:G_NBit_Reg:10:DFFI.o_Q
o_Q[11] <= dffg:G_NBit_Reg:11:DFFI.o_Q
o_Q[12] <= dffg:G_NBit_Reg:12:DFFI.o_Q
o_Q[13] <= dffg:G_NBit_Reg:13:DFFI.o_Q
o_Q[14] <= dffg:G_NBit_Reg:14:DFFI.o_Q
o_Q[15] <= dffg:G_NBit_Reg:15:DFFI.o_Q
o_Q[16] <= dffg:G_NBit_Reg:16:DFFI.o_Q
o_Q[17] <= dffg:G_NBit_Reg:17:DFFI.o_Q
o_Q[18] <= dffg:G_NBit_Reg:18:DFFI.o_Q
o_Q[19] <= dffg:G_NBit_Reg:19:DFFI.o_Q
o_Q[20] <= dffg:G_NBit_Reg:20:DFFI.o_Q
o_Q[21] <= dffg:G_NBit_Reg:21:DFFI.o_Q
o_Q[22] <= dffg:G_NBit_Reg:22:DFFI.o_Q
o_Q[23] <= dffg:G_NBit_Reg:23:DFFI.o_Q
o_Q[24] <= dffg:G_NBit_Reg:24:DFFI.o_Q
o_Q[25] <= dffg:G_NBit_Reg:25:DFFI.o_Q
o_Q[26] <= dffg:G_NBit_Reg:26:DFFI.o_Q
o_Q[27] <= dffg:G_NBit_Reg:27:DFFI.o_Q
o_Q[28] <= dffg:G_NBit_Reg:28:DFFI.o_Q
o_Q[29] <= dffg:G_NBit_Reg:29:DFFI.o_Q
o_Q[30] <= dffg:G_NBit_Reg:30:DFFI.o_Q
o_Q[31] <= dffg:G_NBit_Reg:31:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_overflow
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_overflow|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWr
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWr|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg
i_CLK => reg_N_buff:REG_halt.i_CLK
i_CLK => reg_N_buff:REG_overflow_chk.i_CLK
i_CLK => reg_N_buff:REG_reg_DST_DATA_SEL.i_CLK
i_CLK => reg_N_buff:REG_PC_4.i_CLK
i_CLK => reg_N_buff:REG_ALUOut.i_CLK
i_CLK => reg_N_buff:REG_overflow.i_CLK
i_CLK => reg_N_buff:REG_DMEM_DATA.i_CLK
i_CLK => reg_N_buff:REG_RegWr.i_CLK
i_CLK => reg_N_buff:REG_RegWrAddr.i_CLK
i_RST => reg_N_buff:REG_halt.i_RST
i_RST => reg_N_buff:REG_overflow_chk.i_RST
i_RST => reg_N_buff:REG_reg_DST_DATA_SEL.i_RST
i_RST => reg_N_buff:REG_PC_4.i_RST
i_RST => reg_N_buff:REG_ALUOut.i_RST
i_RST => reg_N_buff:REG_overflow.i_RST
i_RST => reg_N_buff:REG_DMEM_DATA.i_RST
i_RST => reg_N_buff:REG_RegWr.i_RST
i_RST => reg_N_buff:REG_RegWrAddr.i_RST
i_stall => reg_N_buff:REG_halt.i_stall
i_stall => reg_N_buff:REG_overflow_chk.i_stall
i_stall => reg_N_buff:REG_reg_DST_DATA_SEL.i_stall
i_stall => reg_N_buff:REG_PC_4.i_stall
i_stall => reg_N_buff:REG_ALUOut.i_stall
i_stall => reg_N_buff:REG_overflow.i_stall
i_stall => reg_N_buff:REG_DMEM_DATA.i_stall
i_stall => reg_N_buff:REG_RegWr.i_stall
i_stall => reg_N_buff:REG_RegWrAddr.i_stall
i_flush => reg_N_buff:REG_halt.i_flush
i_flush => reg_N_buff:REG_overflow_chk.i_flush
i_flush => reg_N_buff:REG_reg_DST_DATA_SEL.i_flush
i_flush => reg_N_buff:REG_PC_4.i_flush
i_flush => reg_N_buff:REG_ALUOut.i_flush
i_flush => reg_N_buff:REG_overflow.i_flush
i_flush => reg_N_buff:REG_DMEM_DATA.i_flush
i_flush => reg_N_buff:REG_RegWr.i_flush
i_flush => reg_N_buff:REG_RegWrAddr.i_flush
i_DMEM_Halt[0] => reg_N_buff:REG_halt.i_D[0]
i_DMEM_overflow_chk[0] => reg_N_buff:REG_overflow_chk.i_D[0]
i_DMEM_reg_DST_DATA_SEL[0] => reg_N_buff:REG_reg_DST_DATA_SEL.i_D[0]
i_DMEM_reg_DST_DATA_SEL[1] => reg_N_buff:REG_reg_DST_DATA_SEL.i_D[1]
i_DMEM_PC_4[0] => reg_N_buff:REG_PC_4.i_D[0]
i_DMEM_PC_4[1] => reg_N_buff:REG_PC_4.i_D[1]
i_DMEM_PC_4[2] => reg_N_buff:REG_PC_4.i_D[2]
i_DMEM_PC_4[3] => reg_N_buff:REG_PC_4.i_D[3]
i_DMEM_PC_4[4] => reg_N_buff:REG_PC_4.i_D[4]
i_DMEM_PC_4[5] => reg_N_buff:REG_PC_4.i_D[5]
i_DMEM_PC_4[6] => reg_N_buff:REG_PC_4.i_D[6]
i_DMEM_PC_4[7] => reg_N_buff:REG_PC_4.i_D[7]
i_DMEM_PC_4[8] => reg_N_buff:REG_PC_4.i_D[8]
i_DMEM_PC_4[9] => reg_N_buff:REG_PC_4.i_D[9]
i_DMEM_PC_4[10] => reg_N_buff:REG_PC_4.i_D[10]
i_DMEM_PC_4[11] => reg_N_buff:REG_PC_4.i_D[11]
i_DMEM_PC_4[12] => reg_N_buff:REG_PC_4.i_D[12]
i_DMEM_PC_4[13] => reg_N_buff:REG_PC_4.i_D[13]
i_DMEM_PC_4[14] => reg_N_buff:REG_PC_4.i_D[14]
i_DMEM_PC_4[15] => reg_N_buff:REG_PC_4.i_D[15]
i_DMEM_PC_4[16] => reg_N_buff:REG_PC_4.i_D[16]
i_DMEM_PC_4[17] => reg_N_buff:REG_PC_4.i_D[17]
i_DMEM_PC_4[18] => reg_N_buff:REG_PC_4.i_D[18]
i_DMEM_PC_4[19] => reg_N_buff:REG_PC_4.i_D[19]
i_DMEM_PC_4[20] => reg_N_buff:REG_PC_4.i_D[20]
i_DMEM_PC_4[21] => reg_N_buff:REG_PC_4.i_D[21]
i_DMEM_PC_4[22] => reg_N_buff:REG_PC_4.i_D[22]
i_DMEM_PC_4[23] => reg_N_buff:REG_PC_4.i_D[23]
i_DMEM_PC_4[24] => reg_N_buff:REG_PC_4.i_D[24]
i_DMEM_PC_4[25] => reg_N_buff:REG_PC_4.i_D[25]
i_DMEM_PC_4[26] => reg_N_buff:REG_PC_4.i_D[26]
i_DMEM_PC_4[27] => reg_N_buff:REG_PC_4.i_D[27]
i_DMEM_PC_4[28] => reg_N_buff:REG_PC_4.i_D[28]
i_DMEM_PC_4[29] => reg_N_buff:REG_PC_4.i_D[29]
i_DMEM_PC_4[30] => reg_N_buff:REG_PC_4.i_D[30]
i_DMEM_PC_4[31] => reg_N_buff:REG_PC_4.i_D[31]
i_DMEM_ALUOut[0] => reg_N_buff:REG_ALUOut.i_D[0]
i_DMEM_ALUOut[1] => reg_N_buff:REG_ALUOut.i_D[1]
i_DMEM_ALUOut[2] => reg_N_buff:REG_ALUOut.i_D[2]
i_DMEM_ALUOut[3] => reg_N_buff:REG_ALUOut.i_D[3]
i_DMEM_ALUOut[4] => reg_N_buff:REG_ALUOut.i_D[4]
i_DMEM_ALUOut[5] => reg_N_buff:REG_ALUOut.i_D[5]
i_DMEM_ALUOut[6] => reg_N_buff:REG_ALUOut.i_D[6]
i_DMEM_ALUOut[7] => reg_N_buff:REG_ALUOut.i_D[7]
i_DMEM_ALUOut[8] => reg_N_buff:REG_ALUOut.i_D[8]
i_DMEM_ALUOut[9] => reg_N_buff:REG_ALUOut.i_D[9]
i_DMEM_ALUOut[10] => reg_N_buff:REG_ALUOut.i_D[10]
i_DMEM_ALUOut[11] => reg_N_buff:REG_ALUOut.i_D[11]
i_DMEM_ALUOut[12] => reg_N_buff:REG_ALUOut.i_D[12]
i_DMEM_ALUOut[13] => reg_N_buff:REG_ALUOut.i_D[13]
i_DMEM_ALUOut[14] => reg_N_buff:REG_ALUOut.i_D[14]
i_DMEM_ALUOut[15] => reg_N_buff:REG_ALUOut.i_D[15]
i_DMEM_ALUOut[16] => reg_N_buff:REG_ALUOut.i_D[16]
i_DMEM_ALUOut[17] => reg_N_buff:REG_ALUOut.i_D[17]
i_DMEM_ALUOut[18] => reg_N_buff:REG_ALUOut.i_D[18]
i_DMEM_ALUOut[19] => reg_N_buff:REG_ALUOut.i_D[19]
i_DMEM_ALUOut[20] => reg_N_buff:REG_ALUOut.i_D[20]
i_DMEM_ALUOut[21] => reg_N_buff:REG_ALUOut.i_D[21]
i_DMEM_ALUOut[22] => reg_N_buff:REG_ALUOut.i_D[22]
i_DMEM_ALUOut[23] => reg_N_buff:REG_ALUOut.i_D[23]
i_DMEM_ALUOut[24] => reg_N_buff:REG_ALUOut.i_D[24]
i_DMEM_ALUOut[25] => reg_N_buff:REG_ALUOut.i_D[25]
i_DMEM_ALUOut[26] => reg_N_buff:REG_ALUOut.i_D[26]
i_DMEM_ALUOut[27] => reg_N_buff:REG_ALUOut.i_D[27]
i_DMEM_ALUOut[28] => reg_N_buff:REG_ALUOut.i_D[28]
i_DMEM_ALUOut[29] => reg_N_buff:REG_ALUOut.i_D[29]
i_DMEM_ALUOut[30] => reg_N_buff:REG_ALUOut.i_D[30]
i_DMEM_ALUOut[31] => reg_N_buff:REG_ALUOut.i_D[31]
i_DMEM_overflow[0] => reg_N_buff:REG_overflow.i_D[0]
i_DMEM_DMEM_DATA[0] => reg_N_buff:REG_DMEM_DATA.i_D[0]
i_DMEM_DMEM_DATA[1] => reg_N_buff:REG_DMEM_DATA.i_D[1]
i_DMEM_DMEM_DATA[2] => reg_N_buff:REG_DMEM_DATA.i_D[2]
i_DMEM_DMEM_DATA[3] => reg_N_buff:REG_DMEM_DATA.i_D[3]
i_DMEM_DMEM_DATA[4] => reg_N_buff:REG_DMEM_DATA.i_D[4]
i_DMEM_DMEM_DATA[5] => reg_N_buff:REG_DMEM_DATA.i_D[5]
i_DMEM_DMEM_DATA[6] => reg_N_buff:REG_DMEM_DATA.i_D[6]
i_DMEM_DMEM_DATA[7] => reg_N_buff:REG_DMEM_DATA.i_D[7]
i_DMEM_DMEM_DATA[8] => reg_N_buff:REG_DMEM_DATA.i_D[8]
i_DMEM_DMEM_DATA[9] => reg_N_buff:REG_DMEM_DATA.i_D[9]
i_DMEM_DMEM_DATA[10] => reg_N_buff:REG_DMEM_DATA.i_D[10]
i_DMEM_DMEM_DATA[11] => reg_N_buff:REG_DMEM_DATA.i_D[11]
i_DMEM_DMEM_DATA[12] => reg_N_buff:REG_DMEM_DATA.i_D[12]
i_DMEM_DMEM_DATA[13] => reg_N_buff:REG_DMEM_DATA.i_D[13]
i_DMEM_DMEM_DATA[14] => reg_N_buff:REG_DMEM_DATA.i_D[14]
i_DMEM_DMEM_DATA[15] => reg_N_buff:REG_DMEM_DATA.i_D[15]
i_DMEM_DMEM_DATA[16] => reg_N_buff:REG_DMEM_DATA.i_D[16]
i_DMEM_DMEM_DATA[17] => reg_N_buff:REG_DMEM_DATA.i_D[17]
i_DMEM_DMEM_DATA[18] => reg_N_buff:REG_DMEM_DATA.i_D[18]
i_DMEM_DMEM_DATA[19] => reg_N_buff:REG_DMEM_DATA.i_D[19]
i_DMEM_DMEM_DATA[20] => reg_N_buff:REG_DMEM_DATA.i_D[20]
i_DMEM_DMEM_DATA[21] => reg_N_buff:REG_DMEM_DATA.i_D[21]
i_DMEM_DMEM_DATA[22] => reg_N_buff:REG_DMEM_DATA.i_D[22]
i_DMEM_DMEM_DATA[23] => reg_N_buff:REG_DMEM_DATA.i_D[23]
i_DMEM_DMEM_DATA[24] => reg_N_buff:REG_DMEM_DATA.i_D[24]
i_DMEM_DMEM_DATA[25] => reg_N_buff:REG_DMEM_DATA.i_D[25]
i_DMEM_DMEM_DATA[26] => reg_N_buff:REG_DMEM_DATA.i_D[26]
i_DMEM_DMEM_DATA[27] => reg_N_buff:REG_DMEM_DATA.i_D[27]
i_DMEM_DMEM_DATA[28] => reg_N_buff:REG_DMEM_DATA.i_D[28]
i_DMEM_DMEM_DATA[29] => reg_N_buff:REG_DMEM_DATA.i_D[29]
i_DMEM_DMEM_DATA[30] => reg_N_buff:REG_DMEM_DATA.i_D[30]
i_DMEM_DMEM_DATA[31] => reg_N_buff:REG_DMEM_DATA.i_D[31]
i_DMEM_RegWr[0] => reg_N_buff:REG_RegWr.i_D[0]
i_DMEM_RegWrAddr[0] => reg_N_buff:REG_RegWrAddr.i_D[0]
i_DMEM_RegWrAddr[1] => reg_N_buff:REG_RegWrAddr.i_D[1]
i_DMEM_RegWrAddr[2] => reg_N_buff:REG_RegWrAddr.i_D[2]
i_DMEM_RegWrAddr[3] => reg_N_buff:REG_RegWrAddr.i_D[3]
i_DMEM_RegWrAddr[4] => reg_N_buff:REG_RegWrAddr.i_D[4]
o_WB_Halt[0] <= reg_N_buff:REG_halt.o_Q[0]
o_WB_overflow_chk[0] <= reg_N_buff:REG_overflow_chk.o_Q[0]
o_WB_reg_DST_DATA_SEL[0] <= reg_N_buff:REG_reg_DST_DATA_SEL.o_Q[0]
o_WB_reg_DST_DATA_SEL[1] <= reg_N_buff:REG_reg_DST_DATA_SEL.o_Q[1]
o_WB_PC_4[0] <= reg_N_buff:REG_PC_4.o_Q[0]
o_WB_PC_4[1] <= reg_N_buff:REG_PC_4.o_Q[1]
o_WB_PC_4[2] <= reg_N_buff:REG_PC_4.o_Q[2]
o_WB_PC_4[3] <= reg_N_buff:REG_PC_4.o_Q[3]
o_WB_PC_4[4] <= reg_N_buff:REG_PC_4.o_Q[4]
o_WB_PC_4[5] <= reg_N_buff:REG_PC_4.o_Q[5]
o_WB_PC_4[6] <= reg_N_buff:REG_PC_4.o_Q[6]
o_WB_PC_4[7] <= reg_N_buff:REG_PC_4.o_Q[7]
o_WB_PC_4[8] <= reg_N_buff:REG_PC_4.o_Q[8]
o_WB_PC_4[9] <= reg_N_buff:REG_PC_4.o_Q[9]
o_WB_PC_4[10] <= reg_N_buff:REG_PC_4.o_Q[10]
o_WB_PC_4[11] <= reg_N_buff:REG_PC_4.o_Q[11]
o_WB_PC_4[12] <= reg_N_buff:REG_PC_4.o_Q[12]
o_WB_PC_4[13] <= reg_N_buff:REG_PC_4.o_Q[13]
o_WB_PC_4[14] <= reg_N_buff:REG_PC_4.o_Q[14]
o_WB_PC_4[15] <= reg_N_buff:REG_PC_4.o_Q[15]
o_WB_PC_4[16] <= reg_N_buff:REG_PC_4.o_Q[16]
o_WB_PC_4[17] <= reg_N_buff:REG_PC_4.o_Q[17]
o_WB_PC_4[18] <= reg_N_buff:REG_PC_4.o_Q[18]
o_WB_PC_4[19] <= reg_N_buff:REG_PC_4.o_Q[19]
o_WB_PC_4[20] <= reg_N_buff:REG_PC_4.o_Q[20]
o_WB_PC_4[21] <= reg_N_buff:REG_PC_4.o_Q[21]
o_WB_PC_4[22] <= reg_N_buff:REG_PC_4.o_Q[22]
o_WB_PC_4[23] <= reg_N_buff:REG_PC_4.o_Q[23]
o_WB_PC_4[24] <= reg_N_buff:REG_PC_4.o_Q[24]
o_WB_PC_4[25] <= reg_N_buff:REG_PC_4.o_Q[25]
o_WB_PC_4[26] <= reg_N_buff:REG_PC_4.o_Q[26]
o_WB_PC_4[27] <= reg_N_buff:REG_PC_4.o_Q[27]
o_WB_PC_4[28] <= reg_N_buff:REG_PC_4.o_Q[28]
o_WB_PC_4[29] <= reg_N_buff:REG_PC_4.o_Q[29]
o_WB_PC_4[30] <= reg_N_buff:REG_PC_4.o_Q[30]
o_WB_PC_4[31] <= reg_N_buff:REG_PC_4.o_Q[31]
o_WB_ALUOut[0] <= reg_N_buff:REG_ALUOut.o_Q[0]
o_WB_ALUOut[1] <= reg_N_buff:REG_ALUOut.o_Q[1]
o_WB_ALUOut[2] <= reg_N_buff:REG_ALUOut.o_Q[2]
o_WB_ALUOut[3] <= reg_N_buff:REG_ALUOut.o_Q[3]
o_WB_ALUOut[4] <= reg_N_buff:REG_ALUOut.o_Q[4]
o_WB_ALUOut[5] <= reg_N_buff:REG_ALUOut.o_Q[5]
o_WB_ALUOut[6] <= reg_N_buff:REG_ALUOut.o_Q[6]
o_WB_ALUOut[7] <= reg_N_buff:REG_ALUOut.o_Q[7]
o_WB_ALUOut[8] <= reg_N_buff:REG_ALUOut.o_Q[8]
o_WB_ALUOut[9] <= reg_N_buff:REG_ALUOut.o_Q[9]
o_WB_ALUOut[10] <= reg_N_buff:REG_ALUOut.o_Q[10]
o_WB_ALUOut[11] <= reg_N_buff:REG_ALUOut.o_Q[11]
o_WB_ALUOut[12] <= reg_N_buff:REG_ALUOut.o_Q[12]
o_WB_ALUOut[13] <= reg_N_buff:REG_ALUOut.o_Q[13]
o_WB_ALUOut[14] <= reg_N_buff:REG_ALUOut.o_Q[14]
o_WB_ALUOut[15] <= reg_N_buff:REG_ALUOut.o_Q[15]
o_WB_ALUOut[16] <= reg_N_buff:REG_ALUOut.o_Q[16]
o_WB_ALUOut[17] <= reg_N_buff:REG_ALUOut.o_Q[17]
o_WB_ALUOut[18] <= reg_N_buff:REG_ALUOut.o_Q[18]
o_WB_ALUOut[19] <= reg_N_buff:REG_ALUOut.o_Q[19]
o_WB_ALUOut[20] <= reg_N_buff:REG_ALUOut.o_Q[20]
o_WB_ALUOut[21] <= reg_N_buff:REG_ALUOut.o_Q[21]
o_WB_ALUOut[22] <= reg_N_buff:REG_ALUOut.o_Q[22]
o_WB_ALUOut[23] <= reg_N_buff:REG_ALUOut.o_Q[23]
o_WB_ALUOut[24] <= reg_N_buff:REG_ALUOut.o_Q[24]
o_WB_ALUOut[25] <= reg_N_buff:REG_ALUOut.o_Q[25]
o_WB_ALUOut[26] <= reg_N_buff:REG_ALUOut.o_Q[26]
o_WB_ALUOut[27] <= reg_N_buff:REG_ALUOut.o_Q[27]
o_WB_ALUOut[28] <= reg_N_buff:REG_ALUOut.o_Q[28]
o_WB_ALUOut[29] <= reg_N_buff:REG_ALUOut.o_Q[29]
o_WB_ALUOut[30] <= reg_N_buff:REG_ALUOut.o_Q[30]
o_WB_ALUOut[31] <= reg_N_buff:REG_ALUOut.o_Q[31]
o_WB_overflow[0] <= reg_N_buff:REG_overflow.o_Q[0]
o_WB_DMEM_DATA[0] <= reg_N_buff:REG_DMEM_DATA.o_Q[0]
o_WB_DMEM_DATA[1] <= reg_N_buff:REG_DMEM_DATA.o_Q[1]
o_WB_DMEM_DATA[2] <= reg_N_buff:REG_DMEM_DATA.o_Q[2]
o_WB_DMEM_DATA[3] <= reg_N_buff:REG_DMEM_DATA.o_Q[3]
o_WB_DMEM_DATA[4] <= reg_N_buff:REG_DMEM_DATA.o_Q[4]
o_WB_DMEM_DATA[5] <= reg_N_buff:REG_DMEM_DATA.o_Q[5]
o_WB_DMEM_DATA[6] <= reg_N_buff:REG_DMEM_DATA.o_Q[6]
o_WB_DMEM_DATA[7] <= reg_N_buff:REG_DMEM_DATA.o_Q[7]
o_WB_DMEM_DATA[8] <= reg_N_buff:REG_DMEM_DATA.o_Q[8]
o_WB_DMEM_DATA[9] <= reg_N_buff:REG_DMEM_DATA.o_Q[9]
o_WB_DMEM_DATA[10] <= reg_N_buff:REG_DMEM_DATA.o_Q[10]
o_WB_DMEM_DATA[11] <= reg_N_buff:REG_DMEM_DATA.o_Q[11]
o_WB_DMEM_DATA[12] <= reg_N_buff:REG_DMEM_DATA.o_Q[12]
o_WB_DMEM_DATA[13] <= reg_N_buff:REG_DMEM_DATA.o_Q[13]
o_WB_DMEM_DATA[14] <= reg_N_buff:REG_DMEM_DATA.o_Q[14]
o_WB_DMEM_DATA[15] <= reg_N_buff:REG_DMEM_DATA.o_Q[15]
o_WB_DMEM_DATA[16] <= reg_N_buff:REG_DMEM_DATA.o_Q[16]
o_WB_DMEM_DATA[17] <= reg_N_buff:REG_DMEM_DATA.o_Q[17]
o_WB_DMEM_DATA[18] <= reg_N_buff:REG_DMEM_DATA.o_Q[18]
o_WB_DMEM_DATA[19] <= reg_N_buff:REG_DMEM_DATA.o_Q[19]
o_WB_DMEM_DATA[20] <= reg_N_buff:REG_DMEM_DATA.o_Q[20]
o_WB_DMEM_DATA[21] <= reg_N_buff:REG_DMEM_DATA.o_Q[21]
o_WB_DMEM_DATA[22] <= reg_N_buff:REG_DMEM_DATA.o_Q[22]
o_WB_DMEM_DATA[23] <= reg_N_buff:REG_DMEM_DATA.o_Q[23]
o_WB_DMEM_DATA[24] <= reg_N_buff:REG_DMEM_DATA.o_Q[24]
o_WB_DMEM_DATA[25] <= reg_N_buff:REG_DMEM_DATA.o_Q[25]
o_WB_DMEM_DATA[26] <= reg_N_buff:REG_DMEM_DATA.o_Q[26]
o_WB_DMEM_DATA[27] <= reg_N_buff:REG_DMEM_DATA.o_Q[27]
o_WB_DMEM_DATA[28] <= reg_N_buff:REG_DMEM_DATA.o_Q[28]
o_WB_DMEM_DATA[29] <= reg_N_buff:REG_DMEM_DATA.o_Q[29]
o_WB_DMEM_DATA[30] <= reg_N_buff:REG_DMEM_DATA.o_Q[30]
o_WB_DMEM_DATA[31] <= reg_N_buff:REG_DMEM_DATA.o_Q[31]
o_WB_RegWr[0] <= reg_N_buff:REG_RegWr.o_Q[0]
o_WB_RegWrAddr[0] <= reg_N_buff:REG_RegWrAddr.o_Q[0]
o_WB_RegWrAddr[1] <= reg_N_buff:REG_RegWrAddr.o_Q[1]
o_WB_RegWrAddr[2] <= reg_N_buff:REG_RegWrAddr.o_Q[2]
o_WB_RegWrAddr[3] <= reg_N_buff:REG_RegWrAddr.o_Q[3]
o_WB_RegWrAddr[4] <= reg_N_buff:REG_RegWrAddr.o_Q[4]


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_halt
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_halt|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_overflow_chk
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_overflow_chk|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_D[6] => s_D_MUX[6].DATAB
i_D[7] => s_D_MUX[7].DATAB
i_D[8] => s_D_MUX[8].DATAB
i_D[9] => s_D_MUX[9].DATAB
i_D[10] => s_D_MUX[10].DATAB
i_D[11] => s_D_MUX[11].DATAB
i_D[12] => s_D_MUX[12].DATAB
i_D[13] => s_D_MUX[13].DATAB
i_D[14] => s_D_MUX[14].DATAB
i_D[15] => s_D_MUX[15].DATAB
i_D[16] => s_D_MUX[16].DATAB
i_D[17] => s_D_MUX[17].DATAB
i_D[18] => s_D_MUX[18].DATAB
i_D[19] => s_D_MUX[19].DATAB
i_D[20] => s_D_MUX[20].DATAB
i_D[21] => s_D_MUX[21].DATAB
i_D[22] => s_D_MUX[22].DATAB
i_D[23] => s_D_MUX[23].DATAB
i_D[24] => s_D_MUX[24].DATAB
i_D[25] => s_D_MUX[25].DATAB
i_D[26] => s_D_MUX[26].DATAB
i_D[27] => s_D_MUX[27].DATAB
i_D[28] => s_D_MUX[28].DATAB
i_D[29] => s_D_MUX[29].DATAB
i_D[30] => s_D_MUX[30].DATAB
i_D[31] => s_D_MUX[31].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:6:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:7:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:8:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:9:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:10:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:11:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:12:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:13:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:14:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:15:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:16:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:17:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:18:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:19:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:20:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:21:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:22:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:23:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:24:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:25:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:26:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:27:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:28:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:29:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:30:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:31:DFFI.i_WE
i_flush => s_D_MUX[31].OUTPUTSELECT
i_flush => s_D_MUX[30].OUTPUTSELECT
i_flush => s_D_MUX[29].OUTPUTSELECT
i_flush => s_D_MUX[28].OUTPUTSELECT
i_flush => s_D_MUX[27].OUTPUTSELECT
i_flush => s_D_MUX[26].OUTPUTSELECT
i_flush => s_D_MUX[25].OUTPUTSELECT
i_flush => s_D_MUX[24].OUTPUTSELECT
i_flush => s_D_MUX[23].OUTPUTSELECT
i_flush => s_D_MUX[22].OUTPUTSELECT
i_flush => s_D_MUX[21].OUTPUTSELECT
i_flush => s_D_MUX[20].OUTPUTSELECT
i_flush => s_D_MUX[19].OUTPUTSELECT
i_flush => s_D_MUX[18].OUTPUTSELECT
i_flush => s_D_MUX[17].OUTPUTSELECT
i_flush => s_D_MUX[16].OUTPUTSELECT
i_flush => s_D_MUX[15].OUTPUTSELECT
i_flush => s_D_MUX[14].OUTPUTSELECT
i_flush => s_D_MUX[13].OUTPUTSELECT
i_flush => s_D_MUX[12].OUTPUTSELECT
i_flush => s_D_MUX[11].OUTPUTSELECT
i_flush => s_D_MUX[10].OUTPUTSELECT
i_flush => s_D_MUX[9].OUTPUTSELECT
i_flush => s_D_MUX[8].OUTPUTSELECT
i_flush => s_D_MUX[7].OUTPUTSELECT
i_flush => s_D_MUX[6].OUTPUTSELECT
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q
o_Q[6] <= dffg:G_NBit_Reg:6:DFFI.o_Q
o_Q[7] <= dffg:G_NBit_Reg:7:DFFI.o_Q
o_Q[8] <= dffg:G_NBit_Reg:8:DFFI.o_Q
o_Q[9] <= dffg:G_NBit_Reg:9:DFFI.o_Q
o_Q[10] <= dffg:G_NBit_Reg:10:DFFI.o_Q
o_Q[11] <= dffg:G_NBit_Reg:11:DFFI.o_Q
o_Q[12] <= dffg:G_NBit_Reg:12:DFFI.o_Q
o_Q[13] <= dffg:G_NBit_Reg:13:DFFI.o_Q
o_Q[14] <= dffg:G_NBit_Reg:14:DFFI.o_Q
o_Q[15] <= dffg:G_NBit_Reg:15:DFFI.o_Q
o_Q[16] <= dffg:G_NBit_Reg:16:DFFI.o_Q
o_Q[17] <= dffg:G_NBit_Reg:17:DFFI.o_Q
o_Q[18] <= dffg:G_NBit_Reg:18:DFFI.o_Q
o_Q[19] <= dffg:G_NBit_Reg:19:DFFI.o_Q
o_Q[20] <= dffg:G_NBit_Reg:20:DFFI.o_Q
o_Q[21] <= dffg:G_NBit_Reg:21:DFFI.o_Q
o_Q[22] <= dffg:G_NBit_Reg:22:DFFI.o_Q
o_Q[23] <= dffg:G_NBit_Reg:23:DFFI.o_Q
o_Q[24] <= dffg:G_NBit_Reg:24:DFFI.o_Q
o_Q[25] <= dffg:G_NBit_Reg:25:DFFI.o_Q
o_Q[26] <= dffg:G_NBit_Reg:26:DFFI.o_Q
o_Q[27] <= dffg:G_NBit_Reg:27:DFFI.o_Q
o_Q[28] <= dffg:G_NBit_Reg:28:DFFI.o_Q
o_Q[29] <= dffg:G_NBit_Reg:29:DFFI.o_Q
o_Q[30] <= dffg:G_NBit_Reg:30:DFFI.o_Q
o_Q[31] <= dffg:G_NBit_Reg:31:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_D[6] => s_D_MUX[6].DATAB
i_D[7] => s_D_MUX[7].DATAB
i_D[8] => s_D_MUX[8].DATAB
i_D[9] => s_D_MUX[9].DATAB
i_D[10] => s_D_MUX[10].DATAB
i_D[11] => s_D_MUX[11].DATAB
i_D[12] => s_D_MUX[12].DATAB
i_D[13] => s_D_MUX[13].DATAB
i_D[14] => s_D_MUX[14].DATAB
i_D[15] => s_D_MUX[15].DATAB
i_D[16] => s_D_MUX[16].DATAB
i_D[17] => s_D_MUX[17].DATAB
i_D[18] => s_D_MUX[18].DATAB
i_D[19] => s_D_MUX[19].DATAB
i_D[20] => s_D_MUX[20].DATAB
i_D[21] => s_D_MUX[21].DATAB
i_D[22] => s_D_MUX[22].DATAB
i_D[23] => s_D_MUX[23].DATAB
i_D[24] => s_D_MUX[24].DATAB
i_D[25] => s_D_MUX[25].DATAB
i_D[26] => s_D_MUX[26].DATAB
i_D[27] => s_D_MUX[27].DATAB
i_D[28] => s_D_MUX[28].DATAB
i_D[29] => s_D_MUX[29].DATAB
i_D[30] => s_D_MUX[30].DATAB
i_D[31] => s_D_MUX[31].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:6:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:7:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:8:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:9:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:10:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:11:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:12:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:13:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:14:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:15:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:16:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:17:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:18:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:19:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:20:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:21:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:22:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:23:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:24:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:25:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:26:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:27:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:28:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:29:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:30:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:31:DFFI.i_WE
i_flush => s_D_MUX[31].OUTPUTSELECT
i_flush => s_D_MUX[30].OUTPUTSELECT
i_flush => s_D_MUX[29].OUTPUTSELECT
i_flush => s_D_MUX[28].OUTPUTSELECT
i_flush => s_D_MUX[27].OUTPUTSELECT
i_flush => s_D_MUX[26].OUTPUTSELECT
i_flush => s_D_MUX[25].OUTPUTSELECT
i_flush => s_D_MUX[24].OUTPUTSELECT
i_flush => s_D_MUX[23].OUTPUTSELECT
i_flush => s_D_MUX[22].OUTPUTSELECT
i_flush => s_D_MUX[21].OUTPUTSELECT
i_flush => s_D_MUX[20].OUTPUTSELECT
i_flush => s_D_MUX[19].OUTPUTSELECT
i_flush => s_D_MUX[18].OUTPUTSELECT
i_flush => s_D_MUX[17].OUTPUTSELECT
i_flush => s_D_MUX[16].OUTPUTSELECT
i_flush => s_D_MUX[15].OUTPUTSELECT
i_flush => s_D_MUX[14].OUTPUTSELECT
i_flush => s_D_MUX[13].OUTPUTSELECT
i_flush => s_D_MUX[12].OUTPUTSELECT
i_flush => s_D_MUX[11].OUTPUTSELECT
i_flush => s_D_MUX[10].OUTPUTSELECT
i_flush => s_D_MUX[9].OUTPUTSELECT
i_flush => s_D_MUX[8].OUTPUTSELECT
i_flush => s_D_MUX[7].OUTPUTSELECT
i_flush => s_D_MUX[6].OUTPUTSELECT
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q
o_Q[6] <= dffg:G_NBit_Reg:6:DFFI.o_Q
o_Q[7] <= dffg:G_NBit_Reg:7:DFFI.o_Q
o_Q[8] <= dffg:G_NBit_Reg:8:DFFI.o_Q
o_Q[9] <= dffg:G_NBit_Reg:9:DFFI.o_Q
o_Q[10] <= dffg:G_NBit_Reg:10:DFFI.o_Q
o_Q[11] <= dffg:G_NBit_Reg:11:DFFI.o_Q
o_Q[12] <= dffg:G_NBit_Reg:12:DFFI.o_Q
o_Q[13] <= dffg:G_NBit_Reg:13:DFFI.o_Q
o_Q[14] <= dffg:G_NBit_Reg:14:DFFI.o_Q
o_Q[15] <= dffg:G_NBit_Reg:15:DFFI.o_Q
o_Q[16] <= dffg:G_NBit_Reg:16:DFFI.o_Q
o_Q[17] <= dffg:G_NBit_Reg:17:DFFI.o_Q
o_Q[18] <= dffg:G_NBit_Reg:18:DFFI.o_Q
o_Q[19] <= dffg:G_NBit_Reg:19:DFFI.o_Q
o_Q[20] <= dffg:G_NBit_Reg:20:DFFI.o_Q
o_Q[21] <= dffg:G_NBit_Reg:21:DFFI.o_Q
o_Q[22] <= dffg:G_NBit_Reg:22:DFFI.o_Q
o_Q[23] <= dffg:G_NBit_Reg:23:DFFI.o_Q
o_Q[24] <= dffg:G_NBit_Reg:24:DFFI.o_Q
o_Q[25] <= dffg:G_NBit_Reg:25:DFFI.o_Q
o_Q[26] <= dffg:G_NBit_Reg:26:DFFI.o_Q
o_Q[27] <= dffg:G_NBit_Reg:27:DFFI.o_Q
o_Q[28] <= dffg:G_NBit_Reg:28:DFFI.o_Q
o_Q[29] <= dffg:G_NBit_Reg:29:DFFI.o_Q
o_Q[30] <= dffg:G_NBit_Reg:30:DFFI.o_Q
o_Q[31] <= dffg:G_NBit_Reg:31:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_overflow
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_overflow|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_D[5] => s_D_MUX[5].DATAB
i_D[6] => s_D_MUX[6].DATAB
i_D[7] => s_D_MUX[7].DATAB
i_D[8] => s_D_MUX[8].DATAB
i_D[9] => s_D_MUX[9].DATAB
i_D[10] => s_D_MUX[10].DATAB
i_D[11] => s_D_MUX[11].DATAB
i_D[12] => s_D_MUX[12].DATAB
i_D[13] => s_D_MUX[13].DATAB
i_D[14] => s_D_MUX[14].DATAB
i_D[15] => s_D_MUX[15].DATAB
i_D[16] => s_D_MUX[16].DATAB
i_D[17] => s_D_MUX[17].DATAB
i_D[18] => s_D_MUX[18].DATAB
i_D[19] => s_D_MUX[19].DATAB
i_D[20] => s_D_MUX[20].DATAB
i_D[21] => s_D_MUX[21].DATAB
i_D[22] => s_D_MUX[22].DATAB
i_D[23] => s_D_MUX[23].DATAB
i_D[24] => s_D_MUX[24].DATAB
i_D[25] => s_D_MUX[25].DATAB
i_D[26] => s_D_MUX[26].DATAB
i_D[27] => s_D_MUX[27].DATAB
i_D[28] => s_D_MUX[28].DATAB
i_D[29] => s_D_MUX[29].DATAB
i_D[30] => s_D_MUX[30].DATAB
i_D[31] => s_D_MUX[31].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:5:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:6:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:7:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:8:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:9:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:10:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:11:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:12:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:13:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:14:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:15:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:16:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:17:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:18:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:19:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:20:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:21:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:22:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:23:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:24:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:25:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:26:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:27:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:28:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:29:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:30:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:31:DFFI.i_WE
i_flush => s_D_MUX[31].OUTPUTSELECT
i_flush => s_D_MUX[30].OUTPUTSELECT
i_flush => s_D_MUX[29].OUTPUTSELECT
i_flush => s_D_MUX[28].OUTPUTSELECT
i_flush => s_D_MUX[27].OUTPUTSELECT
i_flush => s_D_MUX[26].OUTPUTSELECT
i_flush => s_D_MUX[25].OUTPUTSELECT
i_flush => s_D_MUX[24].OUTPUTSELECT
i_flush => s_D_MUX[23].OUTPUTSELECT
i_flush => s_D_MUX[22].OUTPUTSELECT
i_flush => s_D_MUX[21].OUTPUTSELECT
i_flush => s_D_MUX[20].OUTPUTSELECT
i_flush => s_D_MUX[19].OUTPUTSELECT
i_flush => s_D_MUX[18].OUTPUTSELECT
i_flush => s_D_MUX[17].OUTPUTSELECT
i_flush => s_D_MUX[16].OUTPUTSELECT
i_flush => s_D_MUX[15].OUTPUTSELECT
i_flush => s_D_MUX[14].OUTPUTSELECT
i_flush => s_D_MUX[13].OUTPUTSELECT
i_flush => s_D_MUX[12].OUTPUTSELECT
i_flush => s_D_MUX[11].OUTPUTSELECT
i_flush => s_D_MUX[10].OUTPUTSELECT
i_flush => s_D_MUX[9].OUTPUTSELECT
i_flush => s_D_MUX[8].OUTPUTSELECT
i_flush => s_D_MUX[7].OUTPUTSELECT
i_flush => s_D_MUX[6].OUTPUTSELECT
i_flush => s_D_MUX[5].OUTPUTSELECT
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q
o_Q[5] <= dffg:G_NBit_Reg:5:DFFI.o_Q
o_Q[6] <= dffg:G_NBit_Reg:6:DFFI.o_Q
o_Q[7] <= dffg:G_NBit_Reg:7:DFFI.o_Q
o_Q[8] <= dffg:G_NBit_Reg:8:DFFI.o_Q
o_Q[9] <= dffg:G_NBit_Reg:9:DFFI.o_Q
o_Q[10] <= dffg:G_NBit_Reg:10:DFFI.o_Q
o_Q[11] <= dffg:G_NBit_Reg:11:DFFI.o_Q
o_Q[12] <= dffg:G_NBit_Reg:12:DFFI.o_Q
o_Q[13] <= dffg:G_NBit_Reg:13:DFFI.o_Q
o_Q[14] <= dffg:G_NBit_Reg:14:DFFI.o_Q
o_Q[15] <= dffg:G_NBit_Reg:15:DFFI.o_Q
o_Q[16] <= dffg:G_NBit_Reg:16:DFFI.o_Q
o_Q[17] <= dffg:G_NBit_Reg:17:DFFI.o_Q
o_Q[18] <= dffg:G_NBit_Reg:18:DFFI.o_Q
o_Q[19] <= dffg:G_NBit_Reg:19:DFFI.o_Q
o_Q[20] <= dffg:G_NBit_Reg:20:DFFI.o_Q
o_Q[21] <= dffg:G_NBit_Reg:21:DFFI.o_Q
o_Q[22] <= dffg:G_NBit_Reg:22:DFFI.o_Q
o_Q[23] <= dffg:G_NBit_Reg:23:DFFI.o_Q
o_Q[24] <= dffg:G_NBit_Reg:24:DFFI.o_Q
o_Q[25] <= dffg:G_NBit_Reg:25:DFFI.o_Q
o_Q[26] <= dffg:G_NBit_Reg:26:DFFI.o_Q
o_Q[27] <= dffg:G_NBit_Reg:27:DFFI.o_Q
o_Q[28] <= dffg:G_NBit_Reg:28:DFFI.o_Q
o_Q[29] <= dffg:G_NBit_Reg:29:DFFI.o_Q
o_Q[30] <= dffg:G_NBit_Reg:30:DFFI.o_Q
o_Q[31] <= dffg:G_NBit_Reg:31:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWr
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWr|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_WE => ~NO_FANOUT~
i_D[0] => s_D_MUX[0].DATAB
i_D[1] => s_D_MUX[1].DATAB
i_D[2] => s_D_MUX[2].DATAB
i_D[3] => s_D_MUX[3].DATAB
i_D[4] => s_D_MUX[4].DATAB
i_stall => dffg:G_NBit_Reg:0:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:1:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:2:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:3:DFFI.i_WE
i_stall => dffg:G_NBit_Reg:4:DFFI.i_WE
i_flush => s_D_MUX[4].OUTPUTSELECT
i_flush => s_D_MUX[3].OUTPUTSELECT
i_flush => s_D_MUX[2].OUTPUTSELECT
i_flush => s_D_MUX[1].OUTPUTSELECT
i_flush => s_D_MUX[0].OUTPUTSELECT
o_Q[0] <= dffg:G_NBit_Reg:0:DFFI.o_Q
o_Q[1] <= dffg:G_NBit_Reg:1:DFFI.o_Q
o_Q[2] <= dffg:G_NBit_Reg:2:DFFI.o_Q
o_Q[3] <= dffg:G_NBit_Reg:3:DFFI.o_Q
o_Q[4] <= dffg:G_NBit_Reg:4:DFFI.o_Q


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch
i_CLK => program_counter:g_PC_DFF.i_CLK
i_PC_RST => program_counter:g_PC_DFF.i_RST
i_PC_SEL[0] => Mux0.IN1
i_PC_SEL[0] => Mux1.IN1
i_PC_SEL[0] => Mux2.IN1
i_PC_SEL[0] => Mux3.IN1
i_PC_SEL[0] => Mux4.IN1
i_PC_SEL[0] => Mux5.IN1
i_PC_SEL[0] => Mux6.IN1
i_PC_SEL[0] => Mux7.IN1
i_PC_SEL[0] => Mux8.IN1
i_PC_SEL[0] => Mux9.IN1
i_PC_SEL[0] => Mux10.IN1
i_PC_SEL[0] => Mux11.IN1
i_PC_SEL[0] => Mux12.IN1
i_PC_SEL[0] => Mux13.IN1
i_PC_SEL[0] => Mux14.IN1
i_PC_SEL[0] => Mux15.IN1
i_PC_SEL[0] => Mux16.IN1
i_PC_SEL[0] => Mux17.IN1
i_PC_SEL[0] => Mux18.IN1
i_PC_SEL[0] => Mux19.IN1
i_PC_SEL[0] => Mux20.IN1
i_PC_SEL[0] => Mux21.IN1
i_PC_SEL[0] => Mux22.IN1
i_PC_SEL[0] => Mux23.IN1
i_PC_SEL[0] => Mux24.IN1
i_PC_SEL[0] => Mux25.IN1
i_PC_SEL[0] => Mux26.IN1
i_PC_SEL[0] => Mux27.IN1
i_PC_SEL[0] => Mux28.IN1
i_PC_SEL[0] => Mux29.IN1
i_PC_SEL[0] => Mux30.IN2
i_PC_SEL[0] => Mux31.IN2
i_PC_SEL[1] => Mux0.IN0
i_PC_SEL[1] => Mux1.IN0
i_PC_SEL[1] => Mux2.IN0
i_PC_SEL[1] => Mux3.IN0
i_PC_SEL[1] => Mux4.IN0
i_PC_SEL[1] => Mux5.IN0
i_PC_SEL[1] => Mux6.IN0
i_PC_SEL[1] => Mux7.IN0
i_PC_SEL[1] => Mux8.IN0
i_PC_SEL[1] => Mux9.IN0
i_PC_SEL[1] => Mux10.IN0
i_PC_SEL[1] => Mux11.IN0
i_PC_SEL[1] => Mux12.IN0
i_PC_SEL[1] => Mux13.IN0
i_PC_SEL[1] => Mux14.IN0
i_PC_SEL[1] => Mux15.IN0
i_PC_SEL[1] => Mux16.IN0
i_PC_SEL[1] => Mux17.IN0
i_PC_SEL[1] => Mux18.IN0
i_PC_SEL[1] => Mux19.IN0
i_PC_SEL[1] => Mux20.IN0
i_PC_SEL[1] => Mux21.IN0
i_PC_SEL[1] => Mux22.IN0
i_PC_SEL[1] => Mux23.IN0
i_PC_SEL[1] => Mux24.IN0
i_PC_SEL[1] => Mux25.IN0
i_PC_SEL[1] => Mux26.IN0
i_PC_SEL[1] => Mux27.IN0
i_PC_SEL[1] => Mux28.IN0
i_PC_SEL[1] => Mux29.IN0
i_PC_SEL[1] => Mux30.IN1
i_PC_SEL[1] => Mux31.IN1
i_branch => s_nPC4_branch.IN0
i_branch_chk => s_nPC4_branch.IN1
i_IMM_EXT[0] => ripple_adder:g_PC4_plus_branch.i_Y[2]
i_IMM_EXT[1] => ripple_adder:g_PC4_plus_branch.i_Y[3]
i_IMM_EXT[2] => ripple_adder:g_PC4_plus_branch.i_Y[4]
i_IMM_EXT[3] => ripple_adder:g_PC4_plus_branch.i_Y[5]
i_IMM_EXT[4] => ripple_adder:g_PC4_plus_branch.i_Y[6]
i_IMM_EXT[5] => ripple_adder:g_PC4_plus_branch.i_Y[7]
i_IMM_EXT[6] => ripple_adder:g_PC4_plus_branch.i_Y[8]
i_IMM_EXT[7] => ripple_adder:g_PC4_plus_branch.i_Y[9]
i_IMM_EXT[8] => ripple_adder:g_PC4_plus_branch.i_Y[10]
i_IMM_EXT[9] => ripple_adder:g_PC4_plus_branch.i_Y[11]
i_IMM_EXT[10] => ripple_adder:g_PC4_plus_branch.i_Y[12]
i_IMM_EXT[11] => ripple_adder:g_PC4_plus_branch.i_Y[13]
i_IMM_EXT[12] => ripple_adder:g_PC4_plus_branch.i_Y[14]
i_IMM_EXT[13] => ripple_adder:g_PC4_plus_branch.i_Y[15]
i_IMM_EXT[14] => ripple_adder:g_PC4_plus_branch.i_Y[16]
i_IMM_EXT[15] => ripple_adder:g_PC4_plus_branch.i_Y[17]
i_IMM_EXT[16] => ripple_adder:g_PC4_plus_branch.i_Y[18]
i_IMM_EXT[17] => ripple_adder:g_PC4_plus_branch.i_Y[19]
i_IMM_EXT[18] => ripple_adder:g_PC4_plus_branch.i_Y[20]
i_IMM_EXT[19] => ripple_adder:g_PC4_plus_branch.i_Y[21]
i_IMM_EXT[20] => ripple_adder:g_PC4_plus_branch.i_Y[22]
i_IMM_EXT[21] => ripple_adder:g_PC4_plus_branch.i_Y[23]
i_IMM_EXT[22] => ripple_adder:g_PC4_plus_branch.i_Y[24]
i_IMM_EXT[23] => ripple_adder:g_PC4_plus_branch.i_Y[25]
i_IMM_EXT[24] => ripple_adder:g_PC4_plus_branch.i_Y[26]
i_IMM_EXT[25] => ripple_adder:g_PC4_plus_branch.i_Y[27]
i_IMM_EXT[26] => ripple_adder:g_PC4_plus_branch.i_Y[28]
i_IMM_EXT[27] => ripple_adder:g_PC4_plus_branch.i_Y[29]
i_IMM_EXT[28] => ripple_adder:g_PC4_plus_branch.i_Y[30]
i_IMM_EXT[29] => ripple_adder:g_PC4_plus_branch.i_Y[31]
i_IMM_EXT[30] => ~NO_FANOUT~
i_IMM_EXT[31] => ~NO_FANOUT~
i_RS_DATA[0] => Mux31.IN3
i_RS_DATA[1] => Mux30.IN3
i_RS_DATA[2] => Mux29.IN2
i_RS_DATA[3] => Mux28.IN2
i_RS_DATA[4] => Mux27.IN2
i_RS_DATA[5] => Mux26.IN2
i_RS_DATA[6] => Mux25.IN2
i_RS_DATA[7] => Mux24.IN2
i_RS_DATA[8] => Mux23.IN2
i_RS_DATA[9] => Mux22.IN2
i_RS_DATA[10] => Mux21.IN2
i_RS_DATA[11] => Mux20.IN2
i_RS_DATA[12] => Mux19.IN2
i_RS_DATA[13] => Mux18.IN2
i_RS_DATA[14] => Mux17.IN2
i_RS_DATA[15] => Mux16.IN2
i_RS_DATA[16] => Mux15.IN2
i_RS_DATA[17] => Mux14.IN2
i_RS_DATA[18] => Mux13.IN2
i_RS_DATA[19] => Mux12.IN2
i_RS_DATA[20] => Mux11.IN2
i_RS_DATA[21] => Mux10.IN2
i_RS_DATA[22] => Mux9.IN2
i_RS_DATA[23] => Mux8.IN2
i_RS_DATA[24] => Mux7.IN2
i_RS_DATA[25] => Mux6.IN2
i_RS_DATA[26] => Mux5.IN2
i_RS_DATA[27] => Mux4.IN2
i_RS_DATA[28] => Mux3.IN2
i_RS_DATA[29] => Mux2.IN2
i_RS_DATA[30] => Mux1.IN2
i_RS_DATA[31] => Mux0.IN2
i_J_ADDR[0] => Mux29.IN5
i_J_ADDR[1] => Mux28.IN5
i_J_ADDR[2] => Mux27.IN5
i_J_ADDR[3] => Mux26.IN5
i_J_ADDR[4] => Mux25.IN5
i_J_ADDR[5] => Mux24.IN5
i_J_ADDR[6] => Mux23.IN5
i_J_ADDR[7] => Mux22.IN5
i_J_ADDR[8] => Mux21.IN5
i_J_ADDR[9] => Mux20.IN5
i_J_ADDR[10] => Mux19.IN5
i_J_ADDR[11] => Mux18.IN5
i_J_ADDR[12] => Mux17.IN5
i_J_ADDR[13] => Mux16.IN5
i_J_ADDR[14] => Mux15.IN5
i_J_ADDR[15] => Mux14.IN5
i_J_ADDR[16] => Mux13.IN5
i_J_ADDR[17] => Mux12.IN5
i_J_ADDR[18] => Mux11.IN5
i_J_ADDR[19] => Mux10.IN5
i_J_ADDR[20] => Mux9.IN5
i_J_ADDR[21] => Mux8.IN5
i_J_ADDR[22] => Mux7.IN5
i_J_ADDR[23] => Mux6.IN5
i_J_ADDR[24] => Mux5.IN5
i_J_ADDR[25] => Mux4.IN5
i_PC_STALL => program_counter:g_PC_DFF.i_WE
o_PC[0] <= program_counter:g_PC_DFF.o_Q[0]
o_PC[1] <= program_counter:g_PC_DFF.o_Q[1]
o_PC[2] <= program_counter:g_PC_DFF.o_Q[2]
o_PC[3] <= program_counter:g_PC_DFF.o_Q[3]
o_PC[4] <= program_counter:g_PC_DFF.o_Q[4]
o_PC[5] <= program_counter:g_PC_DFF.o_Q[5]
o_PC[6] <= program_counter:g_PC_DFF.o_Q[6]
o_PC[7] <= program_counter:g_PC_DFF.o_Q[7]
o_PC[8] <= program_counter:g_PC_DFF.o_Q[8]
o_PC[9] <= program_counter:g_PC_DFF.o_Q[9]
o_PC[10] <= program_counter:g_PC_DFF.o_Q[10]
o_PC[11] <= program_counter:g_PC_DFF.o_Q[11]
o_PC[12] <= program_counter:g_PC_DFF.o_Q[12]
o_PC[13] <= program_counter:g_PC_DFF.o_Q[13]
o_PC[14] <= program_counter:g_PC_DFF.o_Q[14]
o_PC[15] <= program_counter:g_PC_DFF.o_Q[15]
o_PC[16] <= program_counter:g_PC_DFF.o_Q[16]
o_PC[17] <= program_counter:g_PC_DFF.o_Q[17]
o_PC[18] <= program_counter:g_PC_DFF.o_Q[18]
o_PC[19] <= program_counter:g_PC_DFF.o_Q[19]
o_PC[20] <= program_counter:g_PC_DFF.o_Q[20]
o_PC[21] <= program_counter:g_PC_DFF.o_Q[21]
o_PC[22] <= program_counter:g_PC_DFF.o_Q[22]
o_PC[23] <= program_counter:g_PC_DFF.o_Q[23]
o_PC[24] <= program_counter:g_PC_DFF.o_Q[24]
o_PC[25] <= program_counter:g_PC_DFF.o_Q[25]
o_PC[26] <= program_counter:g_PC_DFF.o_Q[26]
o_PC[27] <= program_counter:g_PC_DFF.o_Q[27]
o_PC[28] <= program_counter:g_PC_DFF.o_Q[28]
o_PC[29] <= program_counter:g_PC_DFF.o_Q[29]
o_PC[30] <= program_counter:g_PC_DFF.o_Q[30]
o_PC[31] <= program_counter:g_PC_DFF.o_Q[31]
o_PC_4[0] <= ripple_adder:g_PC_plus_4.o_S[0]
o_PC_4[1] <= ripple_adder:g_PC_plus_4.o_S[1]
o_PC_4[2] <= ripple_adder:g_PC_plus_4.o_S[2]
o_PC_4[3] <= ripple_adder:g_PC_plus_4.o_S[3]
o_PC_4[4] <= ripple_adder:g_PC_plus_4.o_S[4]
o_PC_4[5] <= ripple_adder:g_PC_plus_4.o_S[5]
o_PC_4[6] <= ripple_adder:g_PC_plus_4.o_S[6]
o_PC_4[7] <= ripple_adder:g_PC_plus_4.o_S[7]
o_PC_4[8] <= ripple_adder:g_PC_plus_4.o_S[8]
o_PC_4[9] <= ripple_adder:g_PC_plus_4.o_S[9]
o_PC_4[10] <= ripple_adder:g_PC_plus_4.o_S[10]
o_PC_4[11] <= ripple_adder:g_PC_plus_4.o_S[11]
o_PC_4[12] <= ripple_adder:g_PC_plus_4.o_S[12]
o_PC_4[13] <= ripple_adder:g_PC_plus_4.o_S[13]
o_PC_4[14] <= ripple_adder:g_PC_plus_4.o_S[14]
o_PC_4[15] <= ripple_adder:g_PC_plus_4.o_S[15]
o_PC_4[16] <= ripple_adder:g_PC_plus_4.o_S[16]
o_PC_4[17] <= ripple_adder:g_PC_plus_4.o_S[17]
o_PC_4[18] <= ripple_adder:g_PC_plus_4.o_S[18]
o_PC_4[19] <= ripple_adder:g_PC_plus_4.o_S[19]
o_PC_4[20] <= ripple_adder:g_PC_plus_4.o_S[20]
o_PC_4[21] <= ripple_adder:g_PC_plus_4.o_S[21]
o_PC_4[22] <= ripple_adder:g_PC_plus_4.o_S[22]
o_PC_4[23] <= ripple_adder:g_PC_plus_4.o_S[23]
o_PC_4[24] <= ripple_adder:g_PC_plus_4.o_S[24]
o_PC_4[25] <= ripple_adder:g_PC_plus_4.o_S[25]
o_PC_4[26] <= ripple_adder:g_PC_plus_4.o_S[26]
o_PC_4[27] <= ripple_adder:g_PC_plus_4.o_S[27]
o_PC_4[28] <= ripple_adder:g_PC_plus_4.o_S[28]
o_PC_4[29] <= ripple_adder:g_PC_plus_4.o_S[29]
o_PC_4[30] <= ripple_adder:g_PC_plus_4.o_S[30]
o_PC_4[31] <= ripple_adder:g_PC_plus_4.o_S[31]


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|program_counter:g_PC_DFF
i_CLK => s_Q[0].CLK
i_CLK => s_Q[1].CLK
i_CLK => s_Q[2].CLK
i_CLK => s_Q[3].CLK
i_CLK => s_Q[4].CLK
i_CLK => s_Q[5].CLK
i_CLK => s_Q[6].CLK
i_CLK => s_Q[7].CLK
i_CLK => s_Q[8].CLK
i_CLK => s_Q[9].CLK
i_CLK => s_Q[10].CLK
i_CLK => s_Q[11].CLK
i_CLK => s_Q[12].CLK
i_CLK => s_Q[13].CLK
i_CLK => s_Q[14].CLK
i_CLK => s_Q[15].CLK
i_CLK => s_Q[16].CLK
i_CLK => s_Q[17].CLK
i_CLK => s_Q[18].CLK
i_CLK => s_Q[19].CLK
i_CLK => s_Q[20].CLK
i_CLK => s_Q[21].CLK
i_CLK => s_Q[22].CLK
i_CLK => s_Q[23].CLK
i_CLK => s_Q[24].CLK
i_CLK => s_Q[25].CLK
i_CLK => s_Q[26].CLK
i_CLK => s_Q[27].CLK
i_CLK => s_Q[28].CLK
i_CLK => s_Q[29].CLK
i_CLK => s_Q[30].CLK
i_CLK => s_Q[31].CLK
i_RST => s_Q[0].ACLR
i_RST => s_Q[1].ACLR
i_RST => s_Q[2].ACLR
i_RST => s_Q[3].ACLR
i_RST => s_Q[4].ACLR
i_RST => s_Q[5].ACLR
i_RST => s_Q[6].ACLR
i_RST => s_Q[7].ACLR
i_RST => s_Q[8].ACLR
i_RST => s_Q[9].ACLR
i_RST => s_Q[10].ACLR
i_RST => s_Q[11].ACLR
i_RST => s_Q[12].ACLR
i_RST => s_Q[13].ACLR
i_RST => s_Q[14].ACLR
i_RST => s_Q[15].ACLR
i_RST => s_Q[16].ACLR
i_RST => s_Q[17].ACLR
i_RST => s_Q[18].ACLR
i_RST => s_Q[19].ACLR
i_RST => s_Q[20].ACLR
i_RST => s_Q[21].ACLR
i_RST => s_Q[22].PRESET
i_RST => s_Q[23].ACLR
i_RST => s_Q[24].ACLR
i_RST => s_Q[25].ACLR
i_RST => s_Q[26].ACLR
i_RST => s_Q[27].ACLR
i_RST => s_Q[28].ACLR
i_RST => s_Q[29].ACLR
i_RST => s_Q[30].ACLR
i_RST => s_Q[31].ACLR
i_WE => s_Q[0].ENA
i_WE => s_Q[31].ENA
i_WE => s_Q[30].ENA
i_WE => s_Q[29].ENA
i_WE => s_Q[28].ENA
i_WE => s_Q[27].ENA
i_WE => s_Q[26].ENA
i_WE => s_Q[25].ENA
i_WE => s_Q[24].ENA
i_WE => s_Q[23].ENA
i_WE => s_Q[22].ENA
i_WE => s_Q[21].ENA
i_WE => s_Q[20].ENA
i_WE => s_Q[19].ENA
i_WE => s_Q[18].ENA
i_WE => s_Q[17].ENA
i_WE => s_Q[16].ENA
i_WE => s_Q[15].ENA
i_WE => s_Q[14].ENA
i_WE => s_Q[13].ENA
i_WE => s_Q[12].ENA
i_WE => s_Q[11].ENA
i_WE => s_Q[10].ENA
i_WE => s_Q[9].ENA
i_WE => s_Q[8].ENA
i_WE => s_Q[7].ENA
i_WE => s_Q[6].ENA
i_WE => s_Q[5].ENA
i_WE => s_Q[4].ENA
i_WE => s_Q[3].ENA
i_WE => s_Q[2].ENA
i_WE => s_Q[1].ENA
i_D[0] => s_Q[0].DATAIN
i_D[1] => s_Q[1].DATAIN
i_D[2] => s_Q[2].DATAIN
i_D[3] => s_Q[3].DATAIN
i_D[4] => s_Q[4].DATAIN
i_D[5] => s_Q[5].DATAIN
i_D[6] => s_Q[6].DATAIN
i_D[7] => s_Q[7].DATAIN
i_D[8] => s_Q[8].DATAIN
i_D[9] => s_Q[9].DATAIN
i_D[10] => s_Q[10].DATAIN
i_D[11] => s_Q[11].DATAIN
i_D[12] => s_Q[12].DATAIN
i_D[13] => s_Q[13].DATAIN
i_D[14] => s_Q[14].DATAIN
i_D[15] => s_Q[15].DATAIN
i_D[16] => s_Q[16].DATAIN
i_D[17] => s_Q[17].DATAIN
i_D[18] => s_Q[18].DATAIN
i_D[19] => s_Q[19].DATAIN
i_D[20] => s_Q[20].DATAIN
i_D[21] => s_Q[21].DATAIN
i_D[22] => s_Q[22].DATAIN
i_D[23] => s_Q[23].DATAIN
i_D[24] => s_Q[24].DATAIN
i_D[25] => s_Q[25].DATAIN
i_D[26] => s_Q[26].DATAIN
i_D[27] => s_Q[27].DATAIN
i_D[28] => s_Q[28].DATAIN
i_D[29] => s_Q[29].DATAIN
i_D[30] => s_Q[30].DATAIN
i_D[31] => s_Q[31].DATAIN
o_Q[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4
i_X[0] => full_adder:G_NBit_ADDER:0:ADDERI.i_X
i_X[1] => full_adder:G_NBit_ADDER:1:ADDERI.i_X
i_X[2] => full_adder:G_NBit_ADDER:2:ADDERI.i_X
i_X[3] => full_adder:G_NBit_ADDER:3:ADDERI.i_X
i_X[4] => full_adder:G_NBit_ADDER:4:ADDERI.i_X
i_X[5] => full_adder:G_NBit_ADDER:5:ADDERI.i_X
i_X[6] => full_adder:G_NBit_ADDER:6:ADDERI.i_X
i_X[7] => full_adder:G_NBit_ADDER:7:ADDERI.i_X
i_X[8] => full_adder:G_NBit_ADDER:8:ADDERI.i_X
i_X[9] => full_adder:G_NBit_ADDER:9:ADDERI.i_X
i_X[10] => full_adder:G_NBit_ADDER:10:ADDERI.i_X
i_X[11] => full_adder:G_NBit_ADDER:11:ADDERI.i_X
i_X[12] => full_adder:G_NBit_ADDER:12:ADDERI.i_X
i_X[13] => full_adder:G_NBit_ADDER:13:ADDERI.i_X
i_X[14] => full_adder:G_NBit_ADDER:14:ADDERI.i_X
i_X[15] => full_adder:G_NBit_ADDER:15:ADDERI.i_X
i_X[16] => full_adder:G_NBit_ADDER:16:ADDERI.i_X
i_X[17] => full_adder:G_NBit_ADDER:17:ADDERI.i_X
i_X[18] => full_adder:G_NBit_ADDER:18:ADDERI.i_X
i_X[19] => full_adder:G_NBit_ADDER:19:ADDERI.i_X
i_X[20] => full_adder:G_NBit_ADDER:20:ADDERI.i_X
i_X[21] => full_adder:G_NBit_ADDER:21:ADDERI.i_X
i_X[22] => full_adder:G_NBit_ADDER:22:ADDERI.i_X
i_X[23] => full_adder:G_NBit_ADDER:23:ADDERI.i_X
i_X[24] => full_adder:G_NBit_ADDER:24:ADDERI.i_X
i_X[25] => full_adder:G_NBit_ADDER:25:ADDERI.i_X
i_X[26] => full_adder:G_NBit_ADDER:26:ADDERI.i_X
i_X[27] => full_adder:G_NBit_ADDER:27:ADDERI.i_X
i_X[28] => full_adder:G_NBit_ADDER:28:ADDERI.i_X
i_X[29] => full_adder:G_NBit_ADDER:29:ADDERI.i_X
i_X[30] => full_adder:G_NBit_ADDER:30:ADDERI.i_X
i_X[31] => full_adder:G_NBit_ADDER:31:ADDERI.i_X
i_Y[0] => full_adder:G_NBit_ADDER:0:ADDERI.i_Y
i_Y[1] => full_adder:G_NBit_ADDER:1:ADDERI.i_Y
i_Y[2] => full_adder:G_NBit_ADDER:2:ADDERI.i_Y
i_Y[3] => full_adder:G_NBit_ADDER:3:ADDERI.i_Y
i_Y[4] => full_adder:G_NBit_ADDER:4:ADDERI.i_Y
i_Y[5] => full_adder:G_NBit_ADDER:5:ADDERI.i_Y
i_Y[6] => full_adder:G_NBit_ADDER:6:ADDERI.i_Y
i_Y[7] => full_adder:G_NBit_ADDER:7:ADDERI.i_Y
i_Y[8] => full_adder:G_NBit_ADDER:8:ADDERI.i_Y
i_Y[9] => full_adder:G_NBit_ADDER:9:ADDERI.i_Y
i_Y[10] => full_adder:G_NBit_ADDER:10:ADDERI.i_Y
i_Y[11] => full_adder:G_NBit_ADDER:11:ADDERI.i_Y
i_Y[12] => full_adder:G_NBit_ADDER:12:ADDERI.i_Y
i_Y[13] => full_adder:G_NBit_ADDER:13:ADDERI.i_Y
i_Y[14] => full_adder:G_NBit_ADDER:14:ADDERI.i_Y
i_Y[15] => full_adder:G_NBit_ADDER:15:ADDERI.i_Y
i_Y[16] => full_adder:G_NBit_ADDER:16:ADDERI.i_Y
i_Y[17] => full_adder:G_NBit_ADDER:17:ADDERI.i_Y
i_Y[18] => full_adder:G_NBit_ADDER:18:ADDERI.i_Y
i_Y[19] => full_adder:G_NBit_ADDER:19:ADDERI.i_Y
i_Y[20] => full_adder:G_NBit_ADDER:20:ADDERI.i_Y
i_Y[21] => full_adder:G_NBit_ADDER:21:ADDERI.i_Y
i_Y[22] => full_adder:G_NBit_ADDER:22:ADDERI.i_Y
i_Y[23] => full_adder:G_NBit_ADDER:23:ADDERI.i_Y
i_Y[24] => full_adder:G_NBit_ADDER:24:ADDERI.i_Y
i_Y[25] => full_adder:G_NBit_ADDER:25:ADDERI.i_Y
i_Y[26] => full_adder:G_NBit_ADDER:26:ADDERI.i_Y
i_Y[27] => full_adder:G_NBit_ADDER:27:ADDERI.i_Y
i_Y[28] => full_adder:G_NBit_ADDER:28:ADDERI.i_Y
i_Y[29] => full_adder:G_NBit_ADDER:29:ADDERI.i_Y
i_Y[30] => full_adder:G_NBit_ADDER:30:ADDERI.i_Y
i_Y[31] => full_adder:G_NBit_ADDER:31:ADDERI.i_Y
i_Cin => full_adder:G_NBit_ADDER:0:ADDERI.i_Cin
o_S[0] <= full_adder:G_NBit_ADDER:0:ADDERI.o_S
o_S[1] <= full_adder:G_NBit_ADDER:1:ADDERI.o_S
o_S[2] <= full_adder:G_NBit_ADDER:2:ADDERI.o_S
o_S[3] <= full_adder:G_NBit_ADDER:3:ADDERI.o_S
o_S[4] <= full_adder:G_NBit_ADDER:4:ADDERI.o_S
o_S[5] <= full_adder:G_NBit_ADDER:5:ADDERI.o_S
o_S[6] <= full_adder:G_NBit_ADDER:6:ADDERI.o_S
o_S[7] <= full_adder:G_NBit_ADDER:7:ADDERI.o_S
o_S[8] <= full_adder:G_NBit_ADDER:8:ADDERI.o_S
o_S[9] <= full_adder:G_NBit_ADDER:9:ADDERI.o_S
o_S[10] <= full_adder:G_NBit_ADDER:10:ADDERI.o_S
o_S[11] <= full_adder:G_NBit_ADDER:11:ADDERI.o_S
o_S[12] <= full_adder:G_NBit_ADDER:12:ADDERI.o_S
o_S[13] <= full_adder:G_NBit_ADDER:13:ADDERI.o_S
o_S[14] <= full_adder:G_NBit_ADDER:14:ADDERI.o_S
o_S[15] <= full_adder:G_NBit_ADDER:15:ADDERI.o_S
o_S[16] <= full_adder:G_NBit_ADDER:16:ADDERI.o_S
o_S[17] <= full_adder:G_NBit_ADDER:17:ADDERI.o_S
o_S[18] <= full_adder:G_NBit_ADDER:18:ADDERI.o_S
o_S[19] <= full_adder:G_NBit_ADDER:19:ADDERI.o_S
o_S[20] <= full_adder:G_NBit_ADDER:20:ADDERI.o_S
o_S[21] <= full_adder:G_NBit_ADDER:21:ADDERI.o_S
o_S[22] <= full_adder:G_NBit_ADDER:22:ADDERI.o_S
o_S[23] <= full_adder:G_NBit_ADDER:23:ADDERI.o_S
o_S[24] <= full_adder:G_NBit_ADDER:24:ADDERI.o_S
o_S[25] <= full_adder:G_NBit_ADDER:25:ADDERI.o_S
o_S[26] <= full_adder:G_NBit_ADDER:26:ADDERI.o_S
o_S[27] <= full_adder:G_NBit_ADDER:27:ADDERI.o_S
o_S[28] <= full_adder:G_NBit_ADDER:28:ADDERI.o_S
o_S[29] <= full_adder:G_NBit_ADDER:29:ADDERI.o_S
o_S[30] <= full_adder:G_NBit_ADDER:30:ADDERI.o_S
o_S[31] <= full_adder:G_NBit_ADDER:31:ADDERI.o_S
o_overflow <= o_overflow.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= full_adder:G_NBit_ADDER:31:ADDERI.o_Cout


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:0:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:1:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:2:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:3:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:4:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:5:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:6:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:7:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:8:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:9:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:10:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:11:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:12:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:13:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:14:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:15:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:16:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:17:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:18:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:19:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:20:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:21:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:22:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:23:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:24:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:25:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:26:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:27:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:28:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:29:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:30:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:31:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch
i_X[0] => full_adder:G_NBit_ADDER:0:ADDERI.i_X
i_X[1] => full_adder:G_NBit_ADDER:1:ADDERI.i_X
i_X[2] => full_adder:G_NBit_ADDER:2:ADDERI.i_X
i_X[3] => full_adder:G_NBit_ADDER:3:ADDERI.i_X
i_X[4] => full_adder:G_NBit_ADDER:4:ADDERI.i_X
i_X[5] => full_adder:G_NBit_ADDER:5:ADDERI.i_X
i_X[6] => full_adder:G_NBit_ADDER:6:ADDERI.i_X
i_X[7] => full_adder:G_NBit_ADDER:7:ADDERI.i_X
i_X[8] => full_adder:G_NBit_ADDER:8:ADDERI.i_X
i_X[9] => full_adder:G_NBit_ADDER:9:ADDERI.i_X
i_X[10] => full_adder:G_NBit_ADDER:10:ADDERI.i_X
i_X[11] => full_adder:G_NBit_ADDER:11:ADDERI.i_X
i_X[12] => full_adder:G_NBit_ADDER:12:ADDERI.i_X
i_X[13] => full_adder:G_NBit_ADDER:13:ADDERI.i_X
i_X[14] => full_adder:G_NBit_ADDER:14:ADDERI.i_X
i_X[15] => full_adder:G_NBit_ADDER:15:ADDERI.i_X
i_X[16] => full_adder:G_NBit_ADDER:16:ADDERI.i_X
i_X[17] => full_adder:G_NBit_ADDER:17:ADDERI.i_X
i_X[18] => full_adder:G_NBit_ADDER:18:ADDERI.i_X
i_X[19] => full_adder:G_NBit_ADDER:19:ADDERI.i_X
i_X[20] => full_adder:G_NBit_ADDER:20:ADDERI.i_X
i_X[21] => full_adder:G_NBit_ADDER:21:ADDERI.i_X
i_X[22] => full_adder:G_NBit_ADDER:22:ADDERI.i_X
i_X[23] => full_adder:G_NBit_ADDER:23:ADDERI.i_X
i_X[24] => full_adder:G_NBit_ADDER:24:ADDERI.i_X
i_X[25] => full_adder:G_NBit_ADDER:25:ADDERI.i_X
i_X[26] => full_adder:G_NBit_ADDER:26:ADDERI.i_X
i_X[27] => full_adder:G_NBit_ADDER:27:ADDERI.i_X
i_X[28] => full_adder:G_NBit_ADDER:28:ADDERI.i_X
i_X[29] => full_adder:G_NBit_ADDER:29:ADDERI.i_X
i_X[30] => full_adder:G_NBit_ADDER:30:ADDERI.i_X
i_X[31] => full_adder:G_NBit_ADDER:31:ADDERI.i_X
i_Y[0] => full_adder:G_NBit_ADDER:0:ADDERI.i_Y
i_Y[1] => full_adder:G_NBit_ADDER:1:ADDERI.i_Y
i_Y[2] => full_adder:G_NBit_ADDER:2:ADDERI.i_Y
i_Y[3] => full_adder:G_NBit_ADDER:3:ADDERI.i_Y
i_Y[4] => full_adder:G_NBit_ADDER:4:ADDERI.i_Y
i_Y[5] => full_adder:G_NBit_ADDER:5:ADDERI.i_Y
i_Y[6] => full_adder:G_NBit_ADDER:6:ADDERI.i_Y
i_Y[7] => full_adder:G_NBit_ADDER:7:ADDERI.i_Y
i_Y[8] => full_adder:G_NBit_ADDER:8:ADDERI.i_Y
i_Y[9] => full_adder:G_NBit_ADDER:9:ADDERI.i_Y
i_Y[10] => full_adder:G_NBit_ADDER:10:ADDERI.i_Y
i_Y[11] => full_adder:G_NBit_ADDER:11:ADDERI.i_Y
i_Y[12] => full_adder:G_NBit_ADDER:12:ADDERI.i_Y
i_Y[13] => full_adder:G_NBit_ADDER:13:ADDERI.i_Y
i_Y[14] => full_adder:G_NBit_ADDER:14:ADDERI.i_Y
i_Y[15] => full_adder:G_NBit_ADDER:15:ADDERI.i_Y
i_Y[16] => full_adder:G_NBit_ADDER:16:ADDERI.i_Y
i_Y[17] => full_adder:G_NBit_ADDER:17:ADDERI.i_Y
i_Y[18] => full_adder:G_NBit_ADDER:18:ADDERI.i_Y
i_Y[19] => full_adder:G_NBit_ADDER:19:ADDERI.i_Y
i_Y[20] => full_adder:G_NBit_ADDER:20:ADDERI.i_Y
i_Y[21] => full_adder:G_NBit_ADDER:21:ADDERI.i_Y
i_Y[22] => full_adder:G_NBit_ADDER:22:ADDERI.i_Y
i_Y[23] => full_adder:G_NBit_ADDER:23:ADDERI.i_Y
i_Y[24] => full_adder:G_NBit_ADDER:24:ADDERI.i_Y
i_Y[25] => full_adder:G_NBit_ADDER:25:ADDERI.i_Y
i_Y[26] => full_adder:G_NBit_ADDER:26:ADDERI.i_Y
i_Y[27] => full_adder:G_NBit_ADDER:27:ADDERI.i_Y
i_Y[28] => full_adder:G_NBit_ADDER:28:ADDERI.i_Y
i_Y[29] => full_adder:G_NBit_ADDER:29:ADDERI.i_Y
i_Y[30] => full_adder:G_NBit_ADDER:30:ADDERI.i_Y
i_Y[31] => full_adder:G_NBit_ADDER:31:ADDERI.i_Y
i_Cin => full_adder:G_NBit_ADDER:0:ADDERI.i_Cin
o_S[0] <= full_adder:G_NBit_ADDER:0:ADDERI.o_S
o_S[1] <= full_adder:G_NBit_ADDER:1:ADDERI.o_S
o_S[2] <= full_adder:G_NBit_ADDER:2:ADDERI.o_S
o_S[3] <= full_adder:G_NBit_ADDER:3:ADDERI.o_S
o_S[4] <= full_adder:G_NBit_ADDER:4:ADDERI.o_S
o_S[5] <= full_adder:G_NBit_ADDER:5:ADDERI.o_S
o_S[6] <= full_adder:G_NBit_ADDER:6:ADDERI.o_S
o_S[7] <= full_adder:G_NBit_ADDER:7:ADDERI.o_S
o_S[8] <= full_adder:G_NBit_ADDER:8:ADDERI.o_S
o_S[9] <= full_adder:G_NBit_ADDER:9:ADDERI.o_S
o_S[10] <= full_adder:G_NBit_ADDER:10:ADDERI.o_S
o_S[11] <= full_adder:G_NBit_ADDER:11:ADDERI.o_S
o_S[12] <= full_adder:G_NBit_ADDER:12:ADDERI.o_S
o_S[13] <= full_adder:G_NBit_ADDER:13:ADDERI.o_S
o_S[14] <= full_adder:G_NBit_ADDER:14:ADDERI.o_S
o_S[15] <= full_adder:G_NBit_ADDER:15:ADDERI.o_S
o_S[16] <= full_adder:G_NBit_ADDER:16:ADDERI.o_S
o_S[17] <= full_adder:G_NBit_ADDER:17:ADDERI.o_S
o_S[18] <= full_adder:G_NBit_ADDER:18:ADDERI.o_S
o_S[19] <= full_adder:G_NBit_ADDER:19:ADDERI.o_S
o_S[20] <= full_adder:G_NBit_ADDER:20:ADDERI.o_S
o_S[21] <= full_adder:G_NBit_ADDER:21:ADDERI.o_S
o_S[22] <= full_adder:G_NBit_ADDER:22:ADDERI.o_S
o_S[23] <= full_adder:G_NBit_ADDER:23:ADDERI.o_S
o_S[24] <= full_adder:G_NBit_ADDER:24:ADDERI.o_S
o_S[25] <= full_adder:G_NBit_ADDER:25:ADDERI.o_S
o_S[26] <= full_adder:G_NBit_ADDER:26:ADDERI.o_S
o_S[27] <= full_adder:G_NBit_ADDER:27:ADDERI.o_S
o_S[28] <= full_adder:G_NBit_ADDER:28:ADDERI.o_S
o_S[29] <= full_adder:G_NBit_ADDER:29:ADDERI.o_S
o_S[30] <= full_adder:G_NBit_ADDER:30:ADDERI.o_S
o_S[31] <= full_adder:G_NBit_ADDER:31:ADDERI.o_S
o_overflow <= o_overflow.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= full_adder:G_NBit_ADDER:31:ADDERI.o_Cout


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:0:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:1:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:2:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:3:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:4:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:5:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:6:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:7:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:8:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:9:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:10:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:11:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:12:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:13:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:14:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:15:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:16:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:17:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:18:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:19:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:20:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:21:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:22:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:23:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:24:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:25:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:26:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:27:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:28:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:29:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:30:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:31:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|control:g_control
i_OPCODE[0] => Mux14.IN69
i_OPCODE[0] => Mux15.IN69
i_OPCODE[0] => Mux16.IN69
i_OPCODE[0] => Mux17.IN69
i_OPCODE[0] => Mux18.IN69
i_OPCODE[0] => Mux19.IN69
i_OPCODE[0] => Mux20.IN69
i_OPCODE[0] => Mux21.IN69
i_OPCODE[0] => Mux22.IN69
i_OPCODE[0] => Mux23.IN69
i_OPCODE[0] => Mux24.IN69
i_OPCODE[0] => Mux25.IN69
i_OPCODE[0] => Mux26.IN69
i_OPCODE[0] => Mux27.IN69
i_OPCODE[0] => Mux28.IN69
i_OPCODE[0] => Mux29.IN69
i_OPCODE[0] => Mux30.IN69
i_OPCODE[0] => Mux31.IN69
i_OPCODE[0] => Mux32.IN69
i_OPCODE[0] => Mux33.IN69
i_OPCODE[0] => Mux34.IN69
i_OPCODE[0] => Mux35.IN69
i_OPCODE[0] => Mux36.IN69
i_OPCODE[0] => Mux37.IN69
i_OPCODE[1] => Mux14.IN68
i_OPCODE[1] => Mux15.IN68
i_OPCODE[1] => Mux16.IN68
i_OPCODE[1] => Mux17.IN68
i_OPCODE[1] => Mux18.IN68
i_OPCODE[1] => Mux19.IN68
i_OPCODE[1] => Mux20.IN68
i_OPCODE[1] => Mux21.IN68
i_OPCODE[1] => Mux22.IN68
i_OPCODE[1] => Mux23.IN68
i_OPCODE[1] => Mux24.IN68
i_OPCODE[1] => Mux25.IN68
i_OPCODE[1] => Mux26.IN68
i_OPCODE[1] => Mux27.IN68
i_OPCODE[1] => Mux28.IN68
i_OPCODE[1] => Mux29.IN68
i_OPCODE[1] => Mux30.IN68
i_OPCODE[1] => Mux31.IN68
i_OPCODE[1] => Mux32.IN68
i_OPCODE[1] => Mux33.IN68
i_OPCODE[1] => Mux34.IN68
i_OPCODE[1] => Mux35.IN68
i_OPCODE[1] => Mux36.IN68
i_OPCODE[1] => Mux37.IN68
i_OPCODE[2] => Mux14.IN67
i_OPCODE[2] => Mux15.IN67
i_OPCODE[2] => Mux16.IN67
i_OPCODE[2] => Mux17.IN67
i_OPCODE[2] => Mux18.IN67
i_OPCODE[2] => Mux19.IN67
i_OPCODE[2] => Mux20.IN67
i_OPCODE[2] => Mux21.IN67
i_OPCODE[2] => Mux22.IN67
i_OPCODE[2] => Mux23.IN67
i_OPCODE[2] => Mux24.IN67
i_OPCODE[2] => Mux25.IN67
i_OPCODE[2] => Mux26.IN67
i_OPCODE[2] => Mux27.IN67
i_OPCODE[2] => Mux28.IN67
i_OPCODE[2] => Mux29.IN67
i_OPCODE[2] => Mux30.IN67
i_OPCODE[2] => Mux31.IN67
i_OPCODE[2] => Mux32.IN67
i_OPCODE[2] => Mux33.IN67
i_OPCODE[2] => Mux34.IN67
i_OPCODE[2] => Mux35.IN67
i_OPCODE[2] => Mux36.IN67
i_OPCODE[2] => Mux37.IN67
i_OPCODE[3] => Mux14.IN66
i_OPCODE[3] => Mux15.IN66
i_OPCODE[3] => Mux16.IN66
i_OPCODE[3] => Mux17.IN66
i_OPCODE[3] => Mux18.IN66
i_OPCODE[3] => Mux19.IN66
i_OPCODE[3] => Mux20.IN66
i_OPCODE[3] => Mux21.IN66
i_OPCODE[3] => Mux22.IN66
i_OPCODE[3] => Mux23.IN66
i_OPCODE[3] => Mux24.IN66
i_OPCODE[3] => Mux25.IN66
i_OPCODE[3] => Mux26.IN66
i_OPCODE[3] => Mux27.IN66
i_OPCODE[3] => Mux28.IN66
i_OPCODE[3] => Mux29.IN66
i_OPCODE[3] => Mux30.IN66
i_OPCODE[3] => Mux31.IN66
i_OPCODE[3] => Mux32.IN66
i_OPCODE[3] => Mux33.IN66
i_OPCODE[3] => Mux34.IN66
i_OPCODE[3] => Mux35.IN66
i_OPCODE[3] => Mux36.IN66
i_OPCODE[3] => Mux37.IN66
i_OPCODE[4] => Mux14.IN65
i_OPCODE[4] => Mux15.IN65
i_OPCODE[4] => Mux16.IN65
i_OPCODE[4] => Mux17.IN65
i_OPCODE[4] => Mux18.IN65
i_OPCODE[4] => Mux19.IN65
i_OPCODE[4] => Mux20.IN65
i_OPCODE[4] => Mux21.IN65
i_OPCODE[4] => Mux22.IN65
i_OPCODE[4] => Mux23.IN65
i_OPCODE[4] => Mux24.IN65
i_OPCODE[4] => Mux25.IN65
i_OPCODE[4] => Mux26.IN65
i_OPCODE[4] => Mux27.IN65
i_OPCODE[4] => Mux28.IN65
i_OPCODE[4] => Mux29.IN65
i_OPCODE[4] => Mux30.IN65
i_OPCODE[4] => Mux31.IN65
i_OPCODE[4] => Mux32.IN65
i_OPCODE[4] => Mux33.IN65
i_OPCODE[4] => Mux34.IN65
i_OPCODE[4] => Mux35.IN65
i_OPCODE[4] => Mux36.IN65
i_OPCODE[4] => Mux37.IN65
i_OPCODE[5] => Mux14.IN64
i_OPCODE[5] => Mux15.IN64
i_OPCODE[5] => Mux16.IN64
i_OPCODE[5] => Mux17.IN64
i_OPCODE[5] => Mux18.IN64
i_OPCODE[5] => Mux19.IN64
i_OPCODE[5] => Mux20.IN64
i_OPCODE[5] => Mux21.IN64
i_OPCODE[5] => Mux22.IN64
i_OPCODE[5] => Mux23.IN64
i_OPCODE[5] => Mux24.IN64
i_OPCODE[5] => Mux25.IN64
i_OPCODE[5] => Mux26.IN64
i_OPCODE[5] => Mux27.IN64
i_OPCODE[5] => Mux28.IN64
i_OPCODE[5] => Mux29.IN64
i_OPCODE[5] => Mux30.IN64
i_OPCODE[5] => Mux31.IN64
i_OPCODE[5] => Mux32.IN64
i_OPCODE[5] => Mux33.IN64
i_OPCODE[5] => Mux34.IN64
i_OPCODE[5] => Mux35.IN64
i_OPCODE[5] => Mux36.IN64
i_OPCODE[5] => Mux37.IN64
i_FUNCT[0] => Mux0.IN36
i_FUNCT[0] => Mux1.IN69
i_FUNCT[0] => Mux2.IN69
i_FUNCT[0] => Mux3.IN69
i_FUNCT[0] => Mux4.IN69
i_FUNCT[0] => Mux6.IN69
i_FUNCT[0] => Mux7.IN36
i_FUNCT[0] => Mux8.IN69
i_FUNCT[0] => Mux9.IN69
i_FUNCT[1] => Mux1.IN68
i_FUNCT[1] => Mux2.IN68
i_FUNCT[1] => Mux3.IN68
i_FUNCT[1] => Mux4.IN68
i_FUNCT[1] => Mux5.IN36
i_FUNCT[1] => Mux6.IN68
i_FUNCT[1] => Mux8.IN68
i_FUNCT[1] => Mux9.IN68
i_FUNCT[2] => Mux0.IN35
i_FUNCT[2] => Mux1.IN67
i_FUNCT[2] => Mux2.IN67
i_FUNCT[2] => Mux3.IN67
i_FUNCT[2] => Mux4.IN67
i_FUNCT[2] => Mux5.IN35
i_FUNCT[2] => Mux6.IN67
i_FUNCT[2] => Mux7.IN35
i_FUNCT[2] => Mux8.IN67
i_FUNCT[2] => Mux9.IN67
i_FUNCT[3] => Mux0.IN34
i_FUNCT[3] => Mux1.IN66
i_FUNCT[3] => Mux2.IN66
i_FUNCT[3] => Mux3.IN66
i_FUNCT[3] => Mux4.IN66
i_FUNCT[3] => Mux5.IN34
i_FUNCT[3] => Mux6.IN66
i_FUNCT[3] => Mux7.IN34
i_FUNCT[3] => Mux8.IN66
i_FUNCT[3] => Mux9.IN66
i_FUNCT[4] => Mux0.IN33
i_FUNCT[4] => Mux1.IN65
i_FUNCT[4] => Mux2.IN65
i_FUNCT[4] => Mux3.IN65
i_FUNCT[4] => Mux4.IN65
i_FUNCT[4] => Mux5.IN33
i_FUNCT[4] => Mux6.IN65
i_FUNCT[4] => Mux7.IN33
i_FUNCT[4] => Mux8.IN65
i_FUNCT[4] => Mux9.IN65
i_FUNCT[5] => Mux0.IN32
i_FUNCT[5] => Mux1.IN64
i_FUNCT[5] => Mux2.IN64
i_FUNCT[5] => Mux3.IN64
i_FUNCT[5] => Mux4.IN64
i_FUNCT[5] => Mux5.IN32
i_FUNCT[5] => Mux6.IN64
i_FUNCT[5] => Mux7.IN32
i_FUNCT[5] => Mux8.IN64
i_FUNCT[5] => Mux9.IN64
i_RT_ADDR[0] => Mux12.IN19
i_RT_ADDR[0] => Mux13.IN36
i_RT_ADDR[1] => Mux10.IN19
i_RT_ADDR[1] => Mux11.IN10
i_RT_ADDR[1] => Mux12.IN18
i_RT_ADDR[1] => Mux13.IN35
i_RT_ADDR[2] => Mux10.IN18
i_RT_ADDR[2] => Mux11.IN9
i_RT_ADDR[2] => Mux12.IN17
i_RT_ADDR[2] => Mux13.IN34
i_RT_ADDR[3] => Mux10.IN17
i_RT_ADDR[3] => Mux11.IN8
i_RT_ADDR[3] => Mux12.IN16
i_RT_ADDR[3] => Mux13.IN33
i_RT_ADDR[4] => Mux10.IN16
i_RT_ADDR[4] => Mux13.IN32
o_reg_WE_SEL <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_halt <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_extend_nZero_Sign <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_ALUSrc <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_overflow_chk <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_branch_chk <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_reg_DST_ADDR_SEL[0] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_reg_DST_ADDR_SEL[1] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_reg_DST_DATA_SEL[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_reg_DST_DATA_SEL[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_PC_SEL[0] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_PC_SEL[1] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_reg_WE <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_mem_WE <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_nAdd_Sub <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_shift_SEL[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_shift_SEL[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_branch_SEL[0] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
o_branch_SEL[1] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
o_branch_SEL[2] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_logic_SEL[0] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
o_logic_SEL[1] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
o_out_SEL[0] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
o_out_SEL[1] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File
i_CLK => reg_N:REG_0.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:1:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:2:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:3:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:4:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:5:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:6:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:7:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:8:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:9:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:10:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:11:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:12:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:13:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:14:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:15:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:16:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:17:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:18:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:19:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:20:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:21:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:22:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:23:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:24:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:25:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:26:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:27:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:28:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:29:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:30:REG_I.i_CLK
i_CLK => reg_N:G_N_32bit_Reg:31:REG_I.i_CLK
i_RST => reg_N:G_N_32bit_Reg:1:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:2:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:3:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:4:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:5:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:6:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:7:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:8:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:9:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:10:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:11:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:12:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:13:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:14:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:15:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:16:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:17:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:18:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:19:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:20:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:21:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:22:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:23:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:24:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:25:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:26:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:27:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:28:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:29:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:30:REG_I.i_RST
i_RST => reg_N:G_N_32bit_Reg:31:REG_I.i_RST
i_rs_ADDR[0] => mux_32t1_32b:G_MUX_RS.i_S[0]
i_rs_ADDR[1] => mux_32t1_32b:G_MUX_RS.i_S[1]
i_rs_ADDR[2] => mux_32t1_32b:G_MUX_RS.i_S[2]
i_rs_ADDR[3] => mux_32t1_32b:G_MUX_RS.i_S[3]
i_rs_ADDR[4] => mux_32t1_32b:G_MUX_RS.i_S[4]
i_rt_ADDR[0] => mux_32t1_32b:G_MUX_RT.i_S[0]
i_rt_ADDR[1] => mux_32t1_32b:G_MUX_RT.i_S[1]
i_rt_ADDR[2] => mux_32t1_32b:G_MUX_RT.i_S[2]
i_rt_ADDR[3] => mux_32t1_32b:G_MUX_RT.i_S[3]
i_rt_ADDR[4] => mux_32t1_32b:G_MUX_RT.i_S[4]
i_rd_ADDR[0] => decoder_5t32:G_5t32_DECODER.i_A[0]
i_rd_ADDR[1] => decoder_5t32:G_5t32_DECODER.i_A[1]
i_rd_ADDR[2] => decoder_5t32:G_5t32_DECODER.i_A[2]
i_rd_ADDR[3] => decoder_5t32:G_5t32_DECODER.i_A[3]
i_rd_ADDR[4] => decoder_5t32:G_5t32_DECODER.i_A[4]
i_rd_WE => decoder_5t32:G_5t32_DECODER.i_WE
i_rd_DATA[0] => reg_N:REG_0.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[0]
i_rd_DATA[0] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[0]
i_rd_DATA[1] => reg_N:REG_0.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[1]
i_rd_DATA[1] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[1]
i_rd_DATA[2] => reg_N:REG_0.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[2]
i_rd_DATA[2] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[2]
i_rd_DATA[3] => reg_N:REG_0.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[3]
i_rd_DATA[3] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[3]
i_rd_DATA[4] => reg_N:REG_0.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[4]
i_rd_DATA[4] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[4]
i_rd_DATA[5] => reg_N:REG_0.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[5]
i_rd_DATA[5] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[5]
i_rd_DATA[6] => reg_N:REG_0.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[6]
i_rd_DATA[6] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[6]
i_rd_DATA[7] => reg_N:REG_0.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[7]
i_rd_DATA[7] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[7]
i_rd_DATA[8] => reg_N:REG_0.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[8]
i_rd_DATA[8] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[8]
i_rd_DATA[9] => reg_N:REG_0.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[9]
i_rd_DATA[9] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[9]
i_rd_DATA[10] => reg_N:REG_0.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[10]
i_rd_DATA[10] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[10]
i_rd_DATA[11] => reg_N:REG_0.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[11]
i_rd_DATA[11] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[11]
i_rd_DATA[12] => reg_N:REG_0.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[12]
i_rd_DATA[12] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[12]
i_rd_DATA[13] => reg_N:REG_0.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[13]
i_rd_DATA[13] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[13]
i_rd_DATA[14] => reg_N:REG_0.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[14]
i_rd_DATA[14] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[14]
i_rd_DATA[15] => reg_N:REG_0.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[15]
i_rd_DATA[15] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[15]
i_rd_DATA[16] => reg_N:REG_0.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[16]
i_rd_DATA[16] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[16]
i_rd_DATA[17] => reg_N:REG_0.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[17]
i_rd_DATA[17] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[17]
i_rd_DATA[18] => reg_N:REG_0.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[18]
i_rd_DATA[18] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[18]
i_rd_DATA[19] => reg_N:REG_0.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[19]
i_rd_DATA[19] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[19]
i_rd_DATA[20] => reg_N:REG_0.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[20]
i_rd_DATA[20] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[20]
i_rd_DATA[21] => reg_N:REG_0.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[21]
i_rd_DATA[21] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[21]
i_rd_DATA[22] => reg_N:REG_0.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[22]
i_rd_DATA[22] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[22]
i_rd_DATA[23] => reg_N:REG_0.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[23]
i_rd_DATA[23] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[23]
i_rd_DATA[24] => reg_N:REG_0.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[24]
i_rd_DATA[24] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[24]
i_rd_DATA[25] => reg_N:REG_0.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[25]
i_rd_DATA[25] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[25]
i_rd_DATA[26] => reg_N:REG_0.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[26]
i_rd_DATA[26] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[26]
i_rd_DATA[27] => reg_N:REG_0.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[27]
i_rd_DATA[27] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[27]
i_rd_DATA[28] => reg_N:REG_0.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[28]
i_rd_DATA[28] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[28]
i_rd_DATA[29] => reg_N:REG_0.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[29]
i_rd_DATA[29] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[29]
i_rd_DATA[30] => reg_N:REG_0.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[30]
i_rd_DATA[30] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[30]
i_rd_DATA[31] => reg_N:REG_0.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:1:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:2:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:3:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:4:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:5:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:6:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:7:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:8:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:9:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:10:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:11:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:12:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:13:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:14:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:15:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:16:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:17:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:18:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:19:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:20:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:21:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:22:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:23:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:24:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:25:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:26:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:27:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:28:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:29:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:30:REG_I.i_D[31]
i_rd_DATA[31] => reg_N:G_N_32bit_Reg:31:REG_I.i_D[31]
o_rs_DATA[0] <= mux_32t1_32b:G_MUX_RS.o_O[0]
o_rs_DATA[1] <= mux_32t1_32b:G_MUX_RS.o_O[1]
o_rs_DATA[2] <= mux_32t1_32b:G_MUX_RS.o_O[2]
o_rs_DATA[3] <= mux_32t1_32b:G_MUX_RS.o_O[3]
o_rs_DATA[4] <= mux_32t1_32b:G_MUX_RS.o_O[4]
o_rs_DATA[5] <= mux_32t1_32b:G_MUX_RS.o_O[5]
o_rs_DATA[6] <= mux_32t1_32b:G_MUX_RS.o_O[6]
o_rs_DATA[7] <= mux_32t1_32b:G_MUX_RS.o_O[7]
o_rs_DATA[8] <= mux_32t1_32b:G_MUX_RS.o_O[8]
o_rs_DATA[9] <= mux_32t1_32b:G_MUX_RS.o_O[9]
o_rs_DATA[10] <= mux_32t1_32b:G_MUX_RS.o_O[10]
o_rs_DATA[11] <= mux_32t1_32b:G_MUX_RS.o_O[11]
o_rs_DATA[12] <= mux_32t1_32b:G_MUX_RS.o_O[12]
o_rs_DATA[13] <= mux_32t1_32b:G_MUX_RS.o_O[13]
o_rs_DATA[14] <= mux_32t1_32b:G_MUX_RS.o_O[14]
o_rs_DATA[15] <= mux_32t1_32b:G_MUX_RS.o_O[15]
o_rs_DATA[16] <= mux_32t1_32b:G_MUX_RS.o_O[16]
o_rs_DATA[17] <= mux_32t1_32b:G_MUX_RS.o_O[17]
o_rs_DATA[18] <= mux_32t1_32b:G_MUX_RS.o_O[18]
o_rs_DATA[19] <= mux_32t1_32b:G_MUX_RS.o_O[19]
o_rs_DATA[20] <= mux_32t1_32b:G_MUX_RS.o_O[20]
o_rs_DATA[21] <= mux_32t1_32b:G_MUX_RS.o_O[21]
o_rs_DATA[22] <= mux_32t1_32b:G_MUX_RS.o_O[22]
o_rs_DATA[23] <= mux_32t1_32b:G_MUX_RS.o_O[23]
o_rs_DATA[24] <= mux_32t1_32b:G_MUX_RS.o_O[24]
o_rs_DATA[25] <= mux_32t1_32b:G_MUX_RS.o_O[25]
o_rs_DATA[26] <= mux_32t1_32b:G_MUX_RS.o_O[26]
o_rs_DATA[27] <= mux_32t1_32b:G_MUX_RS.o_O[27]
o_rs_DATA[28] <= mux_32t1_32b:G_MUX_RS.o_O[28]
o_rs_DATA[29] <= mux_32t1_32b:G_MUX_RS.o_O[29]
o_rs_DATA[30] <= mux_32t1_32b:G_MUX_RS.o_O[30]
o_rs_DATA[31] <= mux_32t1_32b:G_MUX_RS.o_O[31]
o_rt_DATA[0] <= mux_32t1_32b:G_MUX_RT.o_O[0]
o_rt_DATA[1] <= mux_32t1_32b:G_MUX_RT.o_O[1]
o_rt_DATA[2] <= mux_32t1_32b:G_MUX_RT.o_O[2]
o_rt_DATA[3] <= mux_32t1_32b:G_MUX_RT.o_O[3]
o_rt_DATA[4] <= mux_32t1_32b:G_MUX_RT.o_O[4]
o_rt_DATA[5] <= mux_32t1_32b:G_MUX_RT.o_O[5]
o_rt_DATA[6] <= mux_32t1_32b:G_MUX_RT.o_O[6]
o_rt_DATA[7] <= mux_32t1_32b:G_MUX_RT.o_O[7]
o_rt_DATA[8] <= mux_32t1_32b:G_MUX_RT.o_O[8]
o_rt_DATA[9] <= mux_32t1_32b:G_MUX_RT.o_O[9]
o_rt_DATA[10] <= mux_32t1_32b:G_MUX_RT.o_O[10]
o_rt_DATA[11] <= mux_32t1_32b:G_MUX_RT.o_O[11]
o_rt_DATA[12] <= mux_32t1_32b:G_MUX_RT.o_O[12]
o_rt_DATA[13] <= mux_32t1_32b:G_MUX_RT.o_O[13]
o_rt_DATA[14] <= mux_32t1_32b:G_MUX_RT.o_O[14]
o_rt_DATA[15] <= mux_32t1_32b:G_MUX_RT.o_O[15]
o_rt_DATA[16] <= mux_32t1_32b:G_MUX_RT.o_O[16]
o_rt_DATA[17] <= mux_32t1_32b:G_MUX_RT.o_O[17]
o_rt_DATA[18] <= mux_32t1_32b:G_MUX_RT.o_O[18]
o_rt_DATA[19] <= mux_32t1_32b:G_MUX_RT.o_O[19]
o_rt_DATA[20] <= mux_32t1_32b:G_MUX_RT.o_O[20]
o_rt_DATA[21] <= mux_32t1_32b:G_MUX_RT.o_O[21]
o_rt_DATA[22] <= mux_32t1_32b:G_MUX_RT.o_O[22]
o_rt_DATA[23] <= mux_32t1_32b:G_MUX_RT.o_O[23]
o_rt_DATA[24] <= mux_32t1_32b:G_MUX_RT.o_O[24]
o_rt_DATA[25] <= mux_32t1_32b:G_MUX_RT.o_O[25]
o_rt_DATA[26] <= mux_32t1_32b:G_MUX_RT.o_O[26]
o_rt_DATA[27] <= mux_32t1_32b:G_MUX_RT.o_O[27]
o_rt_DATA[28] <= mux_32t1_32b:G_MUX_RT.o_O[28]
o_rt_DATA[29] <= mux_32t1_32b:G_MUX_RT.o_O[29]
o_rt_DATA[30] <= mux_32t1_32b:G_MUX_RT.o_O[30]
o_rt_DATA[31] <= mux_32t1_32b:G_MUX_RT.o_O[31]


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|decoder_5t32:G_5t32_DECODER
i_A[0] => Mux0.IN68
i_A[0] => Mux1.IN68
i_A[0] => Mux2.IN68
i_A[0] => Mux3.IN68
i_A[0] => Mux4.IN68
i_A[0] => Mux5.IN68
i_A[0] => Mux6.IN68
i_A[0] => Mux7.IN68
i_A[0] => Mux8.IN68
i_A[0] => Mux9.IN68
i_A[0] => Mux10.IN68
i_A[0] => Mux11.IN68
i_A[0] => Mux12.IN68
i_A[0] => Mux13.IN68
i_A[0] => Mux14.IN68
i_A[0] => Mux15.IN68
i_A[0] => Mux16.IN68
i_A[0] => Mux17.IN68
i_A[0] => Mux18.IN68
i_A[0] => Mux19.IN68
i_A[0] => Mux20.IN68
i_A[0] => Mux21.IN68
i_A[0] => Mux22.IN68
i_A[0] => Mux23.IN68
i_A[0] => Mux24.IN68
i_A[0] => Mux25.IN68
i_A[0] => Mux26.IN68
i_A[0] => Mux27.IN68
i_A[0] => Mux28.IN68
i_A[0] => Mux29.IN68
i_A[0] => Mux30.IN68
i_A[0] => Mux31.IN68
i_A[1] => Mux0.IN67
i_A[1] => Mux1.IN67
i_A[1] => Mux2.IN67
i_A[1] => Mux3.IN67
i_A[1] => Mux4.IN67
i_A[1] => Mux5.IN67
i_A[1] => Mux6.IN67
i_A[1] => Mux7.IN67
i_A[1] => Mux8.IN67
i_A[1] => Mux9.IN67
i_A[1] => Mux10.IN67
i_A[1] => Mux11.IN67
i_A[1] => Mux12.IN67
i_A[1] => Mux13.IN67
i_A[1] => Mux14.IN67
i_A[1] => Mux15.IN67
i_A[1] => Mux16.IN67
i_A[1] => Mux17.IN67
i_A[1] => Mux18.IN67
i_A[1] => Mux19.IN67
i_A[1] => Mux20.IN67
i_A[1] => Mux21.IN67
i_A[1] => Mux22.IN67
i_A[1] => Mux23.IN67
i_A[1] => Mux24.IN67
i_A[1] => Mux25.IN67
i_A[1] => Mux26.IN67
i_A[1] => Mux27.IN67
i_A[1] => Mux28.IN67
i_A[1] => Mux29.IN67
i_A[1] => Mux30.IN67
i_A[1] => Mux31.IN67
i_A[2] => Mux0.IN66
i_A[2] => Mux1.IN66
i_A[2] => Mux2.IN66
i_A[2] => Mux3.IN66
i_A[2] => Mux4.IN66
i_A[2] => Mux5.IN66
i_A[2] => Mux6.IN66
i_A[2] => Mux7.IN66
i_A[2] => Mux8.IN66
i_A[2] => Mux9.IN66
i_A[2] => Mux10.IN66
i_A[2] => Mux11.IN66
i_A[2] => Mux12.IN66
i_A[2] => Mux13.IN66
i_A[2] => Mux14.IN66
i_A[2] => Mux15.IN66
i_A[2] => Mux16.IN66
i_A[2] => Mux17.IN66
i_A[2] => Mux18.IN66
i_A[2] => Mux19.IN66
i_A[2] => Mux20.IN66
i_A[2] => Mux21.IN66
i_A[2] => Mux22.IN66
i_A[2] => Mux23.IN66
i_A[2] => Mux24.IN66
i_A[2] => Mux25.IN66
i_A[2] => Mux26.IN66
i_A[2] => Mux27.IN66
i_A[2] => Mux28.IN66
i_A[2] => Mux29.IN66
i_A[2] => Mux30.IN66
i_A[2] => Mux31.IN66
i_A[3] => Mux0.IN65
i_A[3] => Mux1.IN65
i_A[3] => Mux2.IN65
i_A[3] => Mux3.IN65
i_A[3] => Mux4.IN65
i_A[3] => Mux5.IN65
i_A[3] => Mux6.IN65
i_A[3] => Mux7.IN65
i_A[3] => Mux8.IN65
i_A[3] => Mux9.IN65
i_A[3] => Mux10.IN65
i_A[3] => Mux11.IN65
i_A[3] => Mux12.IN65
i_A[3] => Mux13.IN65
i_A[3] => Mux14.IN65
i_A[3] => Mux15.IN65
i_A[3] => Mux16.IN65
i_A[3] => Mux17.IN65
i_A[3] => Mux18.IN65
i_A[3] => Mux19.IN65
i_A[3] => Mux20.IN65
i_A[3] => Mux21.IN65
i_A[3] => Mux22.IN65
i_A[3] => Mux23.IN65
i_A[3] => Mux24.IN65
i_A[3] => Mux25.IN65
i_A[3] => Mux26.IN65
i_A[3] => Mux27.IN65
i_A[3] => Mux28.IN65
i_A[3] => Mux29.IN65
i_A[3] => Mux30.IN65
i_A[3] => Mux31.IN65
i_A[4] => Mux0.IN64
i_A[4] => Mux1.IN64
i_A[4] => Mux2.IN64
i_A[4] => Mux3.IN64
i_A[4] => Mux4.IN64
i_A[4] => Mux5.IN64
i_A[4] => Mux6.IN64
i_A[4] => Mux7.IN64
i_A[4] => Mux8.IN64
i_A[4] => Mux9.IN64
i_A[4] => Mux10.IN64
i_A[4] => Mux11.IN64
i_A[4] => Mux12.IN64
i_A[4] => Mux13.IN64
i_A[4] => Mux14.IN64
i_A[4] => Mux15.IN64
i_A[4] => Mux16.IN64
i_A[4] => Mux17.IN64
i_A[4] => Mux18.IN64
i_A[4] => Mux19.IN64
i_A[4] => Mux20.IN64
i_A[4] => Mux21.IN64
i_A[4] => Mux22.IN64
i_A[4] => Mux23.IN64
i_A[4] => Mux24.IN64
i_A[4] => Mux25.IN64
i_A[4] => Mux26.IN64
i_A[4] => Mux27.IN64
i_A[4] => Mux28.IN64
i_A[4] => Mux29.IN64
i_A[4] => Mux30.IN64
i_A[4] => Mux31.IN64
i_WE => Mux0.IN69
i_WE => Mux1.IN69
i_WE => Mux2.IN69
i_WE => Mux3.IN69
i_WE => Mux4.IN69
i_WE => Mux5.IN69
i_WE => Mux6.IN69
i_WE => Mux7.IN69
i_WE => Mux8.IN69
i_WE => Mux9.IN69
i_WE => Mux10.IN69
i_WE => Mux11.IN69
i_WE => Mux12.IN69
i_WE => Mux13.IN69
i_WE => Mux14.IN69
i_WE => Mux15.IN69
i_WE => Mux16.IN69
i_WE => Mux17.IN69
i_WE => Mux18.IN69
i_WE => Mux19.IN69
i_WE => Mux20.IN69
i_WE => Mux21.IN69
i_WE => Mux22.IN69
i_WE => Mux23.IN69
i_WE => Mux24.IN69
i_WE => Mux25.IN69
i_WE => Mux26.IN69
i_WE => Mux27.IN69
i_WE => Mux28.IN69
i_WE => Mux29.IN69
i_WE => Mux30.IN69
i_WE => Mux31.IN69
o_F[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I
i_CLK => dffg:G_NBit_Reg:0:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:1:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:2:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:3:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:4:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:5:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:6:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:7:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:8:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:9:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:10:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:11:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:12:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:13:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:14:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:15:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:16:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:17:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:18:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:19:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:20:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:21:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:22:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:23:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:24:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:25:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:26:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:27:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:28:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:29:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:30:DFFI.i_CLK
i_CLK => dffg:G_NBit_Reg:31:DFFI.i_CLK
i_RST => dffg:G_NBit_Reg:0:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:1:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:2:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:3:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:4:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:5:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:6:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:7:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:8:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:9:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:10:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:11:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:12:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:13:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:14:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:15:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:16:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:17:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:18:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:19:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:20:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:21:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:22:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:23:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:24:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:25:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:26:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:27:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:28:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:29:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:30:DFFI.i_RST
i_RST => dffg:G_NBit_Reg:31:DFFI.i_RST
i_WE => dffg:G_NBit_Reg:0:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:1:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:2:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:3:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:4:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:5:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:6:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:7:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:8:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:9:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:10:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:11:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:12:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:13:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:14:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:15:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:16:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:17:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:18:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:19:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:20:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:21:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:22:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:23:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:24:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:25:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:26:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:27:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:28:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:29:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:30:DFFI.i_WE
i_WE => dffg:G_NBit_Reg:31:DFFI.i_WE
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_WE => o_Q.OUTPUTSELECT
i_D[0] => o_Q.DATAA
i_D[0] => dffg:G_NBit_Reg:0:DFFI.i_D
i_D[1] => o_Q.DATAA
i_D[1] => dffg:G_NBit_Reg:1:DFFI.i_D
i_D[2] => o_Q.DATAA
i_D[2] => dffg:G_NBit_Reg:2:DFFI.i_D
i_D[3] => o_Q.DATAA
i_D[3] => dffg:G_NBit_Reg:3:DFFI.i_D
i_D[4] => o_Q.DATAA
i_D[4] => dffg:G_NBit_Reg:4:DFFI.i_D
i_D[5] => o_Q.DATAA
i_D[5] => dffg:G_NBit_Reg:5:DFFI.i_D
i_D[6] => o_Q.DATAA
i_D[6] => dffg:G_NBit_Reg:6:DFFI.i_D
i_D[7] => o_Q.DATAA
i_D[7] => dffg:G_NBit_Reg:7:DFFI.i_D
i_D[8] => o_Q.DATAA
i_D[8] => dffg:G_NBit_Reg:8:DFFI.i_D
i_D[9] => o_Q.DATAA
i_D[9] => dffg:G_NBit_Reg:9:DFFI.i_D
i_D[10] => o_Q.DATAA
i_D[10] => dffg:G_NBit_Reg:10:DFFI.i_D
i_D[11] => o_Q.DATAA
i_D[11] => dffg:G_NBit_Reg:11:DFFI.i_D
i_D[12] => o_Q.DATAA
i_D[12] => dffg:G_NBit_Reg:12:DFFI.i_D
i_D[13] => o_Q.DATAA
i_D[13] => dffg:G_NBit_Reg:13:DFFI.i_D
i_D[14] => o_Q.DATAA
i_D[14] => dffg:G_NBit_Reg:14:DFFI.i_D
i_D[15] => o_Q.DATAA
i_D[15] => dffg:G_NBit_Reg:15:DFFI.i_D
i_D[16] => o_Q.DATAA
i_D[16] => dffg:G_NBit_Reg:16:DFFI.i_D
i_D[17] => o_Q.DATAA
i_D[17] => dffg:G_NBit_Reg:17:DFFI.i_D
i_D[18] => o_Q.DATAA
i_D[18] => dffg:G_NBit_Reg:18:DFFI.i_D
i_D[19] => o_Q.DATAA
i_D[19] => dffg:G_NBit_Reg:19:DFFI.i_D
i_D[20] => o_Q.DATAA
i_D[20] => dffg:G_NBit_Reg:20:DFFI.i_D
i_D[21] => o_Q.DATAA
i_D[21] => dffg:G_NBit_Reg:21:DFFI.i_D
i_D[22] => o_Q.DATAA
i_D[22] => dffg:G_NBit_Reg:22:DFFI.i_D
i_D[23] => o_Q.DATAA
i_D[23] => dffg:G_NBit_Reg:23:DFFI.i_D
i_D[24] => o_Q.DATAA
i_D[24] => dffg:G_NBit_Reg:24:DFFI.i_D
i_D[25] => o_Q.DATAA
i_D[25] => dffg:G_NBit_Reg:25:DFFI.i_D
i_D[26] => o_Q.DATAA
i_D[26] => dffg:G_NBit_Reg:26:DFFI.i_D
i_D[27] => o_Q.DATAA
i_D[27] => dffg:G_NBit_Reg:27:DFFI.i_D
i_D[28] => o_Q.DATAA
i_D[28] => dffg:G_NBit_Reg:28:DFFI.i_D
i_D[29] => o_Q.DATAA
i_D[29] => dffg:G_NBit_Reg:29:DFFI.i_D
i_D[30] => o_Q.DATAA
i_D[30] => dffg:G_NBit_Reg:30:DFFI.i_D
i_D[31] => o_Q.DATAA
i_D[31] => dffg:G_NBit_Reg:31:DFFI.i_D
o_Q[0] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:0:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:1:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:2:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:3:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:4:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:5:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:6:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:7:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:8:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:9:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:10:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:11:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:12:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:13:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:14:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:15:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:16:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:17:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:18:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:19:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:20:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:21:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:22:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:23:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:24:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:25:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:26:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:27:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:28:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:29:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:30:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:31:DFFI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|mux_32t1_32b:G_MUX_RS
i_S[0] => Mux0.IN4
i_S[0] => Mux1.IN4
i_S[0] => Mux2.IN4
i_S[0] => Mux3.IN4
i_S[0] => Mux4.IN4
i_S[0] => Mux5.IN4
i_S[0] => Mux6.IN4
i_S[0] => Mux7.IN4
i_S[0] => Mux8.IN4
i_S[0] => Mux9.IN4
i_S[0] => Mux10.IN4
i_S[0] => Mux11.IN4
i_S[0] => Mux12.IN4
i_S[0] => Mux13.IN4
i_S[0] => Mux14.IN4
i_S[0] => Mux15.IN4
i_S[0] => Mux16.IN4
i_S[0] => Mux17.IN4
i_S[0] => Mux18.IN4
i_S[0] => Mux19.IN4
i_S[0] => Mux20.IN4
i_S[0] => Mux21.IN4
i_S[0] => Mux22.IN4
i_S[0] => Mux23.IN4
i_S[0] => Mux24.IN4
i_S[0] => Mux25.IN4
i_S[0] => Mux26.IN4
i_S[0] => Mux27.IN4
i_S[0] => Mux28.IN4
i_S[0] => Mux29.IN4
i_S[0] => Mux30.IN4
i_S[0] => Mux31.IN4
i_S[1] => Mux0.IN3
i_S[1] => Mux1.IN3
i_S[1] => Mux2.IN3
i_S[1] => Mux3.IN3
i_S[1] => Mux4.IN3
i_S[1] => Mux5.IN3
i_S[1] => Mux6.IN3
i_S[1] => Mux7.IN3
i_S[1] => Mux8.IN3
i_S[1] => Mux9.IN3
i_S[1] => Mux10.IN3
i_S[1] => Mux11.IN3
i_S[1] => Mux12.IN3
i_S[1] => Mux13.IN3
i_S[1] => Mux14.IN3
i_S[1] => Mux15.IN3
i_S[1] => Mux16.IN3
i_S[1] => Mux17.IN3
i_S[1] => Mux18.IN3
i_S[1] => Mux19.IN3
i_S[1] => Mux20.IN3
i_S[1] => Mux21.IN3
i_S[1] => Mux22.IN3
i_S[1] => Mux23.IN3
i_S[1] => Mux24.IN3
i_S[1] => Mux25.IN3
i_S[1] => Mux26.IN3
i_S[1] => Mux27.IN3
i_S[1] => Mux28.IN3
i_S[1] => Mux29.IN3
i_S[1] => Mux30.IN3
i_S[1] => Mux31.IN3
i_S[2] => Mux0.IN2
i_S[2] => Mux1.IN2
i_S[2] => Mux2.IN2
i_S[2] => Mux3.IN2
i_S[2] => Mux4.IN2
i_S[2] => Mux5.IN2
i_S[2] => Mux6.IN2
i_S[2] => Mux7.IN2
i_S[2] => Mux8.IN2
i_S[2] => Mux9.IN2
i_S[2] => Mux10.IN2
i_S[2] => Mux11.IN2
i_S[2] => Mux12.IN2
i_S[2] => Mux13.IN2
i_S[2] => Mux14.IN2
i_S[2] => Mux15.IN2
i_S[2] => Mux16.IN2
i_S[2] => Mux17.IN2
i_S[2] => Mux18.IN2
i_S[2] => Mux19.IN2
i_S[2] => Mux20.IN2
i_S[2] => Mux21.IN2
i_S[2] => Mux22.IN2
i_S[2] => Mux23.IN2
i_S[2] => Mux24.IN2
i_S[2] => Mux25.IN2
i_S[2] => Mux26.IN2
i_S[2] => Mux27.IN2
i_S[2] => Mux28.IN2
i_S[2] => Mux29.IN2
i_S[2] => Mux30.IN2
i_S[2] => Mux31.IN2
i_S[3] => Mux0.IN1
i_S[3] => Mux1.IN1
i_S[3] => Mux2.IN1
i_S[3] => Mux3.IN1
i_S[3] => Mux4.IN1
i_S[3] => Mux5.IN1
i_S[3] => Mux6.IN1
i_S[3] => Mux7.IN1
i_S[3] => Mux8.IN1
i_S[3] => Mux9.IN1
i_S[3] => Mux10.IN1
i_S[3] => Mux11.IN1
i_S[3] => Mux12.IN1
i_S[3] => Mux13.IN1
i_S[3] => Mux14.IN1
i_S[3] => Mux15.IN1
i_S[3] => Mux16.IN1
i_S[3] => Mux17.IN1
i_S[3] => Mux18.IN1
i_S[3] => Mux19.IN1
i_S[3] => Mux20.IN1
i_S[3] => Mux21.IN1
i_S[3] => Mux22.IN1
i_S[3] => Mux23.IN1
i_S[3] => Mux24.IN1
i_S[3] => Mux25.IN1
i_S[3] => Mux26.IN1
i_S[3] => Mux27.IN1
i_S[3] => Mux28.IN1
i_S[3] => Mux29.IN1
i_S[3] => Mux30.IN1
i_S[3] => Mux31.IN1
i_S[4] => Mux0.IN0
i_S[4] => Mux1.IN0
i_S[4] => Mux2.IN0
i_S[4] => Mux3.IN0
i_S[4] => Mux4.IN0
i_S[4] => Mux5.IN0
i_S[4] => Mux6.IN0
i_S[4] => Mux7.IN0
i_S[4] => Mux8.IN0
i_S[4] => Mux9.IN0
i_S[4] => Mux10.IN0
i_S[4] => Mux11.IN0
i_S[4] => Mux12.IN0
i_S[4] => Mux13.IN0
i_S[4] => Mux14.IN0
i_S[4] => Mux15.IN0
i_S[4] => Mux16.IN0
i_S[4] => Mux17.IN0
i_S[4] => Mux18.IN0
i_S[4] => Mux19.IN0
i_S[4] => Mux20.IN0
i_S[4] => Mux21.IN0
i_S[4] => Mux22.IN0
i_S[4] => Mux23.IN0
i_S[4] => Mux24.IN0
i_S[4] => Mux25.IN0
i_S[4] => Mux26.IN0
i_S[4] => Mux27.IN0
i_S[4] => Mux28.IN0
i_S[4] => Mux29.IN0
i_S[4] => Mux30.IN0
i_S[4] => Mux31.IN0
i_D[0][0] => Mux31.IN36
i_D[0][1] => Mux30.IN36
i_D[0][2] => Mux29.IN36
i_D[0][3] => Mux28.IN36
i_D[0][4] => Mux27.IN36
i_D[0][5] => Mux26.IN36
i_D[0][6] => Mux25.IN36
i_D[0][7] => Mux24.IN36
i_D[0][8] => Mux23.IN36
i_D[0][9] => Mux22.IN36
i_D[0][10] => Mux21.IN36
i_D[0][11] => Mux20.IN36
i_D[0][12] => Mux19.IN36
i_D[0][13] => Mux18.IN36
i_D[0][14] => Mux17.IN36
i_D[0][15] => Mux16.IN36
i_D[0][16] => Mux15.IN36
i_D[0][17] => Mux14.IN36
i_D[0][18] => Mux13.IN36
i_D[0][19] => Mux12.IN36
i_D[0][20] => Mux11.IN36
i_D[0][21] => Mux10.IN36
i_D[0][22] => Mux9.IN36
i_D[0][23] => Mux8.IN36
i_D[0][24] => Mux7.IN36
i_D[0][25] => Mux6.IN36
i_D[0][26] => Mux5.IN36
i_D[0][27] => Mux4.IN36
i_D[0][28] => Mux3.IN36
i_D[0][29] => Mux2.IN36
i_D[0][30] => Mux1.IN36
i_D[0][31] => Mux0.IN36
i_D[1][0] => Mux31.IN35
i_D[1][1] => Mux30.IN35
i_D[1][2] => Mux29.IN35
i_D[1][3] => Mux28.IN35
i_D[1][4] => Mux27.IN35
i_D[1][5] => Mux26.IN35
i_D[1][6] => Mux25.IN35
i_D[1][7] => Mux24.IN35
i_D[1][8] => Mux23.IN35
i_D[1][9] => Mux22.IN35
i_D[1][10] => Mux21.IN35
i_D[1][11] => Mux20.IN35
i_D[1][12] => Mux19.IN35
i_D[1][13] => Mux18.IN35
i_D[1][14] => Mux17.IN35
i_D[1][15] => Mux16.IN35
i_D[1][16] => Mux15.IN35
i_D[1][17] => Mux14.IN35
i_D[1][18] => Mux13.IN35
i_D[1][19] => Mux12.IN35
i_D[1][20] => Mux11.IN35
i_D[1][21] => Mux10.IN35
i_D[1][22] => Mux9.IN35
i_D[1][23] => Mux8.IN35
i_D[1][24] => Mux7.IN35
i_D[1][25] => Mux6.IN35
i_D[1][26] => Mux5.IN35
i_D[1][27] => Mux4.IN35
i_D[1][28] => Mux3.IN35
i_D[1][29] => Mux2.IN35
i_D[1][30] => Mux1.IN35
i_D[1][31] => Mux0.IN35
i_D[2][0] => Mux31.IN34
i_D[2][1] => Mux30.IN34
i_D[2][2] => Mux29.IN34
i_D[2][3] => Mux28.IN34
i_D[2][4] => Mux27.IN34
i_D[2][5] => Mux26.IN34
i_D[2][6] => Mux25.IN34
i_D[2][7] => Mux24.IN34
i_D[2][8] => Mux23.IN34
i_D[2][9] => Mux22.IN34
i_D[2][10] => Mux21.IN34
i_D[2][11] => Mux20.IN34
i_D[2][12] => Mux19.IN34
i_D[2][13] => Mux18.IN34
i_D[2][14] => Mux17.IN34
i_D[2][15] => Mux16.IN34
i_D[2][16] => Mux15.IN34
i_D[2][17] => Mux14.IN34
i_D[2][18] => Mux13.IN34
i_D[2][19] => Mux12.IN34
i_D[2][20] => Mux11.IN34
i_D[2][21] => Mux10.IN34
i_D[2][22] => Mux9.IN34
i_D[2][23] => Mux8.IN34
i_D[2][24] => Mux7.IN34
i_D[2][25] => Mux6.IN34
i_D[2][26] => Mux5.IN34
i_D[2][27] => Mux4.IN34
i_D[2][28] => Mux3.IN34
i_D[2][29] => Mux2.IN34
i_D[2][30] => Mux1.IN34
i_D[2][31] => Mux0.IN34
i_D[3][0] => Mux31.IN33
i_D[3][1] => Mux30.IN33
i_D[3][2] => Mux29.IN33
i_D[3][3] => Mux28.IN33
i_D[3][4] => Mux27.IN33
i_D[3][5] => Mux26.IN33
i_D[3][6] => Mux25.IN33
i_D[3][7] => Mux24.IN33
i_D[3][8] => Mux23.IN33
i_D[3][9] => Mux22.IN33
i_D[3][10] => Mux21.IN33
i_D[3][11] => Mux20.IN33
i_D[3][12] => Mux19.IN33
i_D[3][13] => Mux18.IN33
i_D[3][14] => Mux17.IN33
i_D[3][15] => Mux16.IN33
i_D[3][16] => Mux15.IN33
i_D[3][17] => Mux14.IN33
i_D[3][18] => Mux13.IN33
i_D[3][19] => Mux12.IN33
i_D[3][20] => Mux11.IN33
i_D[3][21] => Mux10.IN33
i_D[3][22] => Mux9.IN33
i_D[3][23] => Mux8.IN33
i_D[3][24] => Mux7.IN33
i_D[3][25] => Mux6.IN33
i_D[3][26] => Mux5.IN33
i_D[3][27] => Mux4.IN33
i_D[3][28] => Mux3.IN33
i_D[3][29] => Mux2.IN33
i_D[3][30] => Mux1.IN33
i_D[3][31] => Mux0.IN33
i_D[4][0] => Mux31.IN32
i_D[4][1] => Mux30.IN32
i_D[4][2] => Mux29.IN32
i_D[4][3] => Mux28.IN32
i_D[4][4] => Mux27.IN32
i_D[4][5] => Mux26.IN32
i_D[4][6] => Mux25.IN32
i_D[4][7] => Mux24.IN32
i_D[4][8] => Mux23.IN32
i_D[4][9] => Mux22.IN32
i_D[4][10] => Mux21.IN32
i_D[4][11] => Mux20.IN32
i_D[4][12] => Mux19.IN32
i_D[4][13] => Mux18.IN32
i_D[4][14] => Mux17.IN32
i_D[4][15] => Mux16.IN32
i_D[4][16] => Mux15.IN32
i_D[4][17] => Mux14.IN32
i_D[4][18] => Mux13.IN32
i_D[4][19] => Mux12.IN32
i_D[4][20] => Mux11.IN32
i_D[4][21] => Mux10.IN32
i_D[4][22] => Mux9.IN32
i_D[4][23] => Mux8.IN32
i_D[4][24] => Mux7.IN32
i_D[4][25] => Mux6.IN32
i_D[4][26] => Mux5.IN32
i_D[4][27] => Mux4.IN32
i_D[4][28] => Mux3.IN32
i_D[4][29] => Mux2.IN32
i_D[4][30] => Mux1.IN32
i_D[4][31] => Mux0.IN32
i_D[5][0] => Mux31.IN31
i_D[5][1] => Mux30.IN31
i_D[5][2] => Mux29.IN31
i_D[5][3] => Mux28.IN31
i_D[5][4] => Mux27.IN31
i_D[5][5] => Mux26.IN31
i_D[5][6] => Mux25.IN31
i_D[5][7] => Mux24.IN31
i_D[5][8] => Mux23.IN31
i_D[5][9] => Mux22.IN31
i_D[5][10] => Mux21.IN31
i_D[5][11] => Mux20.IN31
i_D[5][12] => Mux19.IN31
i_D[5][13] => Mux18.IN31
i_D[5][14] => Mux17.IN31
i_D[5][15] => Mux16.IN31
i_D[5][16] => Mux15.IN31
i_D[5][17] => Mux14.IN31
i_D[5][18] => Mux13.IN31
i_D[5][19] => Mux12.IN31
i_D[5][20] => Mux11.IN31
i_D[5][21] => Mux10.IN31
i_D[5][22] => Mux9.IN31
i_D[5][23] => Mux8.IN31
i_D[5][24] => Mux7.IN31
i_D[5][25] => Mux6.IN31
i_D[5][26] => Mux5.IN31
i_D[5][27] => Mux4.IN31
i_D[5][28] => Mux3.IN31
i_D[5][29] => Mux2.IN31
i_D[5][30] => Mux1.IN31
i_D[5][31] => Mux0.IN31
i_D[6][0] => Mux31.IN30
i_D[6][1] => Mux30.IN30
i_D[6][2] => Mux29.IN30
i_D[6][3] => Mux28.IN30
i_D[6][4] => Mux27.IN30
i_D[6][5] => Mux26.IN30
i_D[6][6] => Mux25.IN30
i_D[6][7] => Mux24.IN30
i_D[6][8] => Mux23.IN30
i_D[6][9] => Mux22.IN30
i_D[6][10] => Mux21.IN30
i_D[6][11] => Mux20.IN30
i_D[6][12] => Mux19.IN30
i_D[6][13] => Mux18.IN30
i_D[6][14] => Mux17.IN30
i_D[6][15] => Mux16.IN30
i_D[6][16] => Mux15.IN30
i_D[6][17] => Mux14.IN30
i_D[6][18] => Mux13.IN30
i_D[6][19] => Mux12.IN30
i_D[6][20] => Mux11.IN30
i_D[6][21] => Mux10.IN30
i_D[6][22] => Mux9.IN30
i_D[6][23] => Mux8.IN30
i_D[6][24] => Mux7.IN30
i_D[6][25] => Mux6.IN30
i_D[6][26] => Mux5.IN30
i_D[6][27] => Mux4.IN30
i_D[6][28] => Mux3.IN30
i_D[6][29] => Mux2.IN30
i_D[6][30] => Mux1.IN30
i_D[6][31] => Mux0.IN30
i_D[7][0] => Mux31.IN29
i_D[7][1] => Mux30.IN29
i_D[7][2] => Mux29.IN29
i_D[7][3] => Mux28.IN29
i_D[7][4] => Mux27.IN29
i_D[7][5] => Mux26.IN29
i_D[7][6] => Mux25.IN29
i_D[7][7] => Mux24.IN29
i_D[7][8] => Mux23.IN29
i_D[7][9] => Mux22.IN29
i_D[7][10] => Mux21.IN29
i_D[7][11] => Mux20.IN29
i_D[7][12] => Mux19.IN29
i_D[7][13] => Mux18.IN29
i_D[7][14] => Mux17.IN29
i_D[7][15] => Mux16.IN29
i_D[7][16] => Mux15.IN29
i_D[7][17] => Mux14.IN29
i_D[7][18] => Mux13.IN29
i_D[7][19] => Mux12.IN29
i_D[7][20] => Mux11.IN29
i_D[7][21] => Mux10.IN29
i_D[7][22] => Mux9.IN29
i_D[7][23] => Mux8.IN29
i_D[7][24] => Mux7.IN29
i_D[7][25] => Mux6.IN29
i_D[7][26] => Mux5.IN29
i_D[7][27] => Mux4.IN29
i_D[7][28] => Mux3.IN29
i_D[7][29] => Mux2.IN29
i_D[7][30] => Mux1.IN29
i_D[7][31] => Mux0.IN29
i_D[8][0] => Mux31.IN28
i_D[8][1] => Mux30.IN28
i_D[8][2] => Mux29.IN28
i_D[8][3] => Mux28.IN28
i_D[8][4] => Mux27.IN28
i_D[8][5] => Mux26.IN28
i_D[8][6] => Mux25.IN28
i_D[8][7] => Mux24.IN28
i_D[8][8] => Mux23.IN28
i_D[8][9] => Mux22.IN28
i_D[8][10] => Mux21.IN28
i_D[8][11] => Mux20.IN28
i_D[8][12] => Mux19.IN28
i_D[8][13] => Mux18.IN28
i_D[8][14] => Mux17.IN28
i_D[8][15] => Mux16.IN28
i_D[8][16] => Mux15.IN28
i_D[8][17] => Mux14.IN28
i_D[8][18] => Mux13.IN28
i_D[8][19] => Mux12.IN28
i_D[8][20] => Mux11.IN28
i_D[8][21] => Mux10.IN28
i_D[8][22] => Mux9.IN28
i_D[8][23] => Mux8.IN28
i_D[8][24] => Mux7.IN28
i_D[8][25] => Mux6.IN28
i_D[8][26] => Mux5.IN28
i_D[8][27] => Mux4.IN28
i_D[8][28] => Mux3.IN28
i_D[8][29] => Mux2.IN28
i_D[8][30] => Mux1.IN28
i_D[8][31] => Mux0.IN28
i_D[9][0] => Mux31.IN27
i_D[9][1] => Mux30.IN27
i_D[9][2] => Mux29.IN27
i_D[9][3] => Mux28.IN27
i_D[9][4] => Mux27.IN27
i_D[9][5] => Mux26.IN27
i_D[9][6] => Mux25.IN27
i_D[9][7] => Mux24.IN27
i_D[9][8] => Mux23.IN27
i_D[9][9] => Mux22.IN27
i_D[9][10] => Mux21.IN27
i_D[9][11] => Mux20.IN27
i_D[9][12] => Mux19.IN27
i_D[9][13] => Mux18.IN27
i_D[9][14] => Mux17.IN27
i_D[9][15] => Mux16.IN27
i_D[9][16] => Mux15.IN27
i_D[9][17] => Mux14.IN27
i_D[9][18] => Mux13.IN27
i_D[9][19] => Mux12.IN27
i_D[9][20] => Mux11.IN27
i_D[9][21] => Mux10.IN27
i_D[9][22] => Mux9.IN27
i_D[9][23] => Mux8.IN27
i_D[9][24] => Mux7.IN27
i_D[9][25] => Mux6.IN27
i_D[9][26] => Mux5.IN27
i_D[9][27] => Mux4.IN27
i_D[9][28] => Mux3.IN27
i_D[9][29] => Mux2.IN27
i_D[9][30] => Mux1.IN27
i_D[9][31] => Mux0.IN27
i_D[10][0] => Mux31.IN26
i_D[10][1] => Mux30.IN26
i_D[10][2] => Mux29.IN26
i_D[10][3] => Mux28.IN26
i_D[10][4] => Mux27.IN26
i_D[10][5] => Mux26.IN26
i_D[10][6] => Mux25.IN26
i_D[10][7] => Mux24.IN26
i_D[10][8] => Mux23.IN26
i_D[10][9] => Mux22.IN26
i_D[10][10] => Mux21.IN26
i_D[10][11] => Mux20.IN26
i_D[10][12] => Mux19.IN26
i_D[10][13] => Mux18.IN26
i_D[10][14] => Mux17.IN26
i_D[10][15] => Mux16.IN26
i_D[10][16] => Mux15.IN26
i_D[10][17] => Mux14.IN26
i_D[10][18] => Mux13.IN26
i_D[10][19] => Mux12.IN26
i_D[10][20] => Mux11.IN26
i_D[10][21] => Mux10.IN26
i_D[10][22] => Mux9.IN26
i_D[10][23] => Mux8.IN26
i_D[10][24] => Mux7.IN26
i_D[10][25] => Mux6.IN26
i_D[10][26] => Mux5.IN26
i_D[10][27] => Mux4.IN26
i_D[10][28] => Mux3.IN26
i_D[10][29] => Mux2.IN26
i_D[10][30] => Mux1.IN26
i_D[10][31] => Mux0.IN26
i_D[11][0] => Mux31.IN25
i_D[11][1] => Mux30.IN25
i_D[11][2] => Mux29.IN25
i_D[11][3] => Mux28.IN25
i_D[11][4] => Mux27.IN25
i_D[11][5] => Mux26.IN25
i_D[11][6] => Mux25.IN25
i_D[11][7] => Mux24.IN25
i_D[11][8] => Mux23.IN25
i_D[11][9] => Mux22.IN25
i_D[11][10] => Mux21.IN25
i_D[11][11] => Mux20.IN25
i_D[11][12] => Mux19.IN25
i_D[11][13] => Mux18.IN25
i_D[11][14] => Mux17.IN25
i_D[11][15] => Mux16.IN25
i_D[11][16] => Mux15.IN25
i_D[11][17] => Mux14.IN25
i_D[11][18] => Mux13.IN25
i_D[11][19] => Mux12.IN25
i_D[11][20] => Mux11.IN25
i_D[11][21] => Mux10.IN25
i_D[11][22] => Mux9.IN25
i_D[11][23] => Mux8.IN25
i_D[11][24] => Mux7.IN25
i_D[11][25] => Mux6.IN25
i_D[11][26] => Mux5.IN25
i_D[11][27] => Mux4.IN25
i_D[11][28] => Mux3.IN25
i_D[11][29] => Mux2.IN25
i_D[11][30] => Mux1.IN25
i_D[11][31] => Mux0.IN25
i_D[12][0] => Mux31.IN24
i_D[12][1] => Mux30.IN24
i_D[12][2] => Mux29.IN24
i_D[12][3] => Mux28.IN24
i_D[12][4] => Mux27.IN24
i_D[12][5] => Mux26.IN24
i_D[12][6] => Mux25.IN24
i_D[12][7] => Mux24.IN24
i_D[12][8] => Mux23.IN24
i_D[12][9] => Mux22.IN24
i_D[12][10] => Mux21.IN24
i_D[12][11] => Mux20.IN24
i_D[12][12] => Mux19.IN24
i_D[12][13] => Mux18.IN24
i_D[12][14] => Mux17.IN24
i_D[12][15] => Mux16.IN24
i_D[12][16] => Mux15.IN24
i_D[12][17] => Mux14.IN24
i_D[12][18] => Mux13.IN24
i_D[12][19] => Mux12.IN24
i_D[12][20] => Mux11.IN24
i_D[12][21] => Mux10.IN24
i_D[12][22] => Mux9.IN24
i_D[12][23] => Mux8.IN24
i_D[12][24] => Mux7.IN24
i_D[12][25] => Mux6.IN24
i_D[12][26] => Mux5.IN24
i_D[12][27] => Mux4.IN24
i_D[12][28] => Mux3.IN24
i_D[12][29] => Mux2.IN24
i_D[12][30] => Mux1.IN24
i_D[12][31] => Mux0.IN24
i_D[13][0] => Mux31.IN23
i_D[13][1] => Mux30.IN23
i_D[13][2] => Mux29.IN23
i_D[13][3] => Mux28.IN23
i_D[13][4] => Mux27.IN23
i_D[13][5] => Mux26.IN23
i_D[13][6] => Mux25.IN23
i_D[13][7] => Mux24.IN23
i_D[13][8] => Mux23.IN23
i_D[13][9] => Mux22.IN23
i_D[13][10] => Mux21.IN23
i_D[13][11] => Mux20.IN23
i_D[13][12] => Mux19.IN23
i_D[13][13] => Mux18.IN23
i_D[13][14] => Mux17.IN23
i_D[13][15] => Mux16.IN23
i_D[13][16] => Mux15.IN23
i_D[13][17] => Mux14.IN23
i_D[13][18] => Mux13.IN23
i_D[13][19] => Mux12.IN23
i_D[13][20] => Mux11.IN23
i_D[13][21] => Mux10.IN23
i_D[13][22] => Mux9.IN23
i_D[13][23] => Mux8.IN23
i_D[13][24] => Mux7.IN23
i_D[13][25] => Mux6.IN23
i_D[13][26] => Mux5.IN23
i_D[13][27] => Mux4.IN23
i_D[13][28] => Mux3.IN23
i_D[13][29] => Mux2.IN23
i_D[13][30] => Mux1.IN23
i_D[13][31] => Mux0.IN23
i_D[14][0] => Mux31.IN22
i_D[14][1] => Mux30.IN22
i_D[14][2] => Mux29.IN22
i_D[14][3] => Mux28.IN22
i_D[14][4] => Mux27.IN22
i_D[14][5] => Mux26.IN22
i_D[14][6] => Mux25.IN22
i_D[14][7] => Mux24.IN22
i_D[14][8] => Mux23.IN22
i_D[14][9] => Mux22.IN22
i_D[14][10] => Mux21.IN22
i_D[14][11] => Mux20.IN22
i_D[14][12] => Mux19.IN22
i_D[14][13] => Mux18.IN22
i_D[14][14] => Mux17.IN22
i_D[14][15] => Mux16.IN22
i_D[14][16] => Mux15.IN22
i_D[14][17] => Mux14.IN22
i_D[14][18] => Mux13.IN22
i_D[14][19] => Mux12.IN22
i_D[14][20] => Mux11.IN22
i_D[14][21] => Mux10.IN22
i_D[14][22] => Mux9.IN22
i_D[14][23] => Mux8.IN22
i_D[14][24] => Mux7.IN22
i_D[14][25] => Mux6.IN22
i_D[14][26] => Mux5.IN22
i_D[14][27] => Mux4.IN22
i_D[14][28] => Mux3.IN22
i_D[14][29] => Mux2.IN22
i_D[14][30] => Mux1.IN22
i_D[14][31] => Mux0.IN22
i_D[15][0] => Mux31.IN21
i_D[15][1] => Mux30.IN21
i_D[15][2] => Mux29.IN21
i_D[15][3] => Mux28.IN21
i_D[15][4] => Mux27.IN21
i_D[15][5] => Mux26.IN21
i_D[15][6] => Mux25.IN21
i_D[15][7] => Mux24.IN21
i_D[15][8] => Mux23.IN21
i_D[15][9] => Mux22.IN21
i_D[15][10] => Mux21.IN21
i_D[15][11] => Mux20.IN21
i_D[15][12] => Mux19.IN21
i_D[15][13] => Mux18.IN21
i_D[15][14] => Mux17.IN21
i_D[15][15] => Mux16.IN21
i_D[15][16] => Mux15.IN21
i_D[15][17] => Mux14.IN21
i_D[15][18] => Mux13.IN21
i_D[15][19] => Mux12.IN21
i_D[15][20] => Mux11.IN21
i_D[15][21] => Mux10.IN21
i_D[15][22] => Mux9.IN21
i_D[15][23] => Mux8.IN21
i_D[15][24] => Mux7.IN21
i_D[15][25] => Mux6.IN21
i_D[15][26] => Mux5.IN21
i_D[15][27] => Mux4.IN21
i_D[15][28] => Mux3.IN21
i_D[15][29] => Mux2.IN21
i_D[15][30] => Mux1.IN21
i_D[15][31] => Mux0.IN21
i_D[16][0] => Mux31.IN20
i_D[16][1] => Mux30.IN20
i_D[16][2] => Mux29.IN20
i_D[16][3] => Mux28.IN20
i_D[16][4] => Mux27.IN20
i_D[16][5] => Mux26.IN20
i_D[16][6] => Mux25.IN20
i_D[16][7] => Mux24.IN20
i_D[16][8] => Mux23.IN20
i_D[16][9] => Mux22.IN20
i_D[16][10] => Mux21.IN20
i_D[16][11] => Mux20.IN20
i_D[16][12] => Mux19.IN20
i_D[16][13] => Mux18.IN20
i_D[16][14] => Mux17.IN20
i_D[16][15] => Mux16.IN20
i_D[16][16] => Mux15.IN20
i_D[16][17] => Mux14.IN20
i_D[16][18] => Mux13.IN20
i_D[16][19] => Mux12.IN20
i_D[16][20] => Mux11.IN20
i_D[16][21] => Mux10.IN20
i_D[16][22] => Mux9.IN20
i_D[16][23] => Mux8.IN20
i_D[16][24] => Mux7.IN20
i_D[16][25] => Mux6.IN20
i_D[16][26] => Mux5.IN20
i_D[16][27] => Mux4.IN20
i_D[16][28] => Mux3.IN20
i_D[16][29] => Mux2.IN20
i_D[16][30] => Mux1.IN20
i_D[16][31] => Mux0.IN20
i_D[17][0] => Mux31.IN19
i_D[17][1] => Mux30.IN19
i_D[17][2] => Mux29.IN19
i_D[17][3] => Mux28.IN19
i_D[17][4] => Mux27.IN19
i_D[17][5] => Mux26.IN19
i_D[17][6] => Mux25.IN19
i_D[17][7] => Mux24.IN19
i_D[17][8] => Mux23.IN19
i_D[17][9] => Mux22.IN19
i_D[17][10] => Mux21.IN19
i_D[17][11] => Mux20.IN19
i_D[17][12] => Mux19.IN19
i_D[17][13] => Mux18.IN19
i_D[17][14] => Mux17.IN19
i_D[17][15] => Mux16.IN19
i_D[17][16] => Mux15.IN19
i_D[17][17] => Mux14.IN19
i_D[17][18] => Mux13.IN19
i_D[17][19] => Mux12.IN19
i_D[17][20] => Mux11.IN19
i_D[17][21] => Mux10.IN19
i_D[17][22] => Mux9.IN19
i_D[17][23] => Mux8.IN19
i_D[17][24] => Mux7.IN19
i_D[17][25] => Mux6.IN19
i_D[17][26] => Mux5.IN19
i_D[17][27] => Mux4.IN19
i_D[17][28] => Mux3.IN19
i_D[17][29] => Mux2.IN19
i_D[17][30] => Mux1.IN19
i_D[17][31] => Mux0.IN19
i_D[18][0] => Mux31.IN18
i_D[18][1] => Mux30.IN18
i_D[18][2] => Mux29.IN18
i_D[18][3] => Mux28.IN18
i_D[18][4] => Mux27.IN18
i_D[18][5] => Mux26.IN18
i_D[18][6] => Mux25.IN18
i_D[18][7] => Mux24.IN18
i_D[18][8] => Mux23.IN18
i_D[18][9] => Mux22.IN18
i_D[18][10] => Mux21.IN18
i_D[18][11] => Mux20.IN18
i_D[18][12] => Mux19.IN18
i_D[18][13] => Mux18.IN18
i_D[18][14] => Mux17.IN18
i_D[18][15] => Mux16.IN18
i_D[18][16] => Mux15.IN18
i_D[18][17] => Mux14.IN18
i_D[18][18] => Mux13.IN18
i_D[18][19] => Mux12.IN18
i_D[18][20] => Mux11.IN18
i_D[18][21] => Mux10.IN18
i_D[18][22] => Mux9.IN18
i_D[18][23] => Mux8.IN18
i_D[18][24] => Mux7.IN18
i_D[18][25] => Mux6.IN18
i_D[18][26] => Mux5.IN18
i_D[18][27] => Mux4.IN18
i_D[18][28] => Mux3.IN18
i_D[18][29] => Mux2.IN18
i_D[18][30] => Mux1.IN18
i_D[18][31] => Mux0.IN18
i_D[19][0] => Mux31.IN17
i_D[19][1] => Mux30.IN17
i_D[19][2] => Mux29.IN17
i_D[19][3] => Mux28.IN17
i_D[19][4] => Mux27.IN17
i_D[19][5] => Mux26.IN17
i_D[19][6] => Mux25.IN17
i_D[19][7] => Mux24.IN17
i_D[19][8] => Mux23.IN17
i_D[19][9] => Mux22.IN17
i_D[19][10] => Mux21.IN17
i_D[19][11] => Mux20.IN17
i_D[19][12] => Mux19.IN17
i_D[19][13] => Mux18.IN17
i_D[19][14] => Mux17.IN17
i_D[19][15] => Mux16.IN17
i_D[19][16] => Mux15.IN17
i_D[19][17] => Mux14.IN17
i_D[19][18] => Mux13.IN17
i_D[19][19] => Mux12.IN17
i_D[19][20] => Mux11.IN17
i_D[19][21] => Mux10.IN17
i_D[19][22] => Mux9.IN17
i_D[19][23] => Mux8.IN17
i_D[19][24] => Mux7.IN17
i_D[19][25] => Mux6.IN17
i_D[19][26] => Mux5.IN17
i_D[19][27] => Mux4.IN17
i_D[19][28] => Mux3.IN17
i_D[19][29] => Mux2.IN17
i_D[19][30] => Mux1.IN17
i_D[19][31] => Mux0.IN17
i_D[20][0] => Mux31.IN16
i_D[20][1] => Mux30.IN16
i_D[20][2] => Mux29.IN16
i_D[20][3] => Mux28.IN16
i_D[20][4] => Mux27.IN16
i_D[20][5] => Mux26.IN16
i_D[20][6] => Mux25.IN16
i_D[20][7] => Mux24.IN16
i_D[20][8] => Mux23.IN16
i_D[20][9] => Mux22.IN16
i_D[20][10] => Mux21.IN16
i_D[20][11] => Mux20.IN16
i_D[20][12] => Mux19.IN16
i_D[20][13] => Mux18.IN16
i_D[20][14] => Mux17.IN16
i_D[20][15] => Mux16.IN16
i_D[20][16] => Mux15.IN16
i_D[20][17] => Mux14.IN16
i_D[20][18] => Mux13.IN16
i_D[20][19] => Mux12.IN16
i_D[20][20] => Mux11.IN16
i_D[20][21] => Mux10.IN16
i_D[20][22] => Mux9.IN16
i_D[20][23] => Mux8.IN16
i_D[20][24] => Mux7.IN16
i_D[20][25] => Mux6.IN16
i_D[20][26] => Mux5.IN16
i_D[20][27] => Mux4.IN16
i_D[20][28] => Mux3.IN16
i_D[20][29] => Mux2.IN16
i_D[20][30] => Mux1.IN16
i_D[20][31] => Mux0.IN16
i_D[21][0] => Mux31.IN15
i_D[21][1] => Mux30.IN15
i_D[21][2] => Mux29.IN15
i_D[21][3] => Mux28.IN15
i_D[21][4] => Mux27.IN15
i_D[21][5] => Mux26.IN15
i_D[21][6] => Mux25.IN15
i_D[21][7] => Mux24.IN15
i_D[21][8] => Mux23.IN15
i_D[21][9] => Mux22.IN15
i_D[21][10] => Mux21.IN15
i_D[21][11] => Mux20.IN15
i_D[21][12] => Mux19.IN15
i_D[21][13] => Mux18.IN15
i_D[21][14] => Mux17.IN15
i_D[21][15] => Mux16.IN15
i_D[21][16] => Mux15.IN15
i_D[21][17] => Mux14.IN15
i_D[21][18] => Mux13.IN15
i_D[21][19] => Mux12.IN15
i_D[21][20] => Mux11.IN15
i_D[21][21] => Mux10.IN15
i_D[21][22] => Mux9.IN15
i_D[21][23] => Mux8.IN15
i_D[21][24] => Mux7.IN15
i_D[21][25] => Mux6.IN15
i_D[21][26] => Mux5.IN15
i_D[21][27] => Mux4.IN15
i_D[21][28] => Mux3.IN15
i_D[21][29] => Mux2.IN15
i_D[21][30] => Mux1.IN15
i_D[21][31] => Mux0.IN15
i_D[22][0] => Mux31.IN14
i_D[22][1] => Mux30.IN14
i_D[22][2] => Mux29.IN14
i_D[22][3] => Mux28.IN14
i_D[22][4] => Mux27.IN14
i_D[22][5] => Mux26.IN14
i_D[22][6] => Mux25.IN14
i_D[22][7] => Mux24.IN14
i_D[22][8] => Mux23.IN14
i_D[22][9] => Mux22.IN14
i_D[22][10] => Mux21.IN14
i_D[22][11] => Mux20.IN14
i_D[22][12] => Mux19.IN14
i_D[22][13] => Mux18.IN14
i_D[22][14] => Mux17.IN14
i_D[22][15] => Mux16.IN14
i_D[22][16] => Mux15.IN14
i_D[22][17] => Mux14.IN14
i_D[22][18] => Mux13.IN14
i_D[22][19] => Mux12.IN14
i_D[22][20] => Mux11.IN14
i_D[22][21] => Mux10.IN14
i_D[22][22] => Mux9.IN14
i_D[22][23] => Mux8.IN14
i_D[22][24] => Mux7.IN14
i_D[22][25] => Mux6.IN14
i_D[22][26] => Mux5.IN14
i_D[22][27] => Mux4.IN14
i_D[22][28] => Mux3.IN14
i_D[22][29] => Mux2.IN14
i_D[22][30] => Mux1.IN14
i_D[22][31] => Mux0.IN14
i_D[23][0] => Mux31.IN13
i_D[23][1] => Mux30.IN13
i_D[23][2] => Mux29.IN13
i_D[23][3] => Mux28.IN13
i_D[23][4] => Mux27.IN13
i_D[23][5] => Mux26.IN13
i_D[23][6] => Mux25.IN13
i_D[23][7] => Mux24.IN13
i_D[23][8] => Mux23.IN13
i_D[23][9] => Mux22.IN13
i_D[23][10] => Mux21.IN13
i_D[23][11] => Mux20.IN13
i_D[23][12] => Mux19.IN13
i_D[23][13] => Mux18.IN13
i_D[23][14] => Mux17.IN13
i_D[23][15] => Mux16.IN13
i_D[23][16] => Mux15.IN13
i_D[23][17] => Mux14.IN13
i_D[23][18] => Mux13.IN13
i_D[23][19] => Mux12.IN13
i_D[23][20] => Mux11.IN13
i_D[23][21] => Mux10.IN13
i_D[23][22] => Mux9.IN13
i_D[23][23] => Mux8.IN13
i_D[23][24] => Mux7.IN13
i_D[23][25] => Mux6.IN13
i_D[23][26] => Mux5.IN13
i_D[23][27] => Mux4.IN13
i_D[23][28] => Mux3.IN13
i_D[23][29] => Mux2.IN13
i_D[23][30] => Mux1.IN13
i_D[23][31] => Mux0.IN13
i_D[24][0] => Mux31.IN12
i_D[24][1] => Mux30.IN12
i_D[24][2] => Mux29.IN12
i_D[24][3] => Mux28.IN12
i_D[24][4] => Mux27.IN12
i_D[24][5] => Mux26.IN12
i_D[24][6] => Mux25.IN12
i_D[24][7] => Mux24.IN12
i_D[24][8] => Mux23.IN12
i_D[24][9] => Mux22.IN12
i_D[24][10] => Mux21.IN12
i_D[24][11] => Mux20.IN12
i_D[24][12] => Mux19.IN12
i_D[24][13] => Mux18.IN12
i_D[24][14] => Mux17.IN12
i_D[24][15] => Mux16.IN12
i_D[24][16] => Mux15.IN12
i_D[24][17] => Mux14.IN12
i_D[24][18] => Mux13.IN12
i_D[24][19] => Mux12.IN12
i_D[24][20] => Mux11.IN12
i_D[24][21] => Mux10.IN12
i_D[24][22] => Mux9.IN12
i_D[24][23] => Mux8.IN12
i_D[24][24] => Mux7.IN12
i_D[24][25] => Mux6.IN12
i_D[24][26] => Mux5.IN12
i_D[24][27] => Mux4.IN12
i_D[24][28] => Mux3.IN12
i_D[24][29] => Mux2.IN12
i_D[24][30] => Mux1.IN12
i_D[24][31] => Mux0.IN12
i_D[25][0] => Mux31.IN11
i_D[25][1] => Mux30.IN11
i_D[25][2] => Mux29.IN11
i_D[25][3] => Mux28.IN11
i_D[25][4] => Mux27.IN11
i_D[25][5] => Mux26.IN11
i_D[25][6] => Mux25.IN11
i_D[25][7] => Mux24.IN11
i_D[25][8] => Mux23.IN11
i_D[25][9] => Mux22.IN11
i_D[25][10] => Mux21.IN11
i_D[25][11] => Mux20.IN11
i_D[25][12] => Mux19.IN11
i_D[25][13] => Mux18.IN11
i_D[25][14] => Mux17.IN11
i_D[25][15] => Mux16.IN11
i_D[25][16] => Mux15.IN11
i_D[25][17] => Mux14.IN11
i_D[25][18] => Mux13.IN11
i_D[25][19] => Mux12.IN11
i_D[25][20] => Mux11.IN11
i_D[25][21] => Mux10.IN11
i_D[25][22] => Mux9.IN11
i_D[25][23] => Mux8.IN11
i_D[25][24] => Mux7.IN11
i_D[25][25] => Mux6.IN11
i_D[25][26] => Mux5.IN11
i_D[25][27] => Mux4.IN11
i_D[25][28] => Mux3.IN11
i_D[25][29] => Mux2.IN11
i_D[25][30] => Mux1.IN11
i_D[25][31] => Mux0.IN11
i_D[26][0] => Mux31.IN10
i_D[26][1] => Mux30.IN10
i_D[26][2] => Mux29.IN10
i_D[26][3] => Mux28.IN10
i_D[26][4] => Mux27.IN10
i_D[26][5] => Mux26.IN10
i_D[26][6] => Mux25.IN10
i_D[26][7] => Mux24.IN10
i_D[26][8] => Mux23.IN10
i_D[26][9] => Mux22.IN10
i_D[26][10] => Mux21.IN10
i_D[26][11] => Mux20.IN10
i_D[26][12] => Mux19.IN10
i_D[26][13] => Mux18.IN10
i_D[26][14] => Mux17.IN10
i_D[26][15] => Mux16.IN10
i_D[26][16] => Mux15.IN10
i_D[26][17] => Mux14.IN10
i_D[26][18] => Mux13.IN10
i_D[26][19] => Mux12.IN10
i_D[26][20] => Mux11.IN10
i_D[26][21] => Mux10.IN10
i_D[26][22] => Mux9.IN10
i_D[26][23] => Mux8.IN10
i_D[26][24] => Mux7.IN10
i_D[26][25] => Mux6.IN10
i_D[26][26] => Mux5.IN10
i_D[26][27] => Mux4.IN10
i_D[26][28] => Mux3.IN10
i_D[26][29] => Mux2.IN10
i_D[26][30] => Mux1.IN10
i_D[26][31] => Mux0.IN10
i_D[27][0] => Mux31.IN9
i_D[27][1] => Mux30.IN9
i_D[27][2] => Mux29.IN9
i_D[27][3] => Mux28.IN9
i_D[27][4] => Mux27.IN9
i_D[27][5] => Mux26.IN9
i_D[27][6] => Mux25.IN9
i_D[27][7] => Mux24.IN9
i_D[27][8] => Mux23.IN9
i_D[27][9] => Mux22.IN9
i_D[27][10] => Mux21.IN9
i_D[27][11] => Mux20.IN9
i_D[27][12] => Mux19.IN9
i_D[27][13] => Mux18.IN9
i_D[27][14] => Mux17.IN9
i_D[27][15] => Mux16.IN9
i_D[27][16] => Mux15.IN9
i_D[27][17] => Mux14.IN9
i_D[27][18] => Mux13.IN9
i_D[27][19] => Mux12.IN9
i_D[27][20] => Mux11.IN9
i_D[27][21] => Mux10.IN9
i_D[27][22] => Mux9.IN9
i_D[27][23] => Mux8.IN9
i_D[27][24] => Mux7.IN9
i_D[27][25] => Mux6.IN9
i_D[27][26] => Mux5.IN9
i_D[27][27] => Mux4.IN9
i_D[27][28] => Mux3.IN9
i_D[27][29] => Mux2.IN9
i_D[27][30] => Mux1.IN9
i_D[27][31] => Mux0.IN9
i_D[28][0] => Mux31.IN8
i_D[28][1] => Mux30.IN8
i_D[28][2] => Mux29.IN8
i_D[28][3] => Mux28.IN8
i_D[28][4] => Mux27.IN8
i_D[28][5] => Mux26.IN8
i_D[28][6] => Mux25.IN8
i_D[28][7] => Mux24.IN8
i_D[28][8] => Mux23.IN8
i_D[28][9] => Mux22.IN8
i_D[28][10] => Mux21.IN8
i_D[28][11] => Mux20.IN8
i_D[28][12] => Mux19.IN8
i_D[28][13] => Mux18.IN8
i_D[28][14] => Mux17.IN8
i_D[28][15] => Mux16.IN8
i_D[28][16] => Mux15.IN8
i_D[28][17] => Mux14.IN8
i_D[28][18] => Mux13.IN8
i_D[28][19] => Mux12.IN8
i_D[28][20] => Mux11.IN8
i_D[28][21] => Mux10.IN8
i_D[28][22] => Mux9.IN8
i_D[28][23] => Mux8.IN8
i_D[28][24] => Mux7.IN8
i_D[28][25] => Mux6.IN8
i_D[28][26] => Mux5.IN8
i_D[28][27] => Mux4.IN8
i_D[28][28] => Mux3.IN8
i_D[28][29] => Mux2.IN8
i_D[28][30] => Mux1.IN8
i_D[28][31] => Mux0.IN8
i_D[29][0] => Mux31.IN7
i_D[29][1] => Mux30.IN7
i_D[29][2] => Mux29.IN7
i_D[29][3] => Mux28.IN7
i_D[29][4] => Mux27.IN7
i_D[29][5] => Mux26.IN7
i_D[29][6] => Mux25.IN7
i_D[29][7] => Mux24.IN7
i_D[29][8] => Mux23.IN7
i_D[29][9] => Mux22.IN7
i_D[29][10] => Mux21.IN7
i_D[29][11] => Mux20.IN7
i_D[29][12] => Mux19.IN7
i_D[29][13] => Mux18.IN7
i_D[29][14] => Mux17.IN7
i_D[29][15] => Mux16.IN7
i_D[29][16] => Mux15.IN7
i_D[29][17] => Mux14.IN7
i_D[29][18] => Mux13.IN7
i_D[29][19] => Mux12.IN7
i_D[29][20] => Mux11.IN7
i_D[29][21] => Mux10.IN7
i_D[29][22] => Mux9.IN7
i_D[29][23] => Mux8.IN7
i_D[29][24] => Mux7.IN7
i_D[29][25] => Mux6.IN7
i_D[29][26] => Mux5.IN7
i_D[29][27] => Mux4.IN7
i_D[29][28] => Mux3.IN7
i_D[29][29] => Mux2.IN7
i_D[29][30] => Mux1.IN7
i_D[29][31] => Mux0.IN7
i_D[30][0] => Mux31.IN6
i_D[30][1] => Mux30.IN6
i_D[30][2] => Mux29.IN6
i_D[30][3] => Mux28.IN6
i_D[30][4] => Mux27.IN6
i_D[30][5] => Mux26.IN6
i_D[30][6] => Mux25.IN6
i_D[30][7] => Mux24.IN6
i_D[30][8] => Mux23.IN6
i_D[30][9] => Mux22.IN6
i_D[30][10] => Mux21.IN6
i_D[30][11] => Mux20.IN6
i_D[30][12] => Mux19.IN6
i_D[30][13] => Mux18.IN6
i_D[30][14] => Mux17.IN6
i_D[30][15] => Mux16.IN6
i_D[30][16] => Mux15.IN6
i_D[30][17] => Mux14.IN6
i_D[30][18] => Mux13.IN6
i_D[30][19] => Mux12.IN6
i_D[30][20] => Mux11.IN6
i_D[30][21] => Mux10.IN6
i_D[30][22] => Mux9.IN6
i_D[30][23] => Mux8.IN6
i_D[30][24] => Mux7.IN6
i_D[30][25] => Mux6.IN6
i_D[30][26] => Mux5.IN6
i_D[30][27] => Mux4.IN6
i_D[30][28] => Mux3.IN6
i_D[30][29] => Mux2.IN6
i_D[30][30] => Mux1.IN6
i_D[30][31] => Mux0.IN6
i_D[31][0] => Mux31.IN5
i_D[31][1] => Mux30.IN5
i_D[31][2] => Mux29.IN5
i_D[31][3] => Mux28.IN5
i_D[31][4] => Mux27.IN5
i_D[31][5] => Mux26.IN5
i_D[31][6] => Mux25.IN5
i_D[31][7] => Mux24.IN5
i_D[31][8] => Mux23.IN5
i_D[31][9] => Mux22.IN5
i_D[31][10] => Mux21.IN5
i_D[31][11] => Mux20.IN5
i_D[31][12] => Mux19.IN5
i_D[31][13] => Mux18.IN5
i_D[31][14] => Mux17.IN5
i_D[31][15] => Mux16.IN5
i_D[31][16] => Mux15.IN5
i_D[31][17] => Mux14.IN5
i_D[31][18] => Mux13.IN5
i_D[31][19] => Mux12.IN5
i_D[31][20] => Mux11.IN5
i_D[31][21] => Mux10.IN5
i_D[31][22] => Mux9.IN5
i_D[31][23] => Mux8.IN5
i_D[31][24] => Mux7.IN5
i_D[31][25] => Mux6.IN5
i_D[31][26] => Mux5.IN5
i_D[31][27] => Mux4.IN5
i_D[31][28] => Mux3.IN5
i_D[31][29] => Mux2.IN5
i_D[31][30] => Mux1.IN5
i_D[31][31] => Mux0.IN5
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|mux_32t1_32b:G_MUX_RT
i_S[0] => Mux0.IN4
i_S[0] => Mux1.IN4
i_S[0] => Mux2.IN4
i_S[0] => Mux3.IN4
i_S[0] => Mux4.IN4
i_S[0] => Mux5.IN4
i_S[0] => Mux6.IN4
i_S[0] => Mux7.IN4
i_S[0] => Mux8.IN4
i_S[0] => Mux9.IN4
i_S[0] => Mux10.IN4
i_S[0] => Mux11.IN4
i_S[0] => Mux12.IN4
i_S[0] => Mux13.IN4
i_S[0] => Mux14.IN4
i_S[0] => Mux15.IN4
i_S[0] => Mux16.IN4
i_S[0] => Mux17.IN4
i_S[0] => Mux18.IN4
i_S[0] => Mux19.IN4
i_S[0] => Mux20.IN4
i_S[0] => Mux21.IN4
i_S[0] => Mux22.IN4
i_S[0] => Mux23.IN4
i_S[0] => Mux24.IN4
i_S[0] => Mux25.IN4
i_S[0] => Mux26.IN4
i_S[0] => Mux27.IN4
i_S[0] => Mux28.IN4
i_S[0] => Mux29.IN4
i_S[0] => Mux30.IN4
i_S[0] => Mux31.IN4
i_S[1] => Mux0.IN3
i_S[1] => Mux1.IN3
i_S[1] => Mux2.IN3
i_S[1] => Mux3.IN3
i_S[1] => Mux4.IN3
i_S[1] => Mux5.IN3
i_S[1] => Mux6.IN3
i_S[1] => Mux7.IN3
i_S[1] => Mux8.IN3
i_S[1] => Mux9.IN3
i_S[1] => Mux10.IN3
i_S[1] => Mux11.IN3
i_S[1] => Mux12.IN3
i_S[1] => Mux13.IN3
i_S[1] => Mux14.IN3
i_S[1] => Mux15.IN3
i_S[1] => Mux16.IN3
i_S[1] => Mux17.IN3
i_S[1] => Mux18.IN3
i_S[1] => Mux19.IN3
i_S[1] => Mux20.IN3
i_S[1] => Mux21.IN3
i_S[1] => Mux22.IN3
i_S[1] => Mux23.IN3
i_S[1] => Mux24.IN3
i_S[1] => Mux25.IN3
i_S[1] => Mux26.IN3
i_S[1] => Mux27.IN3
i_S[1] => Mux28.IN3
i_S[1] => Mux29.IN3
i_S[1] => Mux30.IN3
i_S[1] => Mux31.IN3
i_S[2] => Mux0.IN2
i_S[2] => Mux1.IN2
i_S[2] => Mux2.IN2
i_S[2] => Mux3.IN2
i_S[2] => Mux4.IN2
i_S[2] => Mux5.IN2
i_S[2] => Mux6.IN2
i_S[2] => Mux7.IN2
i_S[2] => Mux8.IN2
i_S[2] => Mux9.IN2
i_S[2] => Mux10.IN2
i_S[2] => Mux11.IN2
i_S[2] => Mux12.IN2
i_S[2] => Mux13.IN2
i_S[2] => Mux14.IN2
i_S[2] => Mux15.IN2
i_S[2] => Mux16.IN2
i_S[2] => Mux17.IN2
i_S[2] => Mux18.IN2
i_S[2] => Mux19.IN2
i_S[2] => Mux20.IN2
i_S[2] => Mux21.IN2
i_S[2] => Mux22.IN2
i_S[2] => Mux23.IN2
i_S[2] => Mux24.IN2
i_S[2] => Mux25.IN2
i_S[2] => Mux26.IN2
i_S[2] => Mux27.IN2
i_S[2] => Mux28.IN2
i_S[2] => Mux29.IN2
i_S[2] => Mux30.IN2
i_S[2] => Mux31.IN2
i_S[3] => Mux0.IN1
i_S[3] => Mux1.IN1
i_S[3] => Mux2.IN1
i_S[3] => Mux3.IN1
i_S[3] => Mux4.IN1
i_S[3] => Mux5.IN1
i_S[3] => Mux6.IN1
i_S[3] => Mux7.IN1
i_S[3] => Mux8.IN1
i_S[3] => Mux9.IN1
i_S[3] => Mux10.IN1
i_S[3] => Mux11.IN1
i_S[3] => Mux12.IN1
i_S[3] => Mux13.IN1
i_S[3] => Mux14.IN1
i_S[3] => Mux15.IN1
i_S[3] => Mux16.IN1
i_S[3] => Mux17.IN1
i_S[3] => Mux18.IN1
i_S[3] => Mux19.IN1
i_S[3] => Mux20.IN1
i_S[3] => Mux21.IN1
i_S[3] => Mux22.IN1
i_S[3] => Mux23.IN1
i_S[3] => Mux24.IN1
i_S[3] => Mux25.IN1
i_S[3] => Mux26.IN1
i_S[3] => Mux27.IN1
i_S[3] => Mux28.IN1
i_S[3] => Mux29.IN1
i_S[3] => Mux30.IN1
i_S[3] => Mux31.IN1
i_S[4] => Mux0.IN0
i_S[4] => Mux1.IN0
i_S[4] => Mux2.IN0
i_S[4] => Mux3.IN0
i_S[4] => Mux4.IN0
i_S[4] => Mux5.IN0
i_S[4] => Mux6.IN0
i_S[4] => Mux7.IN0
i_S[4] => Mux8.IN0
i_S[4] => Mux9.IN0
i_S[4] => Mux10.IN0
i_S[4] => Mux11.IN0
i_S[4] => Mux12.IN0
i_S[4] => Mux13.IN0
i_S[4] => Mux14.IN0
i_S[4] => Mux15.IN0
i_S[4] => Mux16.IN0
i_S[4] => Mux17.IN0
i_S[4] => Mux18.IN0
i_S[4] => Mux19.IN0
i_S[4] => Mux20.IN0
i_S[4] => Mux21.IN0
i_S[4] => Mux22.IN0
i_S[4] => Mux23.IN0
i_S[4] => Mux24.IN0
i_S[4] => Mux25.IN0
i_S[4] => Mux26.IN0
i_S[4] => Mux27.IN0
i_S[4] => Mux28.IN0
i_S[4] => Mux29.IN0
i_S[4] => Mux30.IN0
i_S[4] => Mux31.IN0
i_D[0][0] => Mux31.IN36
i_D[0][1] => Mux30.IN36
i_D[0][2] => Mux29.IN36
i_D[0][3] => Mux28.IN36
i_D[0][4] => Mux27.IN36
i_D[0][5] => Mux26.IN36
i_D[0][6] => Mux25.IN36
i_D[0][7] => Mux24.IN36
i_D[0][8] => Mux23.IN36
i_D[0][9] => Mux22.IN36
i_D[0][10] => Mux21.IN36
i_D[0][11] => Mux20.IN36
i_D[0][12] => Mux19.IN36
i_D[0][13] => Mux18.IN36
i_D[0][14] => Mux17.IN36
i_D[0][15] => Mux16.IN36
i_D[0][16] => Mux15.IN36
i_D[0][17] => Mux14.IN36
i_D[0][18] => Mux13.IN36
i_D[0][19] => Mux12.IN36
i_D[0][20] => Mux11.IN36
i_D[0][21] => Mux10.IN36
i_D[0][22] => Mux9.IN36
i_D[0][23] => Mux8.IN36
i_D[0][24] => Mux7.IN36
i_D[0][25] => Mux6.IN36
i_D[0][26] => Mux5.IN36
i_D[0][27] => Mux4.IN36
i_D[0][28] => Mux3.IN36
i_D[0][29] => Mux2.IN36
i_D[0][30] => Mux1.IN36
i_D[0][31] => Mux0.IN36
i_D[1][0] => Mux31.IN35
i_D[1][1] => Mux30.IN35
i_D[1][2] => Mux29.IN35
i_D[1][3] => Mux28.IN35
i_D[1][4] => Mux27.IN35
i_D[1][5] => Mux26.IN35
i_D[1][6] => Mux25.IN35
i_D[1][7] => Mux24.IN35
i_D[1][8] => Mux23.IN35
i_D[1][9] => Mux22.IN35
i_D[1][10] => Mux21.IN35
i_D[1][11] => Mux20.IN35
i_D[1][12] => Mux19.IN35
i_D[1][13] => Mux18.IN35
i_D[1][14] => Mux17.IN35
i_D[1][15] => Mux16.IN35
i_D[1][16] => Mux15.IN35
i_D[1][17] => Mux14.IN35
i_D[1][18] => Mux13.IN35
i_D[1][19] => Mux12.IN35
i_D[1][20] => Mux11.IN35
i_D[1][21] => Mux10.IN35
i_D[1][22] => Mux9.IN35
i_D[1][23] => Mux8.IN35
i_D[1][24] => Mux7.IN35
i_D[1][25] => Mux6.IN35
i_D[1][26] => Mux5.IN35
i_D[1][27] => Mux4.IN35
i_D[1][28] => Mux3.IN35
i_D[1][29] => Mux2.IN35
i_D[1][30] => Mux1.IN35
i_D[1][31] => Mux0.IN35
i_D[2][0] => Mux31.IN34
i_D[2][1] => Mux30.IN34
i_D[2][2] => Mux29.IN34
i_D[2][3] => Mux28.IN34
i_D[2][4] => Mux27.IN34
i_D[2][5] => Mux26.IN34
i_D[2][6] => Mux25.IN34
i_D[2][7] => Mux24.IN34
i_D[2][8] => Mux23.IN34
i_D[2][9] => Mux22.IN34
i_D[2][10] => Mux21.IN34
i_D[2][11] => Mux20.IN34
i_D[2][12] => Mux19.IN34
i_D[2][13] => Mux18.IN34
i_D[2][14] => Mux17.IN34
i_D[2][15] => Mux16.IN34
i_D[2][16] => Mux15.IN34
i_D[2][17] => Mux14.IN34
i_D[2][18] => Mux13.IN34
i_D[2][19] => Mux12.IN34
i_D[2][20] => Mux11.IN34
i_D[2][21] => Mux10.IN34
i_D[2][22] => Mux9.IN34
i_D[2][23] => Mux8.IN34
i_D[2][24] => Mux7.IN34
i_D[2][25] => Mux6.IN34
i_D[2][26] => Mux5.IN34
i_D[2][27] => Mux4.IN34
i_D[2][28] => Mux3.IN34
i_D[2][29] => Mux2.IN34
i_D[2][30] => Mux1.IN34
i_D[2][31] => Mux0.IN34
i_D[3][0] => Mux31.IN33
i_D[3][1] => Mux30.IN33
i_D[3][2] => Mux29.IN33
i_D[3][3] => Mux28.IN33
i_D[3][4] => Mux27.IN33
i_D[3][5] => Mux26.IN33
i_D[3][6] => Mux25.IN33
i_D[3][7] => Mux24.IN33
i_D[3][8] => Mux23.IN33
i_D[3][9] => Mux22.IN33
i_D[3][10] => Mux21.IN33
i_D[3][11] => Mux20.IN33
i_D[3][12] => Mux19.IN33
i_D[3][13] => Mux18.IN33
i_D[3][14] => Mux17.IN33
i_D[3][15] => Mux16.IN33
i_D[3][16] => Mux15.IN33
i_D[3][17] => Mux14.IN33
i_D[3][18] => Mux13.IN33
i_D[3][19] => Mux12.IN33
i_D[3][20] => Mux11.IN33
i_D[3][21] => Mux10.IN33
i_D[3][22] => Mux9.IN33
i_D[3][23] => Mux8.IN33
i_D[3][24] => Mux7.IN33
i_D[3][25] => Mux6.IN33
i_D[3][26] => Mux5.IN33
i_D[3][27] => Mux4.IN33
i_D[3][28] => Mux3.IN33
i_D[3][29] => Mux2.IN33
i_D[3][30] => Mux1.IN33
i_D[3][31] => Mux0.IN33
i_D[4][0] => Mux31.IN32
i_D[4][1] => Mux30.IN32
i_D[4][2] => Mux29.IN32
i_D[4][3] => Mux28.IN32
i_D[4][4] => Mux27.IN32
i_D[4][5] => Mux26.IN32
i_D[4][6] => Mux25.IN32
i_D[4][7] => Mux24.IN32
i_D[4][8] => Mux23.IN32
i_D[4][9] => Mux22.IN32
i_D[4][10] => Mux21.IN32
i_D[4][11] => Mux20.IN32
i_D[4][12] => Mux19.IN32
i_D[4][13] => Mux18.IN32
i_D[4][14] => Mux17.IN32
i_D[4][15] => Mux16.IN32
i_D[4][16] => Mux15.IN32
i_D[4][17] => Mux14.IN32
i_D[4][18] => Mux13.IN32
i_D[4][19] => Mux12.IN32
i_D[4][20] => Mux11.IN32
i_D[4][21] => Mux10.IN32
i_D[4][22] => Mux9.IN32
i_D[4][23] => Mux8.IN32
i_D[4][24] => Mux7.IN32
i_D[4][25] => Mux6.IN32
i_D[4][26] => Mux5.IN32
i_D[4][27] => Mux4.IN32
i_D[4][28] => Mux3.IN32
i_D[4][29] => Mux2.IN32
i_D[4][30] => Mux1.IN32
i_D[4][31] => Mux0.IN32
i_D[5][0] => Mux31.IN31
i_D[5][1] => Mux30.IN31
i_D[5][2] => Mux29.IN31
i_D[5][3] => Mux28.IN31
i_D[5][4] => Mux27.IN31
i_D[5][5] => Mux26.IN31
i_D[5][6] => Mux25.IN31
i_D[5][7] => Mux24.IN31
i_D[5][8] => Mux23.IN31
i_D[5][9] => Mux22.IN31
i_D[5][10] => Mux21.IN31
i_D[5][11] => Mux20.IN31
i_D[5][12] => Mux19.IN31
i_D[5][13] => Mux18.IN31
i_D[5][14] => Mux17.IN31
i_D[5][15] => Mux16.IN31
i_D[5][16] => Mux15.IN31
i_D[5][17] => Mux14.IN31
i_D[5][18] => Mux13.IN31
i_D[5][19] => Mux12.IN31
i_D[5][20] => Mux11.IN31
i_D[5][21] => Mux10.IN31
i_D[5][22] => Mux9.IN31
i_D[5][23] => Mux8.IN31
i_D[5][24] => Mux7.IN31
i_D[5][25] => Mux6.IN31
i_D[5][26] => Mux5.IN31
i_D[5][27] => Mux4.IN31
i_D[5][28] => Mux3.IN31
i_D[5][29] => Mux2.IN31
i_D[5][30] => Mux1.IN31
i_D[5][31] => Mux0.IN31
i_D[6][0] => Mux31.IN30
i_D[6][1] => Mux30.IN30
i_D[6][2] => Mux29.IN30
i_D[6][3] => Mux28.IN30
i_D[6][4] => Mux27.IN30
i_D[6][5] => Mux26.IN30
i_D[6][6] => Mux25.IN30
i_D[6][7] => Mux24.IN30
i_D[6][8] => Mux23.IN30
i_D[6][9] => Mux22.IN30
i_D[6][10] => Mux21.IN30
i_D[6][11] => Mux20.IN30
i_D[6][12] => Mux19.IN30
i_D[6][13] => Mux18.IN30
i_D[6][14] => Mux17.IN30
i_D[6][15] => Mux16.IN30
i_D[6][16] => Mux15.IN30
i_D[6][17] => Mux14.IN30
i_D[6][18] => Mux13.IN30
i_D[6][19] => Mux12.IN30
i_D[6][20] => Mux11.IN30
i_D[6][21] => Mux10.IN30
i_D[6][22] => Mux9.IN30
i_D[6][23] => Mux8.IN30
i_D[6][24] => Mux7.IN30
i_D[6][25] => Mux6.IN30
i_D[6][26] => Mux5.IN30
i_D[6][27] => Mux4.IN30
i_D[6][28] => Mux3.IN30
i_D[6][29] => Mux2.IN30
i_D[6][30] => Mux1.IN30
i_D[6][31] => Mux0.IN30
i_D[7][0] => Mux31.IN29
i_D[7][1] => Mux30.IN29
i_D[7][2] => Mux29.IN29
i_D[7][3] => Mux28.IN29
i_D[7][4] => Mux27.IN29
i_D[7][5] => Mux26.IN29
i_D[7][6] => Mux25.IN29
i_D[7][7] => Mux24.IN29
i_D[7][8] => Mux23.IN29
i_D[7][9] => Mux22.IN29
i_D[7][10] => Mux21.IN29
i_D[7][11] => Mux20.IN29
i_D[7][12] => Mux19.IN29
i_D[7][13] => Mux18.IN29
i_D[7][14] => Mux17.IN29
i_D[7][15] => Mux16.IN29
i_D[7][16] => Mux15.IN29
i_D[7][17] => Mux14.IN29
i_D[7][18] => Mux13.IN29
i_D[7][19] => Mux12.IN29
i_D[7][20] => Mux11.IN29
i_D[7][21] => Mux10.IN29
i_D[7][22] => Mux9.IN29
i_D[7][23] => Mux8.IN29
i_D[7][24] => Mux7.IN29
i_D[7][25] => Mux6.IN29
i_D[7][26] => Mux5.IN29
i_D[7][27] => Mux4.IN29
i_D[7][28] => Mux3.IN29
i_D[7][29] => Mux2.IN29
i_D[7][30] => Mux1.IN29
i_D[7][31] => Mux0.IN29
i_D[8][0] => Mux31.IN28
i_D[8][1] => Mux30.IN28
i_D[8][2] => Mux29.IN28
i_D[8][3] => Mux28.IN28
i_D[8][4] => Mux27.IN28
i_D[8][5] => Mux26.IN28
i_D[8][6] => Mux25.IN28
i_D[8][7] => Mux24.IN28
i_D[8][8] => Mux23.IN28
i_D[8][9] => Mux22.IN28
i_D[8][10] => Mux21.IN28
i_D[8][11] => Mux20.IN28
i_D[8][12] => Mux19.IN28
i_D[8][13] => Mux18.IN28
i_D[8][14] => Mux17.IN28
i_D[8][15] => Mux16.IN28
i_D[8][16] => Mux15.IN28
i_D[8][17] => Mux14.IN28
i_D[8][18] => Mux13.IN28
i_D[8][19] => Mux12.IN28
i_D[8][20] => Mux11.IN28
i_D[8][21] => Mux10.IN28
i_D[8][22] => Mux9.IN28
i_D[8][23] => Mux8.IN28
i_D[8][24] => Mux7.IN28
i_D[8][25] => Mux6.IN28
i_D[8][26] => Mux5.IN28
i_D[8][27] => Mux4.IN28
i_D[8][28] => Mux3.IN28
i_D[8][29] => Mux2.IN28
i_D[8][30] => Mux1.IN28
i_D[8][31] => Mux0.IN28
i_D[9][0] => Mux31.IN27
i_D[9][1] => Mux30.IN27
i_D[9][2] => Mux29.IN27
i_D[9][3] => Mux28.IN27
i_D[9][4] => Mux27.IN27
i_D[9][5] => Mux26.IN27
i_D[9][6] => Mux25.IN27
i_D[9][7] => Mux24.IN27
i_D[9][8] => Mux23.IN27
i_D[9][9] => Mux22.IN27
i_D[9][10] => Mux21.IN27
i_D[9][11] => Mux20.IN27
i_D[9][12] => Mux19.IN27
i_D[9][13] => Mux18.IN27
i_D[9][14] => Mux17.IN27
i_D[9][15] => Mux16.IN27
i_D[9][16] => Mux15.IN27
i_D[9][17] => Mux14.IN27
i_D[9][18] => Mux13.IN27
i_D[9][19] => Mux12.IN27
i_D[9][20] => Mux11.IN27
i_D[9][21] => Mux10.IN27
i_D[9][22] => Mux9.IN27
i_D[9][23] => Mux8.IN27
i_D[9][24] => Mux7.IN27
i_D[9][25] => Mux6.IN27
i_D[9][26] => Mux5.IN27
i_D[9][27] => Mux4.IN27
i_D[9][28] => Mux3.IN27
i_D[9][29] => Mux2.IN27
i_D[9][30] => Mux1.IN27
i_D[9][31] => Mux0.IN27
i_D[10][0] => Mux31.IN26
i_D[10][1] => Mux30.IN26
i_D[10][2] => Mux29.IN26
i_D[10][3] => Mux28.IN26
i_D[10][4] => Mux27.IN26
i_D[10][5] => Mux26.IN26
i_D[10][6] => Mux25.IN26
i_D[10][7] => Mux24.IN26
i_D[10][8] => Mux23.IN26
i_D[10][9] => Mux22.IN26
i_D[10][10] => Mux21.IN26
i_D[10][11] => Mux20.IN26
i_D[10][12] => Mux19.IN26
i_D[10][13] => Mux18.IN26
i_D[10][14] => Mux17.IN26
i_D[10][15] => Mux16.IN26
i_D[10][16] => Mux15.IN26
i_D[10][17] => Mux14.IN26
i_D[10][18] => Mux13.IN26
i_D[10][19] => Mux12.IN26
i_D[10][20] => Mux11.IN26
i_D[10][21] => Mux10.IN26
i_D[10][22] => Mux9.IN26
i_D[10][23] => Mux8.IN26
i_D[10][24] => Mux7.IN26
i_D[10][25] => Mux6.IN26
i_D[10][26] => Mux5.IN26
i_D[10][27] => Mux4.IN26
i_D[10][28] => Mux3.IN26
i_D[10][29] => Mux2.IN26
i_D[10][30] => Mux1.IN26
i_D[10][31] => Mux0.IN26
i_D[11][0] => Mux31.IN25
i_D[11][1] => Mux30.IN25
i_D[11][2] => Mux29.IN25
i_D[11][3] => Mux28.IN25
i_D[11][4] => Mux27.IN25
i_D[11][5] => Mux26.IN25
i_D[11][6] => Mux25.IN25
i_D[11][7] => Mux24.IN25
i_D[11][8] => Mux23.IN25
i_D[11][9] => Mux22.IN25
i_D[11][10] => Mux21.IN25
i_D[11][11] => Mux20.IN25
i_D[11][12] => Mux19.IN25
i_D[11][13] => Mux18.IN25
i_D[11][14] => Mux17.IN25
i_D[11][15] => Mux16.IN25
i_D[11][16] => Mux15.IN25
i_D[11][17] => Mux14.IN25
i_D[11][18] => Mux13.IN25
i_D[11][19] => Mux12.IN25
i_D[11][20] => Mux11.IN25
i_D[11][21] => Mux10.IN25
i_D[11][22] => Mux9.IN25
i_D[11][23] => Mux8.IN25
i_D[11][24] => Mux7.IN25
i_D[11][25] => Mux6.IN25
i_D[11][26] => Mux5.IN25
i_D[11][27] => Mux4.IN25
i_D[11][28] => Mux3.IN25
i_D[11][29] => Mux2.IN25
i_D[11][30] => Mux1.IN25
i_D[11][31] => Mux0.IN25
i_D[12][0] => Mux31.IN24
i_D[12][1] => Mux30.IN24
i_D[12][2] => Mux29.IN24
i_D[12][3] => Mux28.IN24
i_D[12][4] => Mux27.IN24
i_D[12][5] => Mux26.IN24
i_D[12][6] => Mux25.IN24
i_D[12][7] => Mux24.IN24
i_D[12][8] => Mux23.IN24
i_D[12][9] => Mux22.IN24
i_D[12][10] => Mux21.IN24
i_D[12][11] => Mux20.IN24
i_D[12][12] => Mux19.IN24
i_D[12][13] => Mux18.IN24
i_D[12][14] => Mux17.IN24
i_D[12][15] => Mux16.IN24
i_D[12][16] => Mux15.IN24
i_D[12][17] => Mux14.IN24
i_D[12][18] => Mux13.IN24
i_D[12][19] => Mux12.IN24
i_D[12][20] => Mux11.IN24
i_D[12][21] => Mux10.IN24
i_D[12][22] => Mux9.IN24
i_D[12][23] => Mux8.IN24
i_D[12][24] => Mux7.IN24
i_D[12][25] => Mux6.IN24
i_D[12][26] => Mux5.IN24
i_D[12][27] => Mux4.IN24
i_D[12][28] => Mux3.IN24
i_D[12][29] => Mux2.IN24
i_D[12][30] => Mux1.IN24
i_D[12][31] => Mux0.IN24
i_D[13][0] => Mux31.IN23
i_D[13][1] => Mux30.IN23
i_D[13][2] => Mux29.IN23
i_D[13][3] => Mux28.IN23
i_D[13][4] => Mux27.IN23
i_D[13][5] => Mux26.IN23
i_D[13][6] => Mux25.IN23
i_D[13][7] => Mux24.IN23
i_D[13][8] => Mux23.IN23
i_D[13][9] => Mux22.IN23
i_D[13][10] => Mux21.IN23
i_D[13][11] => Mux20.IN23
i_D[13][12] => Mux19.IN23
i_D[13][13] => Mux18.IN23
i_D[13][14] => Mux17.IN23
i_D[13][15] => Mux16.IN23
i_D[13][16] => Mux15.IN23
i_D[13][17] => Mux14.IN23
i_D[13][18] => Mux13.IN23
i_D[13][19] => Mux12.IN23
i_D[13][20] => Mux11.IN23
i_D[13][21] => Mux10.IN23
i_D[13][22] => Mux9.IN23
i_D[13][23] => Mux8.IN23
i_D[13][24] => Mux7.IN23
i_D[13][25] => Mux6.IN23
i_D[13][26] => Mux5.IN23
i_D[13][27] => Mux4.IN23
i_D[13][28] => Mux3.IN23
i_D[13][29] => Mux2.IN23
i_D[13][30] => Mux1.IN23
i_D[13][31] => Mux0.IN23
i_D[14][0] => Mux31.IN22
i_D[14][1] => Mux30.IN22
i_D[14][2] => Mux29.IN22
i_D[14][3] => Mux28.IN22
i_D[14][4] => Mux27.IN22
i_D[14][5] => Mux26.IN22
i_D[14][6] => Mux25.IN22
i_D[14][7] => Mux24.IN22
i_D[14][8] => Mux23.IN22
i_D[14][9] => Mux22.IN22
i_D[14][10] => Mux21.IN22
i_D[14][11] => Mux20.IN22
i_D[14][12] => Mux19.IN22
i_D[14][13] => Mux18.IN22
i_D[14][14] => Mux17.IN22
i_D[14][15] => Mux16.IN22
i_D[14][16] => Mux15.IN22
i_D[14][17] => Mux14.IN22
i_D[14][18] => Mux13.IN22
i_D[14][19] => Mux12.IN22
i_D[14][20] => Mux11.IN22
i_D[14][21] => Mux10.IN22
i_D[14][22] => Mux9.IN22
i_D[14][23] => Mux8.IN22
i_D[14][24] => Mux7.IN22
i_D[14][25] => Mux6.IN22
i_D[14][26] => Mux5.IN22
i_D[14][27] => Mux4.IN22
i_D[14][28] => Mux3.IN22
i_D[14][29] => Mux2.IN22
i_D[14][30] => Mux1.IN22
i_D[14][31] => Mux0.IN22
i_D[15][0] => Mux31.IN21
i_D[15][1] => Mux30.IN21
i_D[15][2] => Mux29.IN21
i_D[15][3] => Mux28.IN21
i_D[15][4] => Mux27.IN21
i_D[15][5] => Mux26.IN21
i_D[15][6] => Mux25.IN21
i_D[15][7] => Mux24.IN21
i_D[15][8] => Mux23.IN21
i_D[15][9] => Mux22.IN21
i_D[15][10] => Mux21.IN21
i_D[15][11] => Mux20.IN21
i_D[15][12] => Mux19.IN21
i_D[15][13] => Mux18.IN21
i_D[15][14] => Mux17.IN21
i_D[15][15] => Mux16.IN21
i_D[15][16] => Mux15.IN21
i_D[15][17] => Mux14.IN21
i_D[15][18] => Mux13.IN21
i_D[15][19] => Mux12.IN21
i_D[15][20] => Mux11.IN21
i_D[15][21] => Mux10.IN21
i_D[15][22] => Mux9.IN21
i_D[15][23] => Mux8.IN21
i_D[15][24] => Mux7.IN21
i_D[15][25] => Mux6.IN21
i_D[15][26] => Mux5.IN21
i_D[15][27] => Mux4.IN21
i_D[15][28] => Mux3.IN21
i_D[15][29] => Mux2.IN21
i_D[15][30] => Mux1.IN21
i_D[15][31] => Mux0.IN21
i_D[16][0] => Mux31.IN20
i_D[16][1] => Mux30.IN20
i_D[16][2] => Mux29.IN20
i_D[16][3] => Mux28.IN20
i_D[16][4] => Mux27.IN20
i_D[16][5] => Mux26.IN20
i_D[16][6] => Mux25.IN20
i_D[16][7] => Mux24.IN20
i_D[16][8] => Mux23.IN20
i_D[16][9] => Mux22.IN20
i_D[16][10] => Mux21.IN20
i_D[16][11] => Mux20.IN20
i_D[16][12] => Mux19.IN20
i_D[16][13] => Mux18.IN20
i_D[16][14] => Mux17.IN20
i_D[16][15] => Mux16.IN20
i_D[16][16] => Mux15.IN20
i_D[16][17] => Mux14.IN20
i_D[16][18] => Mux13.IN20
i_D[16][19] => Mux12.IN20
i_D[16][20] => Mux11.IN20
i_D[16][21] => Mux10.IN20
i_D[16][22] => Mux9.IN20
i_D[16][23] => Mux8.IN20
i_D[16][24] => Mux7.IN20
i_D[16][25] => Mux6.IN20
i_D[16][26] => Mux5.IN20
i_D[16][27] => Mux4.IN20
i_D[16][28] => Mux3.IN20
i_D[16][29] => Mux2.IN20
i_D[16][30] => Mux1.IN20
i_D[16][31] => Mux0.IN20
i_D[17][0] => Mux31.IN19
i_D[17][1] => Mux30.IN19
i_D[17][2] => Mux29.IN19
i_D[17][3] => Mux28.IN19
i_D[17][4] => Mux27.IN19
i_D[17][5] => Mux26.IN19
i_D[17][6] => Mux25.IN19
i_D[17][7] => Mux24.IN19
i_D[17][8] => Mux23.IN19
i_D[17][9] => Mux22.IN19
i_D[17][10] => Mux21.IN19
i_D[17][11] => Mux20.IN19
i_D[17][12] => Mux19.IN19
i_D[17][13] => Mux18.IN19
i_D[17][14] => Mux17.IN19
i_D[17][15] => Mux16.IN19
i_D[17][16] => Mux15.IN19
i_D[17][17] => Mux14.IN19
i_D[17][18] => Mux13.IN19
i_D[17][19] => Mux12.IN19
i_D[17][20] => Mux11.IN19
i_D[17][21] => Mux10.IN19
i_D[17][22] => Mux9.IN19
i_D[17][23] => Mux8.IN19
i_D[17][24] => Mux7.IN19
i_D[17][25] => Mux6.IN19
i_D[17][26] => Mux5.IN19
i_D[17][27] => Mux4.IN19
i_D[17][28] => Mux3.IN19
i_D[17][29] => Mux2.IN19
i_D[17][30] => Mux1.IN19
i_D[17][31] => Mux0.IN19
i_D[18][0] => Mux31.IN18
i_D[18][1] => Mux30.IN18
i_D[18][2] => Mux29.IN18
i_D[18][3] => Mux28.IN18
i_D[18][4] => Mux27.IN18
i_D[18][5] => Mux26.IN18
i_D[18][6] => Mux25.IN18
i_D[18][7] => Mux24.IN18
i_D[18][8] => Mux23.IN18
i_D[18][9] => Mux22.IN18
i_D[18][10] => Mux21.IN18
i_D[18][11] => Mux20.IN18
i_D[18][12] => Mux19.IN18
i_D[18][13] => Mux18.IN18
i_D[18][14] => Mux17.IN18
i_D[18][15] => Mux16.IN18
i_D[18][16] => Mux15.IN18
i_D[18][17] => Mux14.IN18
i_D[18][18] => Mux13.IN18
i_D[18][19] => Mux12.IN18
i_D[18][20] => Mux11.IN18
i_D[18][21] => Mux10.IN18
i_D[18][22] => Mux9.IN18
i_D[18][23] => Mux8.IN18
i_D[18][24] => Mux7.IN18
i_D[18][25] => Mux6.IN18
i_D[18][26] => Mux5.IN18
i_D[18][27] => Mux4.IN18
i_D[18][28] => Mux3.IN18
i_D[18][29] => Mux2.IN18
i_D[18][30] => Mux1.IN18
i_D[18][31] => Mux0.IN18
i_D[19][0] => Mux31.IN17
i_D[19][1] => Mux30.IN17
i_D[19][2] => Mux29.IN17
i_D[19][3] => Mux28.IN17
i_D[19][4] => Mux27.IN17
i_D[19][5] => Mux26.IN17
i_D[19][6] => Mux25.IN17
i_D[19][7] => Mux24.IN17
i_D[19][8] => Mux23.IN17
i_D[19][9] => Mux22.IN17
i_D[19][10] => Mux21.IN17
i_D[19][11] => Mux20.IN17
i_D[19][12] => Mux19.IN17
i_D[19][13] => Mux18.IN17
i_D[19][14] => Mux17.IN17
i_D[19][15] => Mux16.IN17
i_D[19][16] => Mux15.IN17
i_D[19][17] => Mux14.IN17
i_D[19][18] => Mux13.IN17
i_D[19][19] => Mux12.IN17
i_D[19][20] => Mux11.IN17
i_D[19][21] => Mux10.IN17
i_D[19][22] => Mux9.IN17
i_D[19][23] => Mux8.IN17
i_D[19][24] => Mux7.IN17
i_D[19][25] => Mux6.IN17
i_D[19][26] => Mux5.IN17
i_D[19][27] => Mux4.IN17
i_D[19][28] => Mux3.IN17
i_D[19][29] => Mux2.IN17
i_D[19][30] => Mux1.IN17
i_D[19][31] => Mux0.IN17
i_D[20][0] => Mux31.IN16
i_D[20][1] => Mux30.IN16
i_D[20][2] => Mux29.IN16
i_D[20][3] => Mux28.IN16
i_D[20][4] => Mux27.IN16
i_D[20][5] => Mux26.IN16
i_D[20][6] => Mux25.IN16
i_D[20][7] => Mux24.IN16
i_D[20][8] => Mux23.IN16
i_D[20][9] => Mux22.IN16
i_D[20][10] => Mux21.IN16
i_D[20][11] => Mux20.IN16
i_D[20][12] => Mux19.IN16
i_D[20][13] => Mux18.IN16
i_D[20][14] => Mux17.IN16
i_D[20][15] => Mux16.IN16
i_D[20][16] => Mux15.IN16
i_D[20][17] => Mux14.IN16
i_D[20][18] => Mux13.IN16
i_D[20][19] => Mux12.IN16
i_D[20][20] => Mux11.IN16
i_D[20][21] => Mux10.IN16
i_D[20][22] => Mux9.IN16
i_D[20][23] => Mux8.IN16
i_D[20][24] => Mux7.IN16
i_D[20][25] => Mux6.IN16
i_D[20][26] => Mux5.IN16
i_D[20][27] => Mux4.IN16
i_D[20][28] => Mux3.IN16
i_D[20][29] => Mux2.IN16
i_D[20][30] => Mux1.IN16
i_D[20][31] => Mux0.IN16
i_D[21][0] => Mux31.IN15
i_D[21][1] => Mux30.IN15
i_D[21][2] => Mux29.IN15
i_D[21][3] => Mux28.IN15
i_D[21][4] => Mux27.IN15
i_D[21][5] => Mux26.IN15
i_D[21][6] => Mux25.IN15
i_D[21][7] => Mux24.IN15
i_D[21][8] => Mux23.IN15
i_D[21][9] => Mux22.IN15
i_D[21][10] => Mux21.IN15
i_D[21][11] => Mux20.IN15
i_D[21][12] => Mux19.IN15
i_D[21][13] => Mux18.IN15
i_D[21][14] => Mux17.IN15
i_D[21][15] => Mux16.IN15
i_D[21][16] => Mux15.IN15
i_D[21][17] => Mux14.IN15
i_D[21][18] => Mux13.IN15
i_D[21][19] => Mux12.IN15
i_D[21][20] => Mux11.IN15
i_D[21][21] => Mux10.IN15
i_D[21][22] => Mux9.IN15
i_D[21][23] => Mux8.IN15
i_D[21][24] => Mux7.IN15
i_D[21][25] => Mux6.IN15
i_D[21][26] => Mux5.IN15
i_D[21][27] => Mux4.IN15
i_D[21][28] => Mux3.IN15
i_D[21][29] => Mux2.IN15
i_D[21][30] => Mux1.IN15
i_D[21][31] => Mux0.IN15
i_D[22][0] => Mux31.IN14
i_D[22][1] => Mux30.IN14
i_D[22][2] => Mux29.IN14
i_D[22][3] => Mux28.IN14
i_D[22][4] => Mux27.IN14
i_D[22][5] => Mux26.IN14
i_D[22][6] => Mux25.IN14
i_D[22][7] => Mux24.IN14
i_D[22][8] => Mux23.IN14
i_D[22][9] => Mux22.IN14
i_D[22][10] => Mux21.IN14
i_D[22][11] => Mux20.IN14
i_D[22][12] => Mux19.IN14
i_D[22][13] => Mux18.IN14
i_D[22][14] => Mux17.IN14
i_D[22][15] => Mux16.IN14
i_D[22][16] => Mux15.IN14
i_D[22][17] => Mux14.IN14
i_D[22][18] => Mux13.IN14
i_D[22][19] => Mux12.IN14
i_D[22][20] => Mux11.IN14
i_D[22][21] => Mux10.IN14
i_D[22][22] => Mux9.IN14
i_D[22][23] => Mux8.IN14
i_D[22][24] => Mux7.IN14
i_D[22][25] => Mux6.IN14
i_D[22][26] => Mux5.IN14
i_D[22][27] => Mux4.IN14
i_D[22][28] => Mux3.IN14
i_D[22][29] => Mux2.IN14
i_D[22][30] => Mux1.IN14
i_D[22][31] => Mux0.IN14
i_D[23][0] => Mux31.IN13
i_D[23][1] => Mux30.IN13
i_D[23][2] => Mux29.IN13
i_D[23][3] => Mux28.IN13
i_D[23][4] => Mux27.IN13
i_D[23][5] => Mux26.IN13
i_D[23][6] => Mux25.IN13
i_D[23][7] => Mux24.IN13
i_D[23][8] => Mux23.IN13
i_D[23][9] => Mux22.IN13
i_D[23][10] => Mux21.IN13
i_D[23][11] => Mux20.IN13
i_D[23][12] => Mux19.IN13
i_D[23][13] => Mux18.IN13
i_D[23][14] => Mux17.IN13
i_D[23][15] => Mux16.IN13
i_D[23][16] => Mux15.IN13
i_D[23][17] => Mux14.IN13
i_D[23][18] => Mux13.IN13
i_D[23][19] => Mux12.IN13
i_D[23][20] => Mux11.IN13
i_D[23][21] => Mux10.IN13
i_D[23][22] => Mux9.IN13
i_D[23][23] => Mux8.IN13
i_D[23][24] => Mux7.IN13
i_D[23][25] => Mux6.IN13
i_D[23][26] => Mux5.IN13
i_D[23][27] => Mux4.IN13
i_D[23][28] => Mux3.IN13
i_D[23][29] => Mux2.IN13
i_D[23][30] => Mux1.IN13
i_D[23][31] => Mux0.IN13
i_D[24][0] => Mux31.IN12
i_D[24][1] => Mux30.IN12
i_D[24][2] => Mux29.IN12
i_D[24][3] => Mux28.IN12
i_D[24][4] => Mux27.IN12
i_D[24][5] => Mux26.IN12
i_D[24][6] => Mux25.IN12
i_D[24][7] => Mux24.IN12
i_D[24][8] => Mux23.IN12
i_D[24][9] => Mux22.IN12
i_D[24][10] => Mux21.IN12
i_D[24][11] => Mux20.IN12
i_D[24][12] => Mux19.IN12
i_D[24][13] => Mux18.IN12
i_D[24][14] => Mux17.IN12
i_D[24][15] => Mux16.IN12
i_D[24][16] => Mux15.IN12
i_D[24][17] => Mux14.IN12
i_D[24][18] => Mux13.IN12
i_D[24][19] => Mux12.IN12
i_D[24][20] => Mux11.IN12
i_D[24][21] => Mux10.IN12
i_D[24][22] => Mux9.IN12
i_D[24][23] => Mux8.IN12
i_D[24][24] => Mux7.IN12
i_D[24][25] => Mux6.IN12
i_D[24][26] => Mux5.IN12
i_D[24][27] => Mux4.IN12
i_D[24][28] => Mux3.IN12
i_D[24][29] => Mux2.IN12
i_D[24][30] => Mux1.IN12
i_D[24][31] => Mux0.IN12
i_D[25][0] => Mux31.IN11
i_D[25][1] => Mux30.IN11
i_D[25][2] => Mux29.IN11
i_D[25][3] => Mux28.IN11
i_D[25][4] => Mux27.IN11
i_D[25][5] => Mux26.IN11
i_D[25][6] => Mux25.IN11
i_D[25][7] => Mux24.IN11
i_D[25][8] => Mux23.IN11
i_D[25][9] => Mux22.IN11
i_D[25][10] => Mux21.IN11
i_D[25][11] => Mux20.IN11
i_D[25][12] => Mux19.IN11
i_D[25][13] => Mux18.IN11
i_D[25][14] => Mux17.IN11
i_D[25][15] => Mux16.IN11
i_D[25][16] => Mux15.IN11
i_D[25][17] => Mux14.IN11
i_D[25][18] => Mux13.IN11
i_D[25][19] => Mux12.IN11
i_D[25][20] => Mux11.IN11
i_D[25][21] => Mux10.IN11
i_D[25][22] => Mux9.IN11
i_D[25][23] => Mux8.IN11
i_D[25][24] => Mux7.IN11
i_D[25][25] => Mux6.IN11
i_D[25][26] => Mux5.IN11
i_D[25][27] => Mux4.IN11
i_D[25][28] => Mux3.IN11
i_D[25][29] => Mux2.IN11
i_D[25][30] => Mux1.IN11
i_D[25][31] => Mux0.IN11
i_D[26][0] => Mux31.IN10
i_D[26][1] => Mux30.IN10
i_D[26][2] => Mux29.IN10
i_D[26][3] => Mux28.IN10
i_D[26][4] => Mux27.IN10
i_D[26][5] => Mux26.IN10
i_D[26][6] => Mux25.IN10
i_D[26][7] => Mux24.IN10
i_D[26][8] => Mux23.IN10
i_D[26][9] => Mux22.IN10
i_D[26][10] => Mux21.IN10
i_D[26][11] => Mux20.IN10
i_D[26][12] => Mux19.IN10
i_D[26][13] => Mux18.IN10
i_D[26][14] => Mux17.IN10
i_D[26][15] => Mux16.IN10
i_D[26][16] => Mux15.IN10
i_D[26][17] => Mux14.IN10
i_D[26][18] => Mux13.IN10
i_D[26][19] => Mux12.IN10
i_D[26][20] => Mux11.IN10
i_D[26][21] => Mux10.IN10
i_D[26][22] => Mux9.IN10
i_D[26][23] => Mux8.IN10
i_D[26][24] => Mux7.IN10
i_D[26][25] => Mux6.IN10
i_D[26][26] => Mux5.IN10
i_D[26][27] => Mux4.IN10
i_D[26][28] => Mux3.IN10
i_D[26][29] => Mux2.IN10
i_D[26][30] => Mux1.IN10
i_D[26][31] => Mux0.IN10
i_D[27][0] => Mux31.IN9
i_D[27][1] => Mux30.IN9
i_D[27][2] => Mux29.IN9
i_D[27][3] => Mux28.IN9
i_D[27][4] => Mux27.IN9
i_D[27][5] => Mux26.IN9
i_D[27][6] => Mux25.IN9
i_D[27][7] => Mux24.IN9
i_D[27][8] => Mux23.IN9
i_D[27][9] => Mux22.IN9
i_D[27][10] => Mux21.IN9
i_D[27][11] => Mux20.IN9
i_D[27][12] => Mux19.IN9
i_D[27][13] => Mux18.IN9
i_D[27][14] => Mux17.IN9
i_D[27][15] => Mux16.IN9
i_D[27][16] => Mux15.IN9
i_D[27][17] => Mux14.IN9
i_D[27][18] => Mux13.IN9
i_D[27][19] => Mux12.IN9
i_D[27][20] => Mux11.IN9
i_D[27][21] => Mux10.IN9
i_D[27][22] => Mux9.IN9
i_D[27][23] => Mux8.IN9
i_D[27][24] => Mux7.IN9
i_D[27][25] => Mux6.IN9
i_D[27][26] => Mux5.IN9
i_D[27][27] => Mux4.IN9
i_D[27][28] => Mux3.IN9
i_D[27][29] => Mux2.IN9
i_D[27][30] => Mux1.IN9
i_D[27][31] => Mux0.IN9
i_D[28][0] => Mux31.IN8
i_D[28][1] => Mux30.IN8
i_D[28][2] => Mux29.IN8
i_D[28][3] => Mux28.IN8
i_D[28][4] => Mux27.IN8
i_D[28][5] => Mux26.IN8
i_D[28][6] => Mux25.IN8
i_D[28][7] => Mux24.IN8
i_D[28][8] => Mux23.IN8
i_D[28][9] => Mux22.IN8
i_D[28][10] => Mux21.IN8
i_D[28][11] => Mux20.IN8
i_D[28][12] => Mux19.IN8
i_D[28][13] => Mux18.IN8
i_D[28][14] => Mux17.IN8
i_D[28][15] => Mux16.IN8
i_D[28][16] => Mux15.IN8
i_D[28][17] => Mux14.IN8
i_D[28][18] => Mux13.IN8
i_D[28][19] => Mux12.IN8
i_D[28][20] => Mux11.IN8
i_D[28][21] => Mux10.IN8
i_D[28][22] => Mux9.IN8
i_D[28][23] => Mux8.IN8
i_D[28][24] => Mux7.IN8
i_D[28][25] => Mux6.IN8
i_D[28][26] => Mux5.IN8
i_D[28][27] => Mux4.IN8
i_D[28][28] => Mux3.IN8
i_D[28][29] => Mux2.IN8
i_D[28][30] => Mux1.IN8
i_D[28][31] => Mux0.IN8
i_D[29][0] => Mux31.IN7
i_D[29][1] => Mux30.IN7
i_D[29][2] => Mux29.IN7
i_D[29][3] => Mux28.IN7
i_D[29][4] => Mux27.IN7
i_D[29][5] => Mux26.IN7
i_D[29][6] => Mux25.IN7
i_D[29][7] => Mux24.IN7
i_D[29][8] => Mux23.IN7
i_D[29][9] => Mux22.IN7
i_D[29][10] => Mux21.IN7
i_D[29][11] => Mux20.IN7
i_D[29][12] => Mux19.IN7
i_D[29][13] => Mux18.IN7
i_D[29][14] => Mux17.IN7
i_D[29][15] => Mux16.IN7
i_D[29][16] => Mux15.IN7
i_D[29][17] => Mux14.IN7
i_D[29][18] => Mux13.IN7
i_D[29][19] => Mux12.IN7
i_D[29][20] => Mux11.IN7
i_D[29][21] => Mux10.IN7
i_D[29][22] => Mux9.IN7
i_D[29][23] => Mux8.IN7
i_D[29][24] => Mux7.IN7
i_D[29][25] => Mux6.IN7
i_D[29][26] => Mux5.IN7
i_D[29][27] => Mux4.IN7
i_D[29][28] => Mux3.IN7
i_D[29][29] => Mux2.IN7
i_D[29][30] => Mux1.IN7
i_D[29][31] => Mux0.IN7
i_D[30][0] => Mux31.IN6
i_D[30][1] => Mux30.IN6
i_D[30][2] => Mux29.IN6
i_D[30][3] => Mux28.IN6
i_D[30][4] => Mux27.IN6
i_D[30][5] => Mux26.IN6
i_D[30][6] => Mux25.IN6
i_D[30][7] => Mux24.IN6
i_D[30][8] => Mux23.IN6
i_D[30][9] => Mux22.IN6
i_D[30][10] => Mux21.IN6
i_D[30][11] => Mux20.IN6
i_D[30][12] => Mux19.IN6
i_D[30][13] => Mux18.IN6
i_D[30][14] => Mux17.IN6
i_D[30][15] => Mux16.IN6
i_D[30][16] => Mux15.IN6
i_D[30][17] => Mux14.IN6
i_D[30][18] => Mux13.IN6
i_D[30][19] => Mux12.IN6
i_D[30][20] => Mux11.IN6
i_D[30][21] => Mux10.IN6
i_D[30][22] => Mux9.IN6
i_D[30][23] => Mux8.IN6
i_D[30][24] => Mux7.IN6
i_D[30][25] => Mux6.IN6
i_D[30][26] => Mux5.IN6
i_D[30][27] => Mux4.IN6
i_D[30][28] => Mux3.IN6
i_D[30][29] => Mux2.IN6
i_D[30][30] => Mux1.IN6
i_D[30][31] => Mux0.IN6
i_D[31][0] => Mux31.IN5
i_D[31][1] => Mux30.IN5
i_D[31][2] => Mux29.IN5
i_D[31][3] => Mux28.IN5
i_D[31][4] => Mux27.IN5
i_D[31][5] => Mux26.IN5
i_D[31][6] => Mux25.IN5
i_D[31][7] => Mux24.IN5
i_D[31][8] => Mux23.IN5
i_D[31][9] => Mux22.IN5
i_D[31][10] => Mux21.IN5
i_D[31][11] => Mux20.IN5
i_D[31][12] => Mux19.IN5
i_D[31][13] => Mux18.IN5
i_D[31][14] => Mux17.IN5
i_D[31][15] => Mux16.IN5
i_D[31][16] => Mux15.IN5
i_D[31][17] => Mux14.IN5
i_D[31][18] => Mux13.IN5
i_D[31][19] => Mux12.IN5
i_D[31][20] => Mux11.IN5
i_D[31][21] => Mux10.IN5
i_D[31][22] => Mux9.IN5
i_D[31][23] => Mux8.IN5
i_D[31][24] => Mux7.IN5
i_D[31][25] => Mux6.IN5
i_D[31][26] => Mux5.IN5
i_D[31][27] => Mux4.IN5
i_D[31][28] => Mux3.IN5
i_D[31][29] => Mux2.IN5
i_D[31][30] => Mux1.IN5
i_D[31][31] => Mux0.IN5
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|branch:g_branch
i_branch_Sel[0] => Mux0.IN2
i_branch_Sel[1] => Mux0.IN1
i_branch_Sel[2] => Mux0.IN0
i_rs[0] => s_XOR[0].IN0
i_rs[0] => Equal1.IN31
i_rs[1] => s_XOR[1].IN0
i_rs[1] => Equal1.IN30
i_rs[2] => s_XOR[2].IN0
i_rs[2] => Equal1.IN29
i_rs[3] => s_XOR[3].IN0
i_rs[3] => Equal1.IN28
i_rs[4] => s_XOR[4].IN0
i_rs[4] => Equal1.IN27
i_rs[5] => s_XOR[5].IN0
i_rs[5] => Equal1.IN26
i_rs[6] => s_XOR[6].IN0
i_rs[6] => Equal1.IN25
i_rs[7] => s_XOR[7].IN0
i_rs[7] => Equal1.IN24
i_rs[8] => s_XOR[8].IN0
i_rs[8] => Equal1.IN23
i_rs[9] => s_XOR[9].IN0
i_rs[9] => Equal1.IN22
i_rs[10] => s_XOR[10].IN0
i_rs[10] => Equal1.IN21
i_rs[11] => s_XOR[11].IN0
i_rs[11] => Equal1.IN20
i_rs[12] => s_XOR[12].IN0
i_rs[12] => Equal1.IN19
i_rs[13] => s_XOR[13].IN0
i_rs[13] => Equal1.IN18
i_rs[14] => s_XOR[14].IN0
i_rs[14] => Equal1.IN17
i_rs[15] => s_XOR[15].IN0
i_rs[15] => Equal1.IN16
i_rs[16] => s_XOR[16].IN0
i_rs[16] => Equal1.IN15
i_rs[17] => s_XOR[17].IN0
i_rs[17] => Equal1.IN14
i_rs[18] => s_XOR[18].IN0
i_rs[18] => Equal1.IN13
i_rs[19] => s_XOR[19].IN0
i_rs[19] => Equal1.IN12
i_rs[20] => s_XOR[20].IN0
i_rs[20] => Equal1.IN11
i_rs[21] => s_XOR[21].IN0
i_rs[21] => Equal1.IN10
i_rs[22] => s_XOR[22].IN0
i_rs[22] => Equal1.IN9
i_rs[23] => s_XOR[23].IN0
i_rs[23] => Equal1.IN8
i_rs[24] => s_XOR[24].IN0
i_rs[24] => Equal1.IN7
i_rs[25] => s_XOR[25].IN0
i_rs[25] => Equal1.IN6
i_rs[26] => s_XOR[26].IN0
i_rs[26] => Equal1.IN5
i_rs[27] => s_XOR[27].IN0
i_rs[27] => Equal1.IN4
i_rs[28] => s_XOR[28].IN0
i_rs[28] => Equal1.IN3
i_rs[29] => s_XOR[29].IN0
i_rs[29] => Equal1.IN2
i_rs[30] => s_XOR[30].IN0
i_rs[30] => Equal1.IN1
i_rs[31] => s_blez.IN1
i_rs[31] => s_XOR[31].IN0
i_rs[31] => Mux0.IN8
i_rs[31] => Mux0.IN9
i_rs[31] => s_bgez.IN1
i_rs[31] => s_bgezal.IN1
i_rs[31] => s_bgtz.IN1
i_rs[31] => Equal1.IN0
i_rt[0] => s_XOR[0].IN1
i_rt[1] => s_XOR[1].IN1
i_rt[2] => s_XOR[2].IN1
i_rt[3] => s_XOR[3].IN1
i_rt[4] => s_XOR[4].IN1
i_rt[5] => s_XOR[5].IN1
i_rt[6] => s_XOR[6].IN1
i_rt[7] => s_XOR[7].IN1
i_rt[8] => s_XOR[8].IN1
i_rt[9] => s_XOR[9].IN1
i_rt[10] => s_XOR[10].IN1
i_rt[11] => s_XOR[11].IN1
i_rt[12] => s_XOR[12].IN1
i_rt[13] => s_XOR[13].IN1
i_rt[14] => s_XOR[14].IN1
i_rt[15] => s_XOR[15].IN1
i_rt[16] => s_XOR[16].IN1
i_rt[17] => s_XOR[17].IN1
i_rt[18] => s_XOR[18].IN1
i_rt[19] => s_XOR[19].IN1
i_rt[20] => s_XOR[20].IN1
i_rt[21] => s_XOR[21].IN1
i_rt[22] => s_XOR[22].IN1
i_rt[23] => s_XOR[23].IN1
i_rt[24] => s_XOR[24].IN1
i_rt[25] => s_XOR[25].IN1
i_rt[26] => s_XOR[26].IN1
i_rt[27] => s_XOR[27].IN1
i_rt[28] => s_XOR[28].IN1
i_rt[29] => s_XOR[29].IN1
i_rt[30] => s_XOR[30].IN1
i_rt[31] => s_XOR[31].IN1
o_branch <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|extend_16t32:g_extend
i_A[0] => o_F[0].DATAIN
i_A[1] => o_F[1].DATAIN
i_A[2] => o_F[2].DATAIN
i_A[3] => o_F[3].DATAIN
i_A[4] => o_F[4].DATAIN
i_A[5] => o_F[5].DATAIN
i_A[6] => o_F[6].DATAIN
i_A[7] => o_F[7].DATAIN
i_A[8] => o_F[8].DATAIN
i_A[9] => o_F[9].DATAIN
i_A[10] => o_F[10].DATAIN
i_A[11] => o_F[11].DATAIN
i_A[12] => o_F[12].DATAIN
i_A[13] => o_F[13].DATAIN
i_A[14] => o_F[14].DATAIN
i_A[15] => Mux0.IN5
i_A[15] => Mux1.IN5
i_A[15] => Mux2.IN5
i_A[15] => Mux3.IN5
i_A[15] => Mux4.IN5
i_A[15] => Mux5.IN5
i_A[15] => Mux6.IN5
i_A[15] => Mux7.IN5
i_A[15] => Mux8.IN5
i_A[15] => Mux9.IN5
i_A[15] => Mux10.IN5
i_A[15] => Mux11.IN5
i_A[15] => Mux12.IN5
i_A[15] => Mux13.IN5
i_A[15] => Mux14.IN5
i_A[15] => Mux15.IN5
i_A[15] => o_F[15].DATAIN
i_nZero_Sign => Mux0.IN4
i_nZero_Sign => Mux1.IN4
i_nZero_Sign => Mux2.IN4
i_nZero_Sign => Mux3.IN4
i_nZero_Sign => Mux4.IN4
i_nZero_Sign => Mux5.IN4
i_nZero_Sign => Mux6.IN4
i_nZero_Sign => Mux7.IN4
i_nZero_Sign => Mux8.IN4
i_nZero_Sign => Mux9.IN4
i_nZero_Sign => Mux10.IN4
i_nZero_Sign => Mux11.IN4
i_nZero_Sign => Mux12.IN4
i_nZero_Sign => Mux13.IN4
i_nZero_Sign => Mux14.IN4
i_nZero_Sign => Mux15.IN4
o_F[0] <= i_A[0].DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= i_A[1].DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= i_A[2].DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= i_A[3].DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= i_A[4].DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= i_A[5].DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= i_A[6].DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= i_A[7].DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= i_A[8].DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= i_A[9].DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= i_A[10].DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= i_A[11].DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= i_A[12].DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= i_A[13].DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= i_A[14].DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= i_A[15].DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU
i_nAdd_Sub => adder_subber:g_add_sub.i_nAdd_Sub
i_shift_Sel[0] => shift:g_shift.i_shift_Sel[0]
i_shift_Sel[1] => shift:g_shift.i_shift_Sel[1]
i_logic_Sel[0] => logic:g_logic.i_logic_Sel[0]
i_logic_Sel[1] => logic:g_logic.i_logic_Sel[1]
i_out_Sel[0] => Mux0.IN2
i_out_Sel[0] => Mux1.IN2
i_out_Sel[0] => Mux2.IN2
i_out_Sel[0] => Mux3.IN2
i_out_Sel[0] => Mux4.IN2
i_out_Sel[0] => Mux5.IN2
i_out_Sel[0] => Mux6.IN2
i_out_Sel[0] => Mux7.IN2
i_out_Sel[0] => Mux8.IN2
i_out_Sel[0] => Mux9.IN2
i_out_Sel[0] => Mux10.IN2
i_out_Sel[0] => Mux11.IN2
i_out_Sel[0] => Mux12.IN2
i_out_Sel[0] => Mux13.IN2
i_out_Sel[0] => Mux14.IN2
i_out_Sel[0] => Mux15.IN2
i_out_Sel[0] => Mux16.IN2
i_out_Sel[0] => Mux17.IN2
i_out_Sel[0] => Mux18.IN2
i_out_Sel[0] => Mux19.IN2
i_out_Sel[0] => Mux20.IN2
i_out_Sel[0] => Mux21.IN2
i_out_Sel[0] => Mux22.IN2
i_out_Sel[0] => Mux23.IN2
i_out_Sel[0] => Mux24.IN2
i_out_Sel[0] => Mux25.IN2
i_out_Sel[0] => Mux26.IN2
i_out_Sel[0] => Mux27.IN2
i_out_Sel[0] => Mux28.IN2
i_out_Sel[0] => Mux29.IN2
i_out_Sel[0] => Mux30.IN2
i_out_Sel[0] => Mux31.IN1
i_out_Sel[1] => Mux0.IN1
i_out_Sel[1] => Mux1.IN1
i_out_Sel[1] => Mux2.IN1
i_out_Sel[1] => Mux3.IN1
i_out_Sel[1] => Mux4.IN1
i_out_Sel[1] => Mux5.IN1
i_out_Sel[1] => Mux6.IN1
i_out_Sel[1] => Mux7.IN1
i_out_Sel[1] => Mux8.IN1
i_out_Sel[1] => Mux9.IN1
i_out_Sel[1] => Mux10.IN1
i_out_Sel[1] => Mux11.IN1
i_out_Sel[1] => Mux12.IN1
i_out_Sel[1] => Mux13.IN1
i_out_Sel[1] => Mux14.IN1
i_out_Sel[1] => Mux15.IN1
i_out_Sel[1] => Mux16.IN1
i_out_Sel[1] => Mux17.IN1
i_out_Sel[1] => Mux18.IN1
i_out_Sel[1] => Mux19.IN1
i_out_Sel[1] => Mux20.IN1
i_out_Sel[1] => Mux21.IN1
i_out_Sel[1] => Mux22.IN1
i_out_Sel[1] => Mux23.IN1
i_out_Sel[1] => Mux24.IN1
i_out_Sel[1] => Mux25.IN1
i_out_Sel[1] => Mux26.IN1
i_out_Sel[1] => Mux27.IN1
i_out_Sel[1] => Mux28.IN1
i_out_Sel[1] => Mux29.IN1
i_out_Sel[1] => Mux30.IN1
i_out_Sel[1] => Mux31.IN0
i_rs[0] => adder_subber:g_add_sub.i_A[0]
i_rs[0] => logic:g_logic.i_rs[0]
i_rs[1] => adder_subber:g_add_sub.i_A[1]
i_rs[1] => logic:g_logic.i_rs[1]
i_rs[2] => adder_subber:g_add_sub.i_A[2]
i_rs[2] => logic:g_logic.i_rs[2]
i_rs[3] => adder_subber:g_add_sub.i_A[3]
i_rs[3] => logic:g_logic.i_rs[3]
i_rs[4] => adder_subber:g_add_sub.i_A[4]
i_rs[4] => logic:g_logic.i_rs[4]
i_rs[5] => adder_subber:g_add_sub.i_A[5]
i_rs[5] => logic:g_logic.i_rs[5]
i_rs[6] => adder_subber:g_add_sub.i_A[6]
i_rs[6] => logic:g_logic.i_rs[6]
i_rs[7] => adder_subber:g_add_sub.i_A[7]
i_rs[7] => logic:g_logic.i_rs[7]
i_rs[8] => adder_subber:g_add_sub.i_A[8]
i_rs[8] => logic:g_logic.i_rs[8]
i_rs[9] => adder_subber:g_add_sub.i_A[9]
i_rs[9] => logic:g_logic.i_rs[9]
i_rs[10] => adder_subber:g_add_sub.i_A[10]
i_rs[10] => logic:g_logic.i_rs[10]
i_rs[11] => adder_subber:g_add_sub.i_A[11]
i_rs[11] => logic:g_logic.i_rs[11]
i_rs[12] => adder_subber:g_add_sub.i_A[12]
i_rs[12] => logic:g_logic.i_rs[12]
i_rs[13] => adder_subber:g_add_sub.i_A[13]
i_rs[13] => logic:g_logic.i_rs[13]
i_rs[14] => adder_subber:g_add_sub.i_A[14]
i_rs[14] => logic:g_logic.i_rs[14]
i_rs[15] => adder_subber:g_add_sub.i_A[15]
i_rs[15] => logic:g_logic.i_rs[15]
i_rs[16] => adder_subber:g_add_sub.i_A[16]
i_rs[16] => logic:g_logic.i_rs[16]
i_rs[17] => adder_subber:g_add_sub.i_A[17]
i_rs[17] => logic:g_logic.i_rs[17]
i_rs[18] => adder_subber:g_add_sub.i_A[18]
i_rs[18] => logic:g_logic.i_rs[18]
i_rs[19] => adder_subber:g_add_sub.i_A[19]
i_rs[19] => logic:g_logic.i_rs[19]
i_rs[20] => adder_subber:g_add_sub.i_A[20]
i_rs[20] => logic:g_logic.i_rs[20]
i_rs[21] => adder_subber:g_add_sub.i_A[21]
i_rs[21] => logic:g_logic.i_rs[21]
i_rs[22] => adder_subber:g_add_sub.i_A[22]
i_rs[22] => logic:g_logic.i_rs[22]
i_rs[23] => adder_subber:g_add_sub.i_A[23]
i_rs[23] => logic:g_logic.i_rs[23]
i_rs[24] => adder_subber:g_add_sub.i_A[24]
i_rs[24] => logic:g_logic.i_rs[24]
i_rs[25] => adder_subber:g_add_sub.i_A[25]
i_rs[25] => logic:g_logic.i_rs[25]
i_rs[26] => adder_subber:g_add_sub.i_A[26]
i_rs[26] => logic:g_logic.i_rs[26]
i_rs[27] => adder_subber:g_add_sub.i_A[27]
i_rs[27] => logic:g_logic.i_rs[27]
i_rs[28] => adder_subber:g_add_sub.i_A[28]
i_rs[28] => logic:g_logic.i_rs[28]
i_rs[29] => adder_subber:g_add_sub.i_A[29]
i_rs[29] => logic:g_logic.i_rs[29]
i_rs[30] => adder_subber:g_add_sub.i_A[30]
i_rs[30] => logic:g_logic.i_rs[30]
i_rs[31] => adder_subber:g_add_sub.i_A[31]
i_rs[31] => logic:g_logic.i_rs[31]
i_rs[31] => ripple_adder:g_ripple_sll.i_X[0]
i_rt[0] => adder_subber:g_add_sub.i_B[0]
i_rt[0] => logic:g_logic.i_rt[0]
i_rt[0] => shift:g_shift.i_rt[0]
i_rt[1] => adder_subber:g_add_sub.i_B[1]
i_rt[1] => logic:g_logic.i_rt[1]
i_rt[1] => shift:g_shift.i_rt[1]
i_rt[2] => adder_subber:g_add_sub.i_B[2]
i_rt[2] => logic:g_logic.i_rt[2]
i_rt[2] => shift:g_shift.i_rt[2]
i_rt[3] => adder_subber:g_add_sub.i_B[3]
i_rt[3] => logic:g_logic.i_rt[3]
i_rt[3] => shift:g_shift.i_rt[3]
i_rt[4] => adder_subber:g_add_sub.i_B[4]
i_rt[4] => logic:g_logic.i_rt[4]
i_rt[4] => shift:g_shift.i_rt[4]
i_rt[5] => adder_subber:g_add_sub.i_B[5]
i_rt[5] => logic:g_logic.i_rt[5]
i_rt[5] => shift:g_shift.i_rt[5]
i_rt[6] => adder_subber:g_add_sub.i_B[6]
i_rt[6] => logic:g_logic.i_rt[6]
i_rt[6] => shift:g_shift.i_rt[6]
i_rt[7] => adder_subber:g_add_sub.i_B[7]
i_rt[7] => logic:g_logic.i_rt[7]
i_rt[7] => shift:g_shift.i_rt[7]
i_rt[8] => adder_subber:g_add_sub.i_B[8]
i_rt[8] => logic:g_logic.i_rt[8]
i_rt[8] => shift:g_shift.i_rt[8]
i_rt[9] => adder_subber:g_add_sub.i_B[9]
i_rt[9] => logic:g_logic.i_rt[9]
i_rt[9] => shift:g_shift.i_rt[9]
i_rt[10] => adder_subber:g_add_sub.i_B[10]
i_rt[10] => logic:g_logic.i_rt[10]
i_rt[10] => shift:g_shift.i_rt[10]
i_rt[11] => adder_subber:g_add_sub.i_B[11]
i_rt[11] => logic:g_logic.i_rt[11]
i_rt[11] => shift:g_shift.i_rt[11]
i_rt[12] => adder_subber:g_add_sub.i_B[12]
i_rt[12] => logic:g_logic.i_rt[12]
i_rt[12] => shift:g_shift.i_rt[12]
i_rt[13] => adder_subber:g_add_sub.i_B[13]
i_rt[13] => logic:g_logic.i_rt[13]
i_rt[13] => shift:g_shift.i_rt[13]
i_rt[14] => adder_subber:g_add_sub.i_B[14]
i_rt[14] => logic:g_logic.i_rt[14]
i_rt[14] => shift:g_shift.i_rt[14]
i_rt[15] => adder_subber:g_add_sub.i_B[15]
i_rt[15] => logic:g_logic.i_rt[15]
i_rt[15] => shift:g_shift.i_rt[15]
i_rt[16] => adder_subber:g_add_sub.i_B[16]
i_rt[16] => logic:g_logic.i_rt[16]
i_rt[16] => shift:g_shift.i_rt[16]
i_rt[17] => adder_subber:g_add_sub.i_B[17]
i_rt[17] => logic:g_logic.i_rt[17]
i_rt[17] => shift:g_shift.i_rt[17]
i_rt[18] => adder_subber:g_add_sub.i_B[18]
i_rt[18] => logic:g_logic.i_rt[18]
i_rt[18] => shift:g_shift.i_rt[18]
i_rt[19] => adder_subber:g_add_sub.i_B[19]
i_rt[19] => logic:g_logic.i_rt[19]
i_rt[19] => shift:g_shift.i_rt[19]
i_rt[20] => adder_subber:g_add_sub.i_B[20]
i_rt[20] => logic:g_logic.i_rt[20]
i_rt[20] => shift:g_shift.i_rt[20]
i_rt[21] => adder_subber:g_add_sub.i_B[21]
i_rt[21] => logic:g_logic.i_rt[21]
i_rt[21] => shift:g_shift.i_rt[21]
i_rt[22] => adder_subber:g_add_sub.i_B[22]
i_rt[22] => logic:g_logic.i_rt[22]
i_rt[22] => shift:g_shift.i_rt[22]
i_rt[23] => adder_subber:g_add_sub.i_B[23]
i_rt[23] => logic:g_logic.i_rt[23]
i_rt[23] => shift:g_shift.i_rt[23]
i_rt[24] => adder_subber:g_add_sub.i_B[24]
i_rt[24] => logic:g_logic.i_rt[24]
i_rt[24] => shift:g_shift.i_rt[24]
i_rt[25] => adder_subber:g_add_sub.i_B[25]
i_rt[25] => logic:g_logic.i_rt[25]
i_rt[25] => shift:g_shift.i_rt[25]
i_rt[26] => adder_subber:g_add_sub.i_B[26]
i_rt[26] => logic:g_logic.i_rt[26]
i_rt[26] => shift:g_shift.i_rt[26]
i_rt[27] => adder_subber:g_add_sub.i_B[27]
i_rt[27] => logic:g_logic.i_rt[27]
i_rt[27] => shift:g_shift.i_rt[27]
i_rt[28] => adder_subber:g_add_sub.i_B[28]
i_rt[28] => logic:g_logic.i_rt[28]
i_rt[28] => shift:g_shift.i_rt[28]
i_rt[29] => adder_subber:g_add_sub.i_B[29]
i_rt[29] => logic:g_logic.i_rt[29]
i_rt[29] => shift:g_shift.i_rt[29]
i_rt[30] => adder_subber:g_add_sub.i_B[30]
i_rt[30] => logic:g_logic.i_rt[30]
i_rt[30] => shift:g_shift.i_rt[30]
i_rt[31] => adder_subber:g_add_sub.i_B[31]
i_rt[31] => logic:g_logic.i_rt[31]
i_rt[31] => shift:g_shift.i_rt[31]
i_rt[31] => ripple_adder:g_ripple_sll.i_Y[0]
i_shamt[0] => shift:g_shift.i_shamt[0]
i_shamt[1] => shift:g_shift.i_shamt[1]
i_shamt[2] => shift:g_shift.i_shamt[2]
i_shamt[3] => shift:g_shift.i_shamt[3]
i_shamt[4] => shift:g_shift.i_shamt[4]
o_overflow <= adder_subber:g_add_sub.o_overflow
o_rd[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_rd[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_rd[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_rd[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_rd[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_rd[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_rd[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_rd[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_rd[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_rd[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_rd[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_rd[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_rd[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_rd[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_rd[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_rd[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_rd[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_rd[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_rd[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_rd[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_rd[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_rd[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_rd[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_rd[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_rd[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_rd[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_rd[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_rd[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_rd[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_rd[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_rd[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_rd[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub
i_A[0] => ripple_adder:g_ripple_adder.i_X[0]
i_A[1] => ripple_adder:g_ripple_adder.i_X[1]
i_A[2] => ripple_adder:g_ripple_adder.i_X[2]
i_A[3] => ripple_adder:g_ripple_adder.i_X[3]
i_A[4] => ripple_adder:g_ripple_adder.i_X[4]
i_A[5] => ripple_adder:g_ripple_adder.i_X[5]
i_A[6] => ripple_adder:g_ripple_adder.i_X[6]
i_A[7] => ripple_adder:g_ripple_adder.i_X[7]
i_A[8] => ripple_adder:g_ripple_adder.i_X[8]
i_A[9] => ripple_adder:g_ripple_adder.i_X[9]
i_A[10] => ripple_adder:g_ripple_adder.i_X[10]
i_A[11] => ripple_adder:g_ripple_adder.i_X[11]
i_A[12] => ripple_adder:g_ripple_adder.i_X[12]
i_A[13] => ripple_adder:g_ripple_adder.i_X[13]
i_A[14] => ripple_adder:g_ripple_adder.i_X[14]
i_A[15] => ripple_adder:g_ripple_adder.i_X[15]
i_A[16] => ripple_adder:g_ripple_adder.i_X[16]
i_A[17] => ripple_adder:g_ripple_adder.i_X[17]
i_A[18] => ripple_adder:g_ripple_adder.i_X[18]
i_A[19] => ripple_adder:g_ripple_adder.i_X[19]
i_A[20] => ripple_adder:g_ripple_adder.i_X[20]
i_A[21] => ripple_adder:g_ripple_adder.i_X[21]
i_A[22] => ripple_adder:g_ripple_adder.i_X[22]
i_A[23] => ripple_adder:g_ripple_adder.i_X[23]
i_A[24] => ripple_adder:g_ripple_adder.i_X[24]
i_A[25] => ripple_adder:g_ripple_adder.i_X[25]
i_A[26] => ripple_adder:g_ripple_adder.i_X[26]
i_A[27] => ripple_adder:g_ripple_adder.i_X[27]
i_A[28] => ripple_adder:g_ripple_adder.i_X[28]
i_A[29] => ripple_adder:g_ripple_adder.i_X[29]
i_A[30] => ripple_adder:g_ripple_adder.i_X[30]
i_A[31] => ripple_adder:g_ripple_adder.i_X[31]
i_B[0] => ones_comp:g_ones_comp.i_A[0]
i_B[0] => mux2t1_N:g_mux2t1_N.i_D0[0]
i_B[1] => ones_comp:g_ones_comp.i_A[1]
i_B[1] => mux2t1_N:g_mux2t1_N.i_D0[1]
i_B[2] => ones_comp:g_ones_comp.i_A[2]
i_B[2] => mux2t1_N:g_mux2t1_N.i_D0[2]
i_B[3] => ones_comp:g_ones_comp.i_A[3]
i_B[3] => mux2t1_N:g_mux2t1_N.i_D0[3]
i_B[4] => ones_comp:g_ones_comp.i_A[4]
i_B[4] => mux2t1_N:g_mux2t1_N.i_D0[4]
i_B[5] => ones_comp:g_ones_comp.i_A[5]
i_B[5] => mux2t1_N:g_mux2t1_N.i_D0[5]
i_B[6] => ones_comp:g_ones_comp.i_A[6]
i_B[6] => mux2t1_N:g_mux2t1_N.i_D0[6]
i_B[7] => ones_comp:g_ones_comp.i_A[7]
i_B[7] => mux2t1_N:g_mux2t1_N.i_D0[7]
i_B[8] => ones_comp:g_ones_comp.i_A[8]
i_B[8] => mux2t1_N:g_mux2t1_N.i_D0[8]
i_B[9] => ones_comp:g_ones_comp.i_A[9]
i_B[9] => mux2t1_N:g_mux2t1_N.i_D0[9]
i_B[10] => ones_comp:g_ones_comp.i_A[10]
i_B[10] => mux2t1_N:g_mux2t1_N.i_D0[10]
i_B[11] => ones_comp:g_ones_comp.i_A[11]
i_B[11] => mux2t1_N:g_mux2t1_N.i_D0[11]
i_B[12] => ones_comp:g_ones_comp.i_A[12]
i_B[12] => mux2t1_N:g_mux2t1_N.i_D0[12]
i_B[13] => ones_comp:g_ones_comp.i_A[13]
i_B[13] => mux2t1_N:g_mux2t1_N.i_D0[13]
i_B[14] => ones_comp:g_ones_comp.i_A[14]
i_B[14] => mux2t1_N:g_mux2t1_N.i_D0[14]
i_B[15] => ones_comp:g_ones_comp.i_A[15]
i_B[15] => mux2t1_N:g_mux2t1_N.i_D0[15]
i_B[16] => ones_comp:g_ones_comp.i_A[16]
i_B[16] => mux2t1_N:g_mux2t1_N.i_D0[16]
i_B[17] => ones_comp:g_ones_comp.i_A[17]
i_B[17] => mux2t1_N:g_mux2t1_N.i_D0[17]
i_B[18] => ones_comp:g_ones_comp.i_A[18]
i_B[18] => mux2t1_N:g_mux2t1_N.i_D0[18]
i_B[19] => ones_comp:g_ones_comp.i_A[19]
i_B[19] => mux2t1_N:g_mux2t1_N.i_D0[19]
i_B[20] => ones_comp:g_ones_comp.i_A[20]
i_B[20] => mux2t1_N:g_mux2t1_N.i_D0[20]
i_B[21] => ones_comp:g_ones_comp.i_A[21]
i_B[21] => mux2t1_N:g_mux2t1_N.i_D0[21]
i_B[22] => ones_comp:g_ones_comp.i_A[22]
i_B[22] => mux2t1_N:g_mux2t1_N.i_D0[22]
i_B[23] => ones_comp:g_ones_comp.i_A[23]
i_B[23] => mux2t1_N:g_mux2t1_N.i_D0[23]
i_B[24] => ones_comp:g_ones_comp.i_A[24]
i_B[24] => mux2t1_N:g_mux2t1_N.i_D0[24]
i_B[25] => ones_comp:g_ones_comp.i_A[25]
i_B[25] => mux2t1_N:g_mux2t1_N.i_D0[25]
i_B[26] => ones_comp:g_ones_comp.i_A[26]
i_B[26] => mux2t1_N:g_mux2t1_N.i_D0[26]
i_B[27] => ones_comp:g_ones_comp.i_A[27]
i_B[27] => mux2t1_N:g_mux2t1_N.i_D0[27]
i_B[28] => ones_comp:g_ones_comp.i_A[28]
i_B[28] => mux2t1_N:g_mux2t1_N.i_D0[28]
i_B[29] => ones_comp:g_ones_comp.i_A[29]
i_B[29] => mux2t1_N:g_mux2t1_N.i_D0[29]
i_B[30] => ones_comp:g_ones_comp.i_A[30]
i_B[30] => mux2t1_N:g_mux2t1_N.i_D0[30]
i_B[31] => ones_comp:g_ones_comp.i_A[31]
i_B[31] => mux2t1_N:g_mux2t1_N.i_D0[31]
i_nAdd_Sub => mux2t1_N:g_mux2t1_N.i_S
i_nAdd_Sub => ripple_adder:g_ripple_adder.i_Cin
o_S[0] <= ripple_adder:g_ripple_adder.o_S[0]
o_S[1] <= ripple_adder:g_ripple_adder.o_S[1]
o_S[2] <= ripple_adder:g_ripple_adder.o_S[2]
o_S[3] <= ripple_adder:g_ripple_adder.o_S[3]
o_S[4] <= ripple_adder:g_ripple_adder.o_S[4]
o_S[5] <= ripple_adder:g_ripple_adder.o_S[5]
o_S[6] <= ripple_adder:g_ripple_adder.o_S[6]
o_S[7] <= ripple_adder:g_ripple_adder.o_S[7]
o_S[8] <= ripple_adder:g_ripple_adder.o_S[8]
o_S[9] <= ripple_adder:g_ripple_adder.o_S[9]
o_S[10] <= ripple_adder:g_ripple_adder.o_S[10]
o_S[11] <= ripple_adder:g_ripple_adder.o_S[11]
o_S[12] <= ripple_adder:g_ripple_adder.o_S[12]
o_S[13] <= ripple_adder:g_ripple_adder.o_S[13]
o_S[14] <= ripple_adder:g_ripple_adder.o_S[14]
o_S[15] <= ripple_adder:g_ripple_adder.o_S[15]
o_S[16] <= ripple_adder:g_ripple_adder.o_S[16]
o_S[17] <= ripple_adder:g_ripple_adder.o_S[17]
o_S[18] <= ripple_adder:g_ripple_adder.o_S[18]
o_S[19] <= ripple_adder:g_ripple_adder.o_S[19]
o_S[20] <= ripple_adder:g_ripple_adder.o_S[20]
o_S[21] <= ripple_adder:g_ripple_adder.o_S[21]
o_S[22] <= ripple_adder:g_ripple_adder.o_S[22]
o_S[23] <= ripple_adder:g_ripple_adder.o_S[23]
o_S[24] <= ripple_adder:g_ripple_adder.o_S[24]
o_S[25] <= ripple_adder:g_ripple_adder.o_S[25]
o_S[26] <= ripple_adder:g_ripple_adder.o_S[26]
o_S[27] <= ripple_adder:g_ripple_adder.o_S[27]
o_S[28] <= ripple_adder:g_ripple_adder.o_S[28]
o_S[29] <= ripple_adder:g_ripple_adder.o_S[29]
o_S[30] <= ripple_adder:g_ripple_adder.o_S[30]
o_S[31] <= ripple_adder:g_ripple_adder.o_S[31]
o_overflow <= ripple_adder:g_ripple_adder.o_overflow
o_Cout <= ripple_adder:g_ripple_adder.o_Cout


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp
i_A[0] => invg:G_NBit_ones_comp:0:INVI.i_A
i_A[1] => invg:G_NBit_ones_comp:1:INVI.i_A
i_A[2] => invg:G_NBit_ones_comp:2:INVI.i_A
i_A[3] => invg:G_NBit_ones_comp:3:INVI.i_A
i_A[4] => invg:G_NBit_ones_comp:4:INVI.i_A
i_A[5] => invg:G_NBit_ones_comp:5:INVI.i_A
i_A[6] => invg:G_NBit_ones_comp:6:INVI.i_A
i_A[7] => invg:G_NBit_ones_comp:7:INVI.i_A
i_A[8] => invg:G_NBit_ones_comp:8:INVI.i_A
i_A[9] => invg:G_NBit_ones_comp:9:INVI.i_A
i_A[10] => invg:G_NBit_ones_comp:10:INVI.i_A
i_A[11] => invg:G_NBit_ones_comp:11:INVI.i_A
i_A[12] => invg:G_NBit_ones_comp:12:INVI.i_A
i_A[13] => invg:G_NBit_ones_comp:13:INVI.i_A
i_A[14] => invg:G_NBit_ones_comp:14:INVI.i_A
i_A[15] => invg:G_NBit_ones_comp:15:INVI.i_A
i_A[16] => invg:G_NBit_ones_comp:16:INVI.i_A
i_A[17] => invg:G_NBit_ones_comp:17:INVI.i_A
i_A[18] => invg:G_NBit_ones_comp:18:INVI.i_A
i_A[19] => invg:G_NBit_ones_comp:19:INVI.i_A
i_A[20] => invg:G_NBit_ones_comp:20:INVI.i_A
i_A[21] => invg:G_NBit_ones_comp:21:INVI.i_A
i_A[22] => invg:G_NBit_ones_comp:22:INVI.i_A
i_A[23] => invg:G_NBit_ones_comp:23:INVI.i_A
i_A[24] => invg:G_NBit_ones_comp:24:INVI.i_A
i_A[25] => invg:G_NBit_ones_comp:25:INVI.i_A
i_A[26] => invg:G_NBit_ones_comp:26:INVI.i_A
i_A[27] => invg:G_NBit_ones_comp:27:INVI.i_A
i_A[28] => invg:G_NBit_ones_comp:28:INVI.i_A
i_A[29] => invg:G_NBit_ones_comp:29:INVI.i_A
i_A[30] => invg:G_NBit_ones_comp:30:INVI.i_A
i_A[31] => invg:G_NBit_ones_comp:31:INVI.i_A
o_F[0] <= invg:G_NBit_ones_comp:0:INVI.o_F
o_F[1] <= invg:G_NBit_ones_comp:1:INVI.o_F
o_F[2] <= invg:G_NBit_ones_comp:2:INVI.o_F
o_F[3] <= invg:G_NBit_ones_comp:3:INVI.o_F
o_F[4] <= invg:G_NBit_ones_comp:4:INVI.o_F
o_F[5] <= invg:G_NBit_ones_comp:5:INVI.o_F
o_F[6] <= invg:G_NBit_ones_comp:6:INVI.o_F
o_F[7] <= invg:G_NBit_ones_comp:7:INVI.o_F
o_F[8] <= invg:G_NBit_ones_comp:8:INVI.o_F
o_F[9] <= invg:G_NBit_ones_comp:9:INVI.o_F
o_F[10] <= invg:G_NBit_ones_comp:10:INVI.o_F
o_F[11] <= invg:G_NBit_ones_comp:11:INVI.o_F
o_F[12] <= invg:G_NBit_ones_comp:12:INVI.o_F
o_F[13] <= invg:G_NBit_ones_comp:13:INVI.o_F
o_F[14] <= invg:G_NBit_ones_comp:14:INVI.o_F
o_F[15] <= invg:G_NBit_ones_comp:15:INVI.o_F
o_F[16] <= invg:G_NBit_ones_comp:16:INVI.o_F
o_F[17] <= invg:G_NBit_ones_comp:17:INVI.o_F
o_F[18] <= invg:G_NBit_ones_comp:18:INVI.o_F
o_F[19] <= invg:G_NBit_ones_comp:19:INVI.o_F
o_F[20] <= invg:G_NBit_ones_comp:20:INVI.o_F
o_F[21] <= invg:G_NBit_ones_comp:21:INVI.o_F
o_F[22] <= invg:G_NBit_ones_comp:22:INVI.o_F
o_F[23] <= invg:G_NBit_ones_comp:23:INVI.o_F
o_F[24] <= invg:G_NBit_ones_comp:24:INVI.o_F
o_F[25] <= invg:G_NBit_ones_comp:25:INVI.o_F
o_F[26] <= invg:G_NBit_ones_comp:26:INVI.o_F
o_F[27] <= invg:G_NBit_ones_comp:27:INVI.o_F
o_F[28] <= invg:G_NBit_ones_comp:28:INVI.o_F
o_F[29] <= invg:G_NBit_ones_comp:29:INVI.o_F
o_F[30] <= invg:G_NBit_ones_comp:30:INVI.o_F
o_F[31] <= invg:G_NBit_ones_comp:31:INVI.o_F


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:0:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:1:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:2:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:3:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:4:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:5:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:6:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:7:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:8:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:9:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:10:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:11:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:12:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:13:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:14:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:15:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:16:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:17:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:18:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:19:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:20:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:21:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:22:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:23:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:24:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:25:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:26:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:27:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:28:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:29:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:30:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:31:INVI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|mux2t1_N:g_mux2t1_N
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder
i_X[0] => full_adder:G_NBit_ADDER:0:ADDERI.i_X
i_X[1] => full_adder:G_NBit_ADDER:1:ADDERI.i_X
i_X[2] => full_adder:G_NBit_ADDER:2:ADDERI.i_X
i_X[3] => full_adder:G_NBit_ADDER:3:ADDERI.i_X
i_X[4] => full_adder:G_NBit_ADDER:4:ADDERI.i_X
i_X[5] => full_adder:G_NBit_ADDER:5:ADDERI.i_X
i_X[6] => full_adder:G_NBit_ADDER:6:ADDERI.i_X
i_X[7] => full_adder:G_NBit_ADDER:7:ADDERI.i_X
i_X[8] => full_adder:G_NBit_ADDER:8:ADDERI.i_X
i_X[9] => full_adder:G_NBit_ADDER:9:ADDERI.i_X
i_X[10] => full_adder:G_NBit_ADDER:10:ADDERI.i_X
i_X[11] => full_adder:G_NBit_ADDER:11:ADDERI.i_X
i_X[12] => full_adder:G_NBit_ADDER:12:ADDERI.i_X
i_X[13] => full_adder:G_NBit_ADDER:13:ADDERI.i_X
i_X[14] => full_adder:G_NBit_ADDER:14:ADDERI.i_X
i_X[15] => full_adder:G_NBit_ADDER:15:ADDERI.i_X
i_X[16] => full_adder:G_NBit_ADDER:16:ADDERI.i_X
i_X[17] => full_adder:G_NBit_ADDER:17:ADDERI.i_X
i_X[18] => full_adder:G_NBit_ADDER:18:ADDERI.i_X
i_X[19] => full_adder:G_NBit_ADDER:19:ADDERI.i_X
i_X[20] => full_adder:G_NBit_ADDER:20:ADDERI.i_X
i_X[21] => full_adder:G_NBit_ADDER:21:ADDERI.i_X
i_X[22] => full_adder:G_NBit_ADDER:22:ADDERI.i_X
i_X[23] => full_adder:G_NBit_ADDER:23:ADDERI.i_X
i_X[24] => full_adder:G_NBit_ADDER:24:ADDERI.i_X
i_X[25] => full_adder:G_NBit_ADDER:25:ADDERI.i_X
i_X[26] => full_adder:G_NBit_ADDER:26:ADDERI.i_X
i_X[27] => full_adder:G_NBit_ADDER:27:ADDERI.i_X
i_X[28] => full_adder:G_NBit_ADDER:28:ADDERI.i_X
i_X[29] => full_adder:G_NBit_ADDER:29:ADDERI.i_X
i_X[30] => full_adder:G_NBit_ADDER:30:ADDERI.i_X
i_X[31] => full_adder:G_NBit_ADDER:31:ADDERI.i_X
i_Y[0] => full_adder:G_NBit_ADDER:0:ADDERI.i_Y
i_Y[1] => full_adder:G_NBit_ADDER:1:ADDERI.i_Y
i_Y[2] => full_adder:G_NBit_ADDER:2:ADDERI.i_Y
i_Y[3] => full_adder:G_NBit_ADDER:3:ADDERI.i_Y
i_Y[4] => full_adder:G_NBit_ADDER:4:ADDERI.i_Y
i_Y[5] => full_adder:G_NBit_ADDER:5:ADDERI.i_Y
i_Y[6] => full_adder:G_NBit_ADDER:6:ADDERI.i_Y
i_Y[7] => full_adder:G_NBit_ADDER:7:ADDERI.i_Y
i_Y[8] => full_adder:G_NBit_ADDER:8:ADDERI.i_Y
i_Y[9] => full_adder:G_NBit_ADDER:9:ADDERI.i_Y
i_Y[10] => full_adder:G_NBit_ADDER:10:ADDERI.i_Y
i_Y[11] => full_adder:G_NBit_ADDER:11:ADDERI.i_Y
i_Y[12] => full_adder:G_NBit_ADDER:12:ADDERI.i_Y
i_Y[13] => full_adder:G_NBit_ADDER:13:ADDERI.i_Y
i_Y[14] => full_adder:G_NBit_ADDER:14:ADDERI.i_Y
i_Y[15] => full_adder:G_NBit_ADDER:15:ADDERI.i_Y
i_Y[16] => full_adder:G_NBit_ADDER:16:ADDERI.i_Y
i_Y[17] => full_adder:G_NBit_ADDER:17:ADDERI.i_Y
i_Y[18] => full_adder:G_NBit_ADDER:18:ADDERI.i_Y
i_Y[19] => full_adder:G_NBit_ADDER:19:ADDERI.i_Y
i_Y[20] => full_adder:G_NBit_ADDER:20:ADDERI.i_Y
i_Y[21] => full_adder:G_NBit_ADDER:21:ADDERI.i_Y
i_Y[22] => full_adder:G_NBit_ADDER:22:ADDERI.i_Y
i_Y[23] => full_adder:G_NBit_ADDER:23:ADDERI.i_Y
i_Y[24] => full_adder:G_NBit_ADDER:24:ADDERI.i_Y
i_Y[25] => full_adder:G_NBit_ADDER:25:ADDERI.i_Y
i_Y[26] => full_adder:G_NBit_ADDER:26:ADDERI.i_Y
i_Y[27] => full_adder:G_NBit_ADDER:27:ADDERI.i_Y
i_Y[28] => full_adder:G_NBit_ADDER:28:ADDERI.i_Y
i_Y[29] => full_adder:G_NBit_ADDER:29:ADDERI.i_Y
i_Y[30] => full_adder:G_NBit_ADDER:30:ADDERI.i_Y
i_Y[31] => full_adder:G_NBit_ADDER:31:ADDERI.i_Y
i_Cin => full_adder:G_NBit_ADDER:0:ADDERI.i_Cin
o_S[0] <= full_adder:G_NBit_ADDER:0:ADDERI.o_S
o_S[1] <= full_adder:G_NBit_ADDER:1:ADDERI.o_S
o_S[2] <= full_adder:G_NBit_ADDER:2:ADDERI.o_S
o_S[3] <= full_adder:G_NBit_ADDER:3:ADDERI.o_S
o_S[4] <= full_adder:G_NBit_ADDER:4:ADDERI.o_S
o_S[5] <= full_adder:G_NBit_ADDER:5:ADDERI.o_S
o_S[6] <= full_adder:G_NBit_ADDER:6:ADDERI.o_S
o_S[7] <= full_adder:G_NBit_ADDER:7:ADDERI.o_S
o_S[8] <= full_adder:G_NBit_ADDER:8:ADDERI.o_S
o_S[9] <= full_adder:G_NBit_ADDER:9:ADDERI.o_S
o_S[10] <= full_adder:G_NBit_ADDER:10:ADDERI.o_S
o_S[11] <= full_adder:G_NBit_ADDER:11:ADDERI.o_S
o_S[12] <= full_adder:G_NBit_ADDER:12:ADDERI.o_S
o_S[13] <= full_adder:G_NBit_ADDER:13:ADDERI.o_S
o_S[14] <= full_adder:G_NBit_ADDER:14:ADDERI.o_S
o_S[15] <= full_adder:G_NBit_ADDER:15:ADDERI.o_S
o_S[16] <= full_adder:G_NBit_ADDER:16:ADDERI.o_S
o_S[17] <= full_adder:G_NBit_ADDER:17:ADDERI.o_S
o_S[18] <= full_adder:G_NBit_ADDER:18:ADDERI.o_S
o_S[19] <= full_adder:G_NBit_ADDER:19:ADDERI.o_S
o_S[20] <= full_adder:G_NBit_ADDER:20:ADDERI.o_S
o_S[21] <= full_adder:G_NBit_ADDER:21:ADDERI.o_S
o_S[22] <= full_adder:G_NBit_ADDER:22:ADDERI.o_S
o_S[23] <= full_adder:G_NBit_ADDER:23:ADDERI.o_S
o_S[24] <= full_adder:G_NBit_ADDER:24:ADDERI.o_S
o_S[25] <= full_adder:G_NBit_ADDER:25:ADDERI.o_S
o_S[26] <= full_adder:G_NBit_ADDER:26:ADDERI.o_S
o_S[27] <= full_adder:G_NBit_ADDER:27:ADDERI.o_S
o_S[28] <= full_adder:G_NBit_ADDER:28:ADDERI.o_S
o_S[29] <= full_adder:G_NBit_ADDER:29:ADDERI.o_S
o_S[30] <= full_adder:G_NBit_ADDER:30:ADDERI.o_S
o_S[31] <= full_adder:G_NBit_ADDER:31:ADDERI.o_S
o_overflow <= o_overflow.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= full_adder:G_NBit_ADDER:31:ADDERI.o_Cout


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:0:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:1:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:2:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:3:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:4:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:5:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:6:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:7:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:8:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:9:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:10:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:11:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:12:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:13:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:14:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:15:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:16:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:17:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:18:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:19:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:20:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:21:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:22:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:23:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:24:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:25:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:26:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:27:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:28:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:29:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:30:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:31:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic
i_logic_Sel[0] => mux2t1_N:g_andNor_mux2t1_N.i_S
i_logic_Sel[0] => mux2t1_N:g_xorOr_mux2t1_N.i_S
i_logic_Sel[1] => mux2t1_N:g_total_mux2t1_N.i_S
i_rs[0] => s_and[0].IN0
i_rs[0] => s_nor[0].IN0
i_rs[0] => s_xor[0].IN0
i_rs[0] => s_or[0].IN0
i_rs[1] => s_and[1].IN0
i_rs[1] => s_nor[1].IN0
i_rs[1] => s_xor[1].IN0
i_rs[1] => s_or[1].IN0
i_rs[2] => s_and[2].IN0
i_rs[2] => s_nor[2].IN0
i_rs[2] => s_xor[2].IN0
i_rs[2] => s_or[2].IN0
i_rs[3] => s_and[3].IN0
i_rs[3] => s_nor[3].IN0
i_rs[3] => s_xor[3].IN0
i_rs[3] => s_or[3].IN0
i_rs[4] => s_and[4].IN0
i_rs[4] => s_nor[4].IN0
i_rs[4] => s_xor[4].IN0
i_rs[4] => s_or[4].IN0
i_rs[5] => s_and[5].IN0
i_rs[5] => s_nor[5].IN0
i_rs[5] => s_xor[5].IN0
i_rs[5] => s_or[5].IN0
i_rs[6] => s_and[6].IN0
i_rs[6] => s_nor[6].IN0
i_rs[6] => s_xor[6].IN0
i_rs[6] => s_or[6].IN0
i_rs[7] => s_and[7].IN0
i_rs[7] => s_nor[7].IN0
i_rs[7] => s_xor[7].IN0
i_rs[7] => s_or[7].IN0
i_rs[8] => s_and[8].IN0
i_rs[8] => s_nor[8].IN0
i_rs[8] => s_xor[8].IN0
i_rs[8] => s_or[8].IN0
i_rs[9] => s_and[9].IN0
i_rs[9] => s_nor[9].IN0
i_rs[9] => s_xor[9].IN0
i_rs[9] => s_or[9].IN0
i_rs[10] => s_and[10].IN0
i_rs[10] => s_nor[10].IN0
i_rs[10] => s_xor[10].IN0
i_rs[10] => s_or[10].IN0
i_rs[11] => s_and[11].IN0
i_rs[11] => s_nor[11].IN0
i_rs[11] => s_xor[11].IN0
i_rs[11] => s_or[11].IN0
i_rs[12] => s_and[12].IN0
i_rs[12] => s_nor[12].IN0
i_rs[12] => s_xor[12].IN0
i_rs[12] => s_or[12].IN0
i_rs[13] => s_and[13].IN0
i_rs[13] => s_nor[13].IN0
i_rs[13] => s_xor[13].IN0
i_rs[13] => s_or[13].IN0
i_rs[14] => s_and[14].IN0
i_rs[14] => s_nor[14].IN0
i_rs[14] => s_xor[14].IN0
i_rs[14] => s_or[14].IN0
i_rs[15] => s_and[15].IN0
i_rs[15] => s_nor[15].IN0
i_rs[15] => s_xor[15].IN0
i_rs[15] => s_or[15].IN0
i_rs[16] => s_and[16].IN0
i_rs[16] => s_nor[16].IN0
i_rs[16] => s_xor[16].IN0
i_rs[16] => s_or[16].IN0
i_rs[17] => s_and[17].IN0
i_rs[17] => s_nor[17].IN0
i_rs[17] => s_xor[17].IN0
i_rs[17] => s_or[17].IN0
i_rs[18] => s_and[18].IN0
i_rs[18] => s_nor[18].IN0
i_rs[18] => s_xor[18].IN0
i_rs[18] => s_or[18].IN0
i_rs[19] => s_and[19].IN0
i_rs[19] => s_nor[19].IN0
i_rs[19] => s_xor[19].IN0
i_rs[19] => s_or[19].IN0
i_rs[20] => s_and[20].IN0
i_rs[20] => s_nor[20].IN0
i_rs[20] => s_xor[20].IN0
i_rs[20] => s_or[20].IN0
i_rs[21] => s_and[21].IN0
i_rs[21] => s_nor[21].IN0
i_rs[21] => s_xor[21].IN0
i_rs[21] => s_or[21].IN0
i_rs[22] => s_and[22].IN0
i_rs[22] => s_nor[22].IN0
i_rs[22] => s_xor[22].IN0
i_rs[22] => s_or[22].IN0
i_rs[23] => s_and[23].IN0
i_rs[23] => s_nor[23].IN0
i_rs[23] => s_xor[23].IN0
i_rs[23] => s_or[23].IN0
i_rs[24] => s_and[24].IN0
i_rs[24] => s_nor[24].IN0
i_rs[24] => s_xor[24].IN0
i_rs[24] => s_or[24].IN0
i_rs[25] => s_and[25].IN0
i_rs[25] => s_nor[25].IN0
i_rs[25] => s_xor[25].IN0
i_rs[25] => s_or[25].IN0
i_rs[26] => s_and[26].IN0
i_rs[26] => s_nor[26].IN0
i_rs[26] => s_xor[26].IN0
i_rs[26] => s_or[26].IN0
i_rs[27] => s_and[27].IN0
i_rs[27] => s_nor[27].IN0
i_rs[27] => s_xor[27].IN0
i_rs[27] => s_or[27].IN0
i_rs[28] => s_and[28].IN0
i_rs[28] => s_nor[28].IN0
i_rs[28] => s_xor[28].IN0
i_rs[28] => s_or[28].IN0
i_rs[29] => s_and[29].IN0
i_rs[29] => s_nor[29].IN0
i_rs[29] => s_xor[29].IN0
i_rs[29] => s_or[29].IN0
i_rs[30] => s_and[30].IN0
i_rs[30] => s_nor[30].IN0
i_rs[30] => s_xor[30].IN0
i_rs[30] => s_or[30].IN0
i_rs[31] => s_and[31].IN0
i_rs[31] => s_nor[31].IN0
i_rs[31] => s_xor[31].IN0
i_rs[31] => s_or[31].IN0
i_rt[0] => s_and[0].IN1
i_rt[0] => s_nor[0].IN1
i_rt[0] => s_xor[0].IN1
i_rt[0] => s_or[0].IN1
i_rt[1] => s_and[1].IN1
i_rt[1] => s_nor[1].IN1
i_rt[1] => s_xor[1].IN1
i_rt[1] => s_or[1].IN1
i_rt[2] => s_and[2].IN1
i_rt[2] => s_nor[2].IN1
i_rt[2] => s_xor[2].IN1
i_rt[2] => s_or[2].IN1
i_rt[3] => s_and[3].IN1
i_rt[3] => s_nor[3].IN1
i_rt[3] => s_xor[3].IN1
i_rt[3] => s_or[3].IN1
i_rt[4] => s_and[4].IN1
i_rt[4] => s_nor[4].IN1
i_rt[4] => s_xor[4].IN1
i_rt[4] => s_or[4].IN1
i_rt[5] => s_and[5].IN1
i_rt[5] => s_nor[5].IN1
i_rt[5] => s_xor[5].IN1
i_rt[5] => s_or[5].IN1
i_rt[6] => s_and[6].IN1
i_rt[6] => s_nor[6].IN1
i_rt[6] => s_xor[6].IN1
i_rt[6] => s_or[6].IN1
i_rt[7] => s_and[7].IN1
i_rt[7] => s_nor[7].IN1
i_rt[7] => s_xor[7].IN1
i_rt[7] => s_or[7].IN1
i_rt[8] => s_and[8].IN1
i_rt[8] => s_nor[8].IN1
i_rt[8] => s_xor[8].IN1
i_rt[8] => s_or[8].IN1
i_rt[9] => s_and[9].IN1
i_rt[9] => s_nor[9].IN1
i_rt[9] => s_xor[9].IN1
i_rt[9] => s_or[9].IN1
i_rt[10] => s_and[10].IN1
i_rt[10] => s_nor[10].IN1
i_rt[10] => s_xor[10].IN1
i_rt[10] => s_or[10].IN1
i_rt[11] => s_and[11].IN1
i_rt[11] => s_nor[11].IN1
i_rt[11] => s_xor[11].IN1
i_rt[11] => s_or[11].IN1
i_rt[12] => s_and[12].IN1
i_rt[12] => s_nor[12].IN1
i_rt[12] => s_xor[12].IN1
i_rt[12] => s_or[12].IN1
i_rt[13] => s_and[13].IN1
i_rt[13] => s_nor[13].IN1
i_rt[13] => s_xor[13].IN1
i_rt[13] => s_or[13].IN1
i_rt[14] => s_and[14].IN1
i_rt[14] => s_nor[14].IN1
i_rt[14] => s_xor[14].IN1
i_rt[14] => s_or[14].IN1
i_rt[15] => s_and[15].IN1
i_rt[15] => s_nor[15].IN1
i_rt[15] => s_xor[15].IN1
i_rt[15] => s_or[15].IN1
i_rt[16] => s_and[16].IN1
i_rt[16] => s_nor[16].IN1
i_rt[16] => s_xor[16].IN1
i_rt[16] => s_or[16].IN1
i_rt[17] => s_and[17].IN1
i_rt[17] => s_nor[17].IN1
i_rt[17] => s_xor[17].IN1
i_rt[17] => s_or[17].IN1
i_rt[18] => s_and[18].IN1
i_rt[18] => s_nor[18].IN1
i_rt[18] => s_xor[18].IN1
i_rt[18] => s_or[18].IN1
i_rt[19] => s_and[19].IN1
i_rt[19] => s_nor[19].IN1
i_rt[19] => s_xor[19].IN1
i_rt[19] => s_or[19].IN1
i_rt[20] => s_and[20].IN1
i_rt[20] => s_nor[20].IN1
i_rt[20] => s_xor[20].IN1
i_rt[20] => s_or[20].IN1
i_rt[21] => s_and[21].IN1
i_rt[21] => s_nor[21].IN1
i_rt[21] => s_xor[21].IN1
i_rt[21] => s_or[21].IN1
i_rt[22] => s_and[22].IN1
i_rt[22] => s_nor[22].IN1
i_rt[22] => s_xor[22].IN1
i_rt[22] => s_or[22].IN1
i_rt[23] => s_and[23].IN1
i_rt[23] => s_nor[23].IN1
i_rt[23] => s_xor[23].IN1
i_rt[23] => s_or[23].IN1
i_rt[24] => s_and[24].IN1
i_rt[24] => s_nor[24].IN1
i_rt[24] => s_xor[24].IN1
i_rt[24] => s_or[24].IN1
i_rt[25] => s_and[25].IN1
i_rt[25] => s_nor[25].IN1
i_rt[25] => s_xor[25].IN1
i_rt[25] => s_or[25].IN1
i_rt[26] => s_and[26].IN1
i_rt[26] => s_nor[26].IN1
i_rt[26] => s_xor[26].IN1
i_rt[26] => s_or[26].IN1
i_rt[27] => s_and[27].IN1
i_rt[27] => s_nor[27].IN1
i_rt[27] => s_xor[27].IN1
i_rt[27] => s_or[27].IN1
i_rt[28] => s_and[28].IN1
i_rt[28] => s_nor[28].IN1
i_rt[28] => s_xor[28].IN1
i_rt[28] => s_or[28].IN1
i_rt[29] => s_and[29].IN1
i_rt[29] => s_nor[29].IN1
i_rt[29] => s_xor[29].IN1
i_rt[29] => s_or[29].IN1
i_rt[30] => s_and[30].IN1
i_rt[30] => s_nor[30].IN1
i_rt[30] => s_xor[30].IN1
i_rt[30] => s_or[30].IN1
i_rt[31] => s_and[31].IN1
i_rt[31] => s_nor[31].IN1
i_rt[31] => s_xor[31].IN1
i_rt[31] => s_or[31].IN1
o_result[0] <= mux2t1_N:g_total_mux2t1_N.o_O[0]
o_result[1] <= mux2t1_N:g_total_mux2t1_N.o_O[1]
o_result[2] <= mux2t1_N:g_total_mux2t1_N.o_O[2]
o_result[3] <= mux2t1_N:g_total_mux2t1_N.o_O[3]
o_result[4] <= mux2t1_N:g_total_mux2t1_N.o_O[4]
o_result[5] <= mux2t1_N:g_total_mux2t1_N.o_O[5]
o_result[6] <= mux2t1_N:g_total_mux2t1_N.o_O[6]
o_result[7] <= mux2t1_N:g_total_mux2t1_N.o_O[7]
o_result[8] <= mux2t1_N:g_total_mux2t1_N.o_O[8]
o_result[9] <= mux2t1_N:g_total_mux2t1_N.o_O[9]
o_result[10] <= mux2t1_N:g_total_mux2t1_N.o_O[10]
o_result[11] <= mux2t1_N:g_total_mux2t1_N.o_O[11]
o_result[12] <= mux2t1_N:g_total_mux2t1_N.o_O[12]
o_result[13] <= mux2t1_N:g_total_mux2t1_N.o_O[13]
o_result[14] <= mux2t1_N:g_total_mux2t1_N.o_O[14]
o_result[15] <= mux2t1_N:g_total_mux2t1_N.o_O[15]
o_result[16] <= mux2t1_N:g_total_mux2t1_N.o_O[16]
o_result[17] <= mux2t1_N:g_total_mux2t1_N.o_O[17]
o_result[18] <= mux2t1_N:g_total_mux2t1_N.o_O[18]
o_result[19] <= mux2t1_N:g_total_mux2t1_N.o_O[19]
o_result[20] <= mux2t1_N:g_total_mux2t1_N.o_O[20]
o_result[21] <= mux2t1_N:g_total_mux2t1_N.o_O[21]
o_result[22] <= mux2t1_N:g_total_mux2t1_N.o_O[22]
o_result[23] <= mux2t1_N:g_total_mux2t1_N.o_O[23]
o_result[24] <= mux2t1_N:g_total_mux2t1_N.o_O[24]
o_result[25] <= mux2t1_N:g_total_mux2t1_N.o_O[25]
o_result[26] <= mux2t1_N:g_total_mux2t1_N.o_O[26]
o_result[27] <= mux2t1_N:g_total_mux2t1_N.o_O[27]
o_result[28] <= mux2t1_N:g_total_mux2t1_N.o_O[28]
o_result[29] <= mux2t1_N:g_total_mux2t1_N.o_O[29]
o_result[30] <= mux2t1_N:g_total_mux2t1_N.o_O[30]
o_result[31] <= mux2t1_N:g_total_mux2t1_N.o_O[31]


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic|mux2t1_N:g_andNor_mux2t1_N
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic|mux2t1_N:g_xorOr_mux2t1_N
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic|mux2t1_N:g_total_mux2t1_N
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift
i_shift_Sel[0] => mux2t1_N:rightLeftSel.i_S
i_shift_Sel[1] => s_rightCTL.IN0
i_shift_Sel[1] => mux2t1_N:shampt.i_S
i_rt[0] => mux2t1_N:lshift1.i_D0[0]
i_rt[0] => mux2t1_N:lshift1.i_D1[1]
i_rt[0] => mux2t1_N:rshift1.i_D0[0]
i_rt[0] => mux2t1_N:rnshift1.i_D0[0]
i_rt[1] => mux2t1_N:lshift1.i_D0[1]
i_rt[1] => mux2t1_N:lshift1.i_D1[2]
i_rt[1] => mux2t1_N:rshift1.i_D0[1]
i_rt[1] => mux2t1_N:rshift1.i_D1[0]
i_rt[1] => mux2t1_N:rnshift1.i_D0[1]
i_rt[1] => mux2t1_N:rnshift1.i_D1[0]
i_rt[2] => mux2t1_N:lshift1.i_D0[2]
i_rt[2] => mux2t1_N:lshift1.i_D1[3]
i_rt[2] => mux2t1_N:rshift1.i_D0[2]
i_rt[2] => mux2t1_N:rshift1.i_D1[1]
i_rt[2] => mux2t1_N:rnshift1.i_D0[2]
i_rt[2] => mux2t1_N:rnshift1.i_D1[1]
i_rt[3] => mux2t1_N:lshift1.i_D0[3]
i_rt[3] => mux2t1_N:lshift1.i_D1[4]
i_rt[3] => mux2t1_N:rshift1.i_D0[3]
i_rt[3] => mux2t1_N:rshift1.i_D1[2]
i_rt[3] => mux2t1_N:rnshift1.i_D0[3]
i_rt[3] => mux2t1_N:rnshift1.i_D1[2]
i_rt[4] => mux2t1_N:lshift1.i_D0[4]
i_rt[4] => mux2t1_N:lshift1.i_D1[5]
i_rt[4] => mux2t1_N:rshift1.i_D0[4]
i_rt[4] => mux2t1_N:rshift1.i_D1[3]
i_rt[4] => mux2t1_N:rnshift1.i_D0[4]
i_rt[4] => mux2t1_N:rnshift1.i_D1[3]
i_rt[5] => mux2t1_N:lshift1.i_D0[5]
i_rt[5] => mux2t1_N:lshift1.i_D1[6]
i_rt[5] => mux2t1_N:rshift1.i_D0[5]
i_rt[5] => mux2t1_N:rshift1.i_D1[4]
i_rt[5] => mux2t1_N:rnshift1.i_D0[5]
i_rt[5] => mux2t1_N:rnshift1.i_D1[4]
i_rt[6] => mux2t1_N:lshift1.i_D0[6]
i_rt[6] => mux2t1_N:lshift1.i_D1[7]
i_rt[6] => mux2t1_N:rshift1.i_D0[6]
i_rt[6] => mux2t1_N:rshift1.i_D1[5]
i_rt[6] => mux2t1_N:rnshift1.i_D0[6]
i_rt[6] => mux2t1_N:rnshift1.i_D1[5]
i_rt[7] => mux2t1_N:lshift1.i_D0[7]
i_rt[7] => mux2t1_N:lshift1.i_D1[8]
i_rt[7] => mux2t1_N:rshift1.i_D0[7]
i_rt[7] => mux2t1_N:rshift1.i_D1[6]
i_rt[7] => mux2t1_N:rnshift1.i_D0[7]
i_rt[7] => mux2t1_N:rnshift1.i_D1[6]
i_rt[8] => mux2t1_N:lshift1.i_D0[8]
i_rt[8] => mux2t1_N:lshift1.i_D1[9]
i_rt[8] => mux2t1_N:rshift1.i_D0[8]
i_rt[8] => mux2t1_N:rshift1.i_D1[7]
i_rt[8] => mux2t1_N:rnshift1.i_D0[8]
i_rt[8] => mux2t1_N:rnshift1.i_D1[7]
i_rt[9] => mux2t1_N:lshift1.i_D0[9]
i_rt[9] => mux2t1_N:lshift1.i_D1[10]
i_rt[9] => mux2t1_N:rshift1.i_D0[9]
i_rt[9] => mux2t1_N:rshift1.i_D1[8]
i_rt[9] => mux2t1_N:rnshift1.i_D0[9]
i_rt[9] => mux2t1_N:rnshift1.i_D1[8]
i_rt[10] => mux2t1_N:lshift1.i_D0[10]
i_rt[10] => mux2t1_N:lshift1.i_D1[11]
i_rt[10] => mux2t1_N:rshift1.i_D0[10]
i_rt[10] => mux2t1_N:rshift1.i_D1[9]
i_rt[10] => mux2t1_N:rnshift1.i_D0[10]
i_rt[10] => mux2t1_N:rnshift1.i_D1[9]
i_rt[11] => mux2t1_N:lshift1.i_D0[11]
i_rt[11] => mux2t1_N:lshift1.i_D1[12]
i_rt[11] => mux2t1_N:rshift1.i_D0[11]
i_rt[11] => mux2t1_N:rshift1.i_D1[10]
i_rt[11] => mux2t1_N:rnshift1.i_D0[11]
i_rt[11] => mux2t1_N:rnshift1.i_D1[10]
i_rt[12] => mux2t1_N:lshift1.i_D0[12]
i_rt[12] => mux2t1_N:lshift1.i_D1[13]
i_rt[12] => mux2t1_N:rshift1.i_D0[12]
i_rt[12] => mux2t1_N:rshift1.i_D1[11]
i_rt[12] => mux2t1_N:rnshift1.i_D0[12]
i_rt[12] => mux2t1_N:rnshift1.i_D1[11]
i_rt[13] => mux2t1_N:lshift1.i_D0[13]
i_rt[13] => mux2t1_N:lshift1.i_D1[14]
i_rt[13] => mux2t1_N:rshift1.i_D0[13]
i_rt[13] => mux2t1_N:rshift1.i_D1[12]
i_rt[13] => mux2t1_N:rnshift1.i_D0[13]
i_rt[13] => mux2t1_N:rnshift1.i_D1[12]
i_rt[14] => mux2t1_N:lshift1.i_D0[14]
i_rt[14] => mux2t1_N:lshift1.i_D1[15]
i_rt[14] => mux2t1_N:rshift1.i_D0[14]
i_rt[14] => mux2t1_N:rshift1.i_D1[13]
i_rt[14] => mux2t1_N:rnshift1.i_D0[14]
i_rt[14] => mux2t1_N:rnshift1.i_D1[13]
i_rt[15] => mux2t1_N:lshift1.i_D0[15]
i_rt[15] => mux2t1_N:lshift1.i_D1[16]
i_rt[15] => mux2t1_N:rshift1.i_D0[15]
i_rt[15] => mux2t1_N:rshift1.i_D1[14]
i_rt[15] => mux2t1_N:rnshift1.i_D0[15]
i_rt[15] => mux2t1_N:rnshift1.i_D1[14]
i_rt[16] => mux2t1_N:lshift1.i_D0[16]
i_rt[16] => mux2t1_N:lshift1.i_D1[17]
i_rt[16] => mux2t1_N:rshift1.i_D0[16]
i_rt[16] => mux2t1_N:rshift1.i_D1[15]
i_rt[16] => mux2t1_N:rnshift1.i_D0[16]
i_rt[16] => mux2t1_N:rnshift1.i_D1[15]
i_rt[17] => mux2t1_N:lshift1.i_D0[17]
i_rt[17] => mux2t1_N:lshift1.i_D1[18]
i_rt[17] => mux2t1_N:rshift1.i_D0[17]
i_rt[17] => mux2t1_N:rshift1.i_D1[16]
i_rt[17] => mux2t1_N:rnshift1.i_D0[17]
i_rt[17] => mux2t1_N:rnshift1.i_D1[16]
i_rt[18] => mux2t1_N:lshift1.i_D0[18]
i_rt[18] => mux2t1_N:lshift1.i_D1[19]
i_rt[18] => mux2t1_N:rshift1.i_D0[18]
i_rt[18] => mux2t1_N:rshift1.i_D1[17]
i_rt[18] => mux2t1_N:rnshift1.i_D0[18]
i_rt[18] => mux2t1_N:rnshift1.i_D1[17]
i_rt[19] => mux2t1_N:lshift1.i_D0[19]
i_rt[19] => mux2t1_N:lshift1.i_D1[20]
i_rt[19] => mux2t1_N:rshift1.i_D0[19]
i_rt[19] => mux2t1_N:rshift1.i_D1[18]
i_rt[19] => mux2t1_N:rnshift1.i_D0[19]
i_rt[19] => mux2t1_N:rnshift1.i_D1[18]
i_rt[20] => mux2t1_N:lshift1.i_D0[20]
i_rt[20] => mux2t1_N:lshift1.i_D1[21]
i_rt[20] => mux2t1_N:rshift1.i_D0[20]
i_rt[20] => mux2t1_N:rshift1.i_D1[19]
i_rt[20] => mux2t1_N:rnshift1.i_D0[20]
i_rt[20] => mux2t1_N:rnshift1.i_D1[19]
i_rt[21] => mux2t1_N:lshift1.i_D0[21]
i_rt[21] => mux2t1_N:lshift1.i_D1[22]
i_rt[21] => mux2t1_N:rshift1.i_D0[21]
i_rt[21] => mux2t1_N:rshift1.i_D1[20]
i_rt[21] => mux2t1_N:rnshift1.i_D0[21]
i_rt[21] => mux2t1_N:rnshift1.i_D1[20]
i_rt[22] => mux2t1_N:lshift1.i_D0[22]
i_rt[22] => mux2t1_N:lshift1.i_D1[23]
i_rt[22] => mux2t1_N:rshift1.i_D0[22]
i_rt[22] => mux2t1_N:rshift1.i_D1[21]
i_rt[22] => mux2t1_N:rnshift1.i_D0[22]
i_rt[22] => mux2t1_N:rnshift1.i_D1[21]
i_rt[23] => mux2t1_N:lshift1.i_D0[23]
i_rt[23] => mux2t1_N:lshift1.i_D1[24]
i_rt[23] => mux2t1_N:rshift1.i_D0[23]
i_rt[23] => mux2t1_N:rshift1.i_D1[22]
i_rt[23] => mux2t1_N:rnshift1.i_D0[23]
i_rt[23] => mux2t1_N:rnshift1.i_D1[22]
i_rt[24] => mux2t1_N:lshift1.i_D0[24]
i_rt[24] => mux2t1_N:lshift1.i_D1[25]
i_rt[24] => mux2t1_N:rshift1.i_D0[24]
i_rt[24] => mux2t1_N:rshift1.i_D1[23]
i_rt[24] => mux2t1_N:rnshift1.i_D0[24]
i_rt[24] => mux2t1_N:rnshift1.i_D1[23]
i_rt[25] => mux2t1_N:lshift1.i_D0[25]
i_rt[25] => mux2t1_N:lshift1.i_D1[26]
i_rt[25] => mux2t1_N:rshift1.i_D0[25]
i_rt[25] => mux2t1_N:rshift1.i_D1[24]
i_rt[25] => mux2t1_N:rnshift1.i_D0[25]
i_rt[25] => mux2t1_N:rnshift1.i_D1[24]
i_rt[26] => mux2t1_N:lshift1.i_D0[26]
i_rt[26] => mux2t1_N:lshift1.i_D1[27]
i_rt[26] => mux2t1_N:rshift1.i_D0[26]
i_rt[26] => mux2t1_N:rshift1.i_D1[25]
i_rt[26] => mux2t1_N:rnshift1.i_D0[26]
i_rt[26] => mux2t1_N:rnshift1.i_D1[25]
i_rt[27] => mux2t1_N:lshift1.i_D0[27]
i_rt[27] => mux2t1_N:lshift1.i_D1[28]
i_rt[27] => mux2t1_N:rshift1.i_D0[27]
i_rt[27] => mux2t1_N:rshift1.i_D1[26]
i_rt[27] => mux2t1_N:rnshift1.i_D0[27]
i_rt[27] => mux2t1_N:rnshift1.i_D1[26]
i_rt[28] => mux2t1_N:lshift1.i_D0[28]
i_rt[28] => mux2t1_N:lshift1.i_D1[29]
i_rt[28] => mux2t1_N:rshift1.i_D0[28]
i_rt[28] => mux2t1_N:rshift1.i_D1[27]
i_rt[28] => mux2t1_N:rnshift1.i_D0[28]
i_rt[28] => mux2t1_N:rnshift1.i_D1[27]
i_rt[29] => mux2t1_N:lshift1.i_D0[29]
i_rt[29] => mux2t1_N:lshift1.i_D1[30]
i_rt[29] => mux2t1_N:rshift1.i_D0[29]
i_rt[29] => mux2t1_N:rshift1.i_D1[28]
i_rt[29] => mux2t1_N:rnshift1.i_D0[29]
i_rt[29] => mux2t1_N:rnshift1.i_D1[28]
i_rt[30] => mux2t1_N:lshift1.i_D0[30]
i_rt[30] => mux2t1_N:lshift1.i_D1[31]
i_rt[30] => mux2t1_N:rshift1.i_D0[30]
i_rt[30] => mux2t1_N:rshift1.i_D1[29]
i_rt[30] => mux2t1_N:rnshift1.i_D0[30]
i_rt[30] => mux2t1_N:rnshift1.i_D1[29]
i_rt[31] => s_rightCTL.IN1
i_rt[31] => mux2t1_N:lshift1.i_D0[31]
i_rt[31] => mux2t1_N:rshift1.i_D0[31]
i_rt[31] => mux2t1_N:rshift1.i_D1[30]
i_rt[31] => mux2t1_N:rnshift1.i_D0[31]
i_rt[31] => mux2t1_N:rnshift1.i_D1[30]
i_shamt[0] => mux2t1_N:shampt.i_D0[0]
i_shamt[0] => mux2t1_N:rshift1.i_S
i_shamt[0] => mux2t1_N:rnshift1.i_S
i_shamt[1] => mux2t1_N:shampt.i_D0[1]
i_shamt[1] => mux2t1_N:rshift2.i_S
i_shamt[1] => mux2t1_N:rnshift2.i_S
i_shamt[2] => mux2t1_N:shampt.i_D0[2]
i_shamt[2] => mux2t1_N:rshift4.i_S
i_shamt[2] => mux2t1_N:rnshift4.i_S
i_shamt[3] => mux2t1_N:shampt.i_D0[3]
i_shamt[3] => mux2t1_N:rshift8.i_S
i_shamt[3] => mux2t1_N:rnshift8.i_S
i_shamt[4] => mux2t1_N:shampt.i_D0[4]
i_shamt[4] => mux2t1_N:rshift16.i_S
i_shamt[4] => mux2t1_N:rnshift16.i_S
o_result[0] <= mux2t1_N:rightLeftSel.o_O[0]
o_result[1] <= mux2t1_N:rightLeftSel.o_O[1]
o_result[2] <= mux2t1_N:rightLeftSel.o_O[2]
o_result[3] <= mux2t1_N:rightLeftSel.o_O[3]
o_result[4] <= mux2t1_N:rightLeftSel.o_O[4]
o_result[5] <= mux2t1_N:rightLeftSel.o_O[5]
o_result[6] <= mux2t1_N:rightLeftSel.o_O[6]
o_result[7] <= mux2t1_N:rightLeftSel.o_O[7]
o_result[8] <= mux2t1_N:rightLeftSel.o_O[8]
o_result[9] <= mux2t1_N:rightLeftSel.o_O[9]
o_result[10] <= mux2t1_N:rightLeftSel.o_O[10]
o_result[11] <= mux2t1_N:rightLeftSel.o_O[11]
o_result[12] <= mux2t1_N:rightLeftSel.o_O[12]
o_result[13] <= mux2t1_N:rightLeftSel.o_O[13]
o_result[14] <= mux2t1_N:rightLeftSel.o_O[14]
o_result[15] <= mux2t1_N:rightLeftSel.o_O[15]
o_result[16] <= mux2t1_N:rightLeftSel.o_O[16]
o_result[17] <= mux2t1_N:rightLeftSel.o_O[17]
o_result[18] <= mux2t1_N:rightLeftSel.o_O[18]
o_result[19] <= mux2t1_N:rightLeftSel.o_O[19]
o_result[20] <= mux2t1_N:rightLeftSel.o_O[20]
o_result[21] <= mux2t1_N:rightLeftSel.o_O[21]
o_result[22] <= mux2t1_N:rightLeftSel.o_O[22]
o_result[23] <= mux2t1_N:rightLeftSel.o_O[23]
o_result[24] <= mux2t1_N:rightLeftSel.o_O[24]
o_result[25] <= mux2t1_N:rightLeftSel.o_O[25]
o_result[26] <= mux2t1_N:rightLeftSel.o_O[26]
o_result[27] <= mux2t1_N:rightLeftSel.o_O[27]
o_result[28] <= mux2t1_N:rightLeftSel.o_O[28]
o_result[29] <= mux2t1_N:rightLeftSel.o_O[29]
o_result[30] <= mux2t1_N:rightLeftSel.o_O[30]
o_result[31] <= mux2t1_N:rightLeftSel.o_O[31]


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:shampt
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift1
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift2
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift4
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift8
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift16
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift1
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift2
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift4
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift8
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift16
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift1
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift2
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift4
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift8
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift16
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:right01sel
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rightLeftSel
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAA
i_D1[1] => o_O.DATAA
i_D1[2] => o_O.DATAA
i_D1[3] => o_O.DATAA
i_D1[4] => o_O.DATAA
i_D1[5] => o_O.DATAA
i_D1[6] => o_O.DATAA
i_D1[7] => o_O.DATAA
i_D1[8] => o_O.DATAA
i_D1[9] => o_O.DATAA
i_D1[10] => o_O.DATAA
i_D1[11] => o_O.DATAA
i_D1[12] => o_O.DATAA
i_D1[13] => o_O.DATAA
i_D1[14] => o_O.DATAA
i_D1[15] => o_O.DATAA
i_D1[16] => o_O.DATAA
i_D1[17] => o_O.DATAA
i_D1[18] => o_O.DATAA
i_D1[19] => o_O.DATAA
i_D1[20] => o_O.DATAA
i_D1[21] => o_O.DATAA
i_D1[22] => o_O.DATAA
i_D1[23] => o_O.DATAA
i_D1[24] => o_O.DATAA
i_D1[25] => o_O.DATAA
i_D1[26] => o_O.DATAA
i_D1[27] => o_O.DATAA
i_D1[28] => o_O.DATAA
i_D1[29] => o_O.DATAA
i_D1[30] => o_O.DATAA
i_D1[31] => o_O.DATAA
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|ripple_adder:g_ripple_sll
i_X[0] => full_adder:G_NBit_ADDER:0:ADDERI.i_X
i_Y[0] => full_adder:G_NBit_ADDER:0:ADDERI.i_Y
i_Cin => o_overflow.IN1
i_Cin => full_adder:G_NBit_ADDER:0:ADDERI.i_Cin
o_S[0] <= full_adder:G_NBit_ADDER:0:ADDERI.o_S
o_overflow <= o_overflow.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= full_adder:G_NBit_ADDER:0:ADDERI.o_Cout


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|ripple_adder:g_ripple_sll|full_adder:\G_NBit_ADDER:0:ADDERI
i_X => o_S.IN0
i_X => o_Cout.IN0
i_Y => o_S.IN1
i_Y => o_Cout.IN1
i_Cin => o_S.IN1
i_Cin => o_Cout.IN1
o_S <= o_S.DB_MAX_OUTPUT_PORT_TYPE
o_Cout <= o_Cout.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|hazardDetection:g_hazardDetection
i_OPCODE[0] => Mux3.IN69
i_OPCODE[0] => Mux4.IN69
i_OPCODE[0] => Mux5.IN69
i_OPCODE[0] => Mux6.IN69
i_OPCODE[1] => Mux3.IN68
i_OPCODE[1] => Mux4.IN68
i_OPCODE[1] => Mux5.IN68
i_OPCODE[1] => Mux6.IN68
i_OPCODE[2] => Mux3.IN67
i_OPCODE[2] => Mux4.IN67
i_OPCODE[2] => Mux5.IN67
i_OPCODE[2] => Mux6.IN67
i_OPCODE[3] => Mux3.IN66
i_OPCODE[3] => Mux4.IN66
i_OPCODE[3] => Mux5.IN66
i_OPCODE[3] => Mux6.IN66
i_OPCODE[4] => Mux3.IN65
i_OPCODE[4] => Mux4.IN65
i_OPCODE[4] => Mux5.IN65
i_OPCODE[4] => Mux6.IN65
i_OPCODE[5] => Mux3.IN64
i_OPCODE[5] => Mux4.IN64
i_OPCODE[5] => Mux5.IN64
i_OPCODE[5] => Mux6.IN64
i_FUNCT[0] => Mux0.IN69
i_FUNCT[0] => Mux1.IN69
i_FUNCT[0] => Mux2.IN69
i_FUNCT[1] => Mux0.IN68
i_FUNCT[1] => Mux1.IN68
i_FUNCT[1] => Mux2.IN68
i_FUNCT[2] => Mux0.IN67
i_FUNCT[2] => Mux1.IN67
i_FUNCT[2] => Mux2.IN67
i_FUNCT[3] => Mux0.IN66
i_FUNCT[3] => Mux1.IN66
i_FUNCT[3] => Mux2.IN66
i_FUNCT[4] => Mux0.IN65
i_FUNCT[4] => Mux1.IN65
i_FUNCT[4] => Mux2.IN65
i_FUNCT[5] => Mux0.IN64
i_FUNCT[5] => Mux1.IN64
i_FUNCT[5] => Mux2.IN64
i_ID_RS_ADDR[0] => s_EX_rsXOR[0].IN0
i_ID_RS_ADDR[0] => s_DMEM_rsXOR[0].IN0
i_ID_RS_ADDR[0] => Equal1.IN4
i_ID_RS_ADDR[1] => s_EX_rsXOR[1].IN0
i_ID_RS_ADDR[1] => s_DMEM_rsXOR[1].IN0
i_ID_RS_ADDR[1] => Equal1.IN3
i_ID_RS_ADDR[2] => s_EX_rsXOR[2].IN0
i_ID_RS_ADDR[2] => s_DMEM_rsXOR[2].IN0
i_ID_RS_ADDR[2] => Equal1.IN2
i_ID_RS_ADDR[3] => s_EX_rsXOR[3].IN0
i_ID_RS_ADDR[3] => s_DMEM_rsXOR[3].IN0
i_ID_RS_ADDR[3] => Equal1.IN1
i_ID_RS_ADDR[4] => s_EX_rsXOR[4].IN0
i_ID_RS_ADDR[4] => s_DMEM_rsXOR[4].IN0
i_ID_RS_ADDR[4] => Equal1.IN0
i_ID_RT_ADDR[0] => s_EX_rtXOR[0].IN0
i_ID_RT_ADDR[0] => s_DMEM_rtXOR[0].IN0
i_ID_RT_ADDR[0] => Equal3.IN4
i_ID_RT_ADDR[1] => s_EX_rtXOR[1].IN0
i_ID_RT_ADDR[1] => s_DMEM_rtXOR[1].IN0
i_ID_RT_ADDR[1] => Equal3.IN3
i_ID_RT_ADDR[2] => s_EX_rtXOR[2].IN0
i_ID_RT_ADDR[2] => s_DMEM_rtXOR[2].IN0
i_ID_RT_ADDR[2] => Equal3.IN2
i_ID_RT_ADDR[3] => s_EX_rtXOR[3].IN0
i_ID_RT_ADDR[3] => s_DMEM_rtXOR[3].IN0
i_ID_RT_ADDR[3] => Equal3.IN1
i_ID_RT_ADDR[4] => s_EX_rtXOR[4].IN0
i_ID_RT_ADDR[4] => s_DMEM_rtXOR[4].IN0
i_ID_RT_ADDR[4] => Equal3.IN0
i_EX_RegWrAddr[0] => s_EX_rsXOR[0].IN1
i_EX_RegWrAddr[0] => s_EX_rtXOR[0].IN1
i_EX_RegWrAddr[1] => s_EX_rsXOR[1].IN1
i_EX_RegWrAddr[1] => s_EX_rtXOR[1].IN1
i_EX_RegWrAddr[2] => s_EX_rsXOR[2].IN1
i_EX_RegWrAddr[2] => s_EX_rtXOR[2].IN1
i_EX_RegWrAddr[3] => s_EX_rsXOR[3].IN1
i_EX_RegWrAddr[3] => s_EX_rtXOR[3].IN1
i_EX_RegWrAddr[4] => s_EX_rsXOR[4].IN1
i_EX_RegWrAddr[4] => s_EX_rtXOR[4].IN1
i_DMEM_RegWrAddr[0] => s_DMEM_rsXOR[0].IN1
i_DMEM_RegWrAddr[0] => s_DMEM_rtXOR[0].IN1
i_DMEM_RegWrAddr[1] => s_DMEM_rsXOR[1].IN1
i_DMEM_RegWrAddr[1] => s_DMEM_rtXOR[1].IN1
i_DMEM_RegWrAddr[2] => s_DMEM_rsXOR[2].IN1
i_DMEM_RegWrAddr[2] => s_DMEM_rtXOR[2].IN1
i_DMEM_RegWrAddr[3] => s_DMEM_rsXOR[3].IN1
i_DMEM_RegWrAddr[3] => s_DMEM_rtXOR[3].IN1
i_DMEM_RegWrAddr[4] => s_DMEM_rsXOR[4].IN1
i_DMEM_RegWrAddr[4] => s_DMEM_rtXOR[4].IN1
i_EX_RegWr[0] => s_EX_rsAnd_EN.IN1
i_EX_RegWr[0] => s_EX_rtAnd_EN.IN1
i_DMEM_RegWr[0] => s_DMEM_rsAnd_EN.IN1
i_DMEM_RegWr[0] => s_DMEM_rtAnd_EN.IN1
i_branch[0] => s_branch_final.IN0
i_branch_chk[0] => s_branch_final.IN1
i_LW_STALL => s_data_hazard_and_lw.IN1
i_EX_halt => s_data_hazard_and_lw.IN1
i_DMEM_halt => s_data_hazard_and_lw.IN1
o_IF_ID_STALL <= s_data_hazard_and_lw.DB_MAX_OUTPUT_PORT_TYPE
o_ID_EX_STALL <= <GND>
o_EX_DMEM_STALL <= <GND>
o_DMEM_WB_STALL <= <GND>
o_IF_ID_FLUSH <= o_IF_ID_FLUSH.DB_MAX_OUTPUT_PORT_TYPE
o_ID_EX_FLUSH <= s_data_hazard_and_lw.DB_MAX_OUTPUT_PORT_TYPE
o_EX_DMEM_FLUSH <= <GND>
o_DMEM_WB_FLUSH <= <GND>
o_PC_STALL <= s_data_hazard_and_lw.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|MIPS_Processor:g_MIPS_Processor|forward:g_forward
i_EX_OPCODE[0] => Mux2.IN69
i_EX_OPCODE[0] => Mux3.IN69
i_EX_OPCODE[0] => Mux4.IN69
i_EX_OPCODE[0] => Equal6.IN5
i_EX_OPCODE[1] => Mux2.IN68
i_EX_OPCODE[1] => Mux3.IN68
i_EX_OPCODE[1] => Mux4.IN68
i_EX_OPCODE[1] => Equal6.IN4
i_EX_OPCODE[2] => Mux2.IN67
i_EX_OPCODE[2] => Mux3.IN67
i_EX_OPCODE[2] => Mux4.IN67
i_EX_OPCODE[2] => Equal6.IN2
i_EX_OPCODE[3] => Mux2.IN66
i_EX_OPCODE[3] => Mux3.IN66
i_EX_OPCODE[3] => Mux4.IN66
i_EX_OPCODE[3] => Equal6.IN1
i_EX_OPCODE[4] => Mux2.IN65
i_EX_OPCODE[4] => Mux3.IN65
i_EX_OPCODE[4] => Mux4.IN65
i_EX_OPCODE[4] => Equal6.IN0
i_EX_OPCODE[5] => Mux2.IN64
i_EX_OPCODE[5] => Mux3.IN64
i_EX_OPCODE[5] => Mux4.IN64
i_EX_OPCODE[5] => Equal6.IN3
i_EX_FUNCT[0] => Mux0.IN69
i_EX_FUNCT[0] => Mux1.IN69
i_EX_FUNCT[1] => Mux0.IN68
i_EX_FUNCT[1] => Mux1.IN68
i_EX_FUNCT[2] => Mux0.IN67
i_EX_FUNCT[2] => Mux1.IN67
i_EX_FUNCT[3] => Mux0.IN66
i_EX_FUNCT[3] => Mux1.IN66
i_EX_FUNCT[4] => Mux0.IN65
i_EX_FUNCT[4] => Mux1.IN65
i_EX_FUNCT[5] => Mux0.IN64
i_EX_FUNCT[5] => Mux1.IN64
i_EX_RS_ADDR[0] => s_DMEM_RD_EX_RS_XOR[0].IN0
i_EX_RS_ADDR[0] => s_WB_RD_EX_RS_XOR[0].IN0
i_EX_RS_ADDR[1] => s_DMEM_RD_EX_RS_XOR[1].IN0
i_EX_RS_ADDR[1] => s_WB_RD_EX_RS_XOR[1].IN0
i_EX_RS_ADDR[2] => s_DMEM_RD_EX_RS_XOR[2].IN0
i_EX_RS_ADDR[2] => s_WB_RD_EX_RS_XOR[2].IN0
i_EX_RS_ADDR[3] => s_DMEM_RD_EX_RS_XOR[3].IN0
i_EX_RS_ADDR[3] => s_WB_RD_EX_RS_XOR[3].IN0
i_EX_RS_ADDR[4] => s_DMEM_RD_EX_RS_XOR[4].IN0
i_EX_RS_ADDR[4] => s_WB_RD_EX_RS_XOR[4].IN0
i_EX_RT_ADDR[0] => s_DMEM_RD_EX_RT_XOR[0].IN0
i_EX_RT_ADDR[0] => s_WB_RD_EX_RT_XOR[0].IN0
i_EX_RT_ADDR[1] => s_DMEM_RD_EX_RT_XOR[1].IN0
i_EX_RT_ADDR[1] => s_WB_RD_EX_RT_XOR[1].IN0
i_EX_RT_ADDR[2] => s_DMEM_RD_EX_RT_XOR[2].IN0
i_EX_RT_ADDR[2] => s_WB_RD_EX_RT_XOR[2].IN0
i_EX_RT_ADDR[3] => s_DMEM_RD_EX_RT_XOR[3].IN0
i_EX_RT_ADDR[3] => s_WB_RD_EX_RT_XOR[3].IN0
i_EX_RT_ADDR[4] => s_DMEM_RD_EX_RT_XOR[4].IN0
i_EX_RT_ADDR[4] => s_WB_RD_EX_RT_XOR[4].IN0
i_DMEM_RegWrAddr[0] => s_DMEM_RD_EX_RS_XOR[0].IN1
i_DMEM_RegWrAddr[0] => s_DMEM_RD_EX_RT_XOR[0].IN1
i_DMEM_RegWrAddr[0] => Equal0.IN4
i_DMEM_RegWrAddr[1] => s_DMEM_RD_EX_RS_XOR[1].IN1
i_DMEM_RegWrAddr[1] => s_DMEM_RD_EX_RT_XOR[1].IN1
i_DMEM_RegWrAddr[1] => Equal0.IN3
i_DMEM_RegWrAddr[2] => s_DMEM_RD_EX_RS_XOR[2].IN1
i_DMEM_RegWrAddr[2] => s_DMEM_RD_EX_RT_XOR[2].IN1
i_DMEM_RegWrAddr[2] => Equal0.IN2
i_DMEM_RegWrAddr[3] => s_DMEM_RD_EX_RS_XOR[3].IN1
i_DMEM_RegWrAddr[3] => s_DMEM_RD_EX_RT_XOR[3].IN1
i_DMEM_RegWrAddr[3] => Equal0.IN1
i_DMEM_RegWrAddr[4] => s_DMEM_RD_EX_RS_XOR[4].IN1
i_DMEM_RegWrAddr[4] => s_DMEM_RD_EX_RT_XOR[4].IN1
i_DMEM_RegWrAddr[4] => Equal0.IN0
i_WB_RegWrAddr[0] => s_WB_RD_EX_RS_XOR[0].IN1
i_WB_RegWrAddr[0] => s_WB_RD_EX_RT_XOR[0].IN1
i_WB_RegWrAddr[0] => Equal1.IN4
i_WB_RegWrAddr[1] => s_WB_RD_EX_RS_XOR[1].IN1
i_WB_RegWrAddr[1] => s_WB_RD_EX_RT_XOR[1].IN1
i_WB_RegWrAddr[1] => Equal1.IN3
i_WB_RegWrAddr[2] => s_WB_RD_EX_RS_XOR[2].IN1
i_WB_RegWrAddr[2] => s_WB_RD_EX_RT_XOR[2].IN1
i_WB_RegWrAddr[2] => Equal1.IN2
i_WB_RegWrAddr[3] => s_WB_RD_EX_RS_XOR[3].IN1
i_WB_RegWrAddr[3] => s_WB_RD_EX_RT_XOR[3].IN1
i_WB_RegWrAddr[3] => Equal1.IN1
i_WB_RegWrAddr[4] => s_WB_RD_EX_RS_XOR[4].IN1
i_WB_RegWrAddr[4] => s_WB_RD_EX_RT_XOR[4].IN1
i_WB_RegWrAddr[4] => Equal1.IN0
i_DMEM_RegWr => s_DMEM_RS_FWD.IN1
i_WB_RegWr => s_WB_RS_FWD.IN1
o_EX_RS_DATA_FWD_SEL[0] <= s_WB_RS_FWD.DB_MAX_OUTPUT_PORT_TYPE
o_EX_RS_DATA_FWD_SEL[1] <= s_DMEM_RS_FWD.DB_MAX_OUTPUT_PORT_TYPE
o_EX_RT_DATA_FWD_SEL[0] <= s_WB_RT_FWD.DB_MAX_OUTPUT_PORT_TYPE
o_EX_RT_DATA_FWD_SEL[1] <= s_DMEM_RT_FWD.DB_MAX_OUTPUT_PORT_TYPE
o_DMEM_DATA_FWD_SEL[0] <= s_WB_DMEM_DATA_FWD.DB_MAX_OUTPUT_PORT_TYPE
o_DMEM_DATA_FWD_SEL[1] <= s_DMEM_DMEM_DATA_FWD.DB_MAX_OUTPUT_PORT_TYPE
o_LW_HAZARD_CHK <= Equal6.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|seven_seg_decoder:hex0
i_x[0] => Decoder0.IN3
i_x[1] => Decoder0.IN2
i_x[2] => Decoder0.IN1
i_x[3] => Decoder0.IN0
o_seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
o_seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
o_seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
o_seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
o_seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
o_seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|seven_seg_decoder:hex1
i_x[0] => Decoder0.IN3
i_x[1] => Decoder0.IN2
i_x[2] => Decoder0.IN1
i_x[3] => Decoder0.IN0
o_seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
o_seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
o_seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
o_seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
o_seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
o_seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|seven_seg_decoder:hex2
i_x[0] => Decoder0.IN3
i_x[1] => Decoder0.IN2
i_x[2] => Decoder0.IN1
i_x[3] => Decoder0.IN0
o_seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
o_seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
o_seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
o_seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
o_seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
o_seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|seven_seg_decoder:hex3
i_x[0] => Decoder0.IN3
i_x[1] => Decoder0.IN2
i_x[2] => Decoder0.IN1
i_x[3] => Decoder0.IN0
o_seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
o_seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
o_seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
o_seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
o_seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
o_seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|seven_seg_decoder:hex4
i_x[0] => Decoder0.IN3
i_x[1] => Decoder0.IN2
i_x[2] => Decoder0.IN1
i_x[3] => Decoder0.IN0
o_seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
o_seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
o_seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
o_seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
o_seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
o_seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|seven_seg_decoder:hex5
i_x[0] => Decoder0.IN3
i_x[1] => Decoder0.IN2
i_x[2] => Decoder0.IN1
i_x[3] => Decoder0.IN0
o_seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
o_seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
o_seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
o_seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
o_seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
o_seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|seven_seg_decoder:hex6
i_x[0] => Decoder0.IN3
i_x[1] => Decoder0.IN2
i_x[2] => Decoder0.IN1
i_x[3] => Decoder0.IN0
o_seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
o_seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
o_seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
o_seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
o_seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
o_seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Quartus_synth|seven_seg_decoder:hex7
i_x[0] => Decoder0.IN3
i_x[1] => Decoder0.IN2
i_x[2] => Decoder0.IN1
i_x[3] => Decoder0.IN0
o_seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
o_seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
o_seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
o_seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
o_seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
o_seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


