Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 758b7a00c9da4f1aa875ff50e41cc2a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'data' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:124]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'led' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:126]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
