// Seed: 2955679916
module module_0 (
    output wire id_0,
    input wand id_1,
    input wand id_2,
    input wire module_0,
    input tri0 id_4,
    input wor id_5
    , id_18,
    output supply0 id_6,
    input tri id_7,
    input tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input tri0 id_15,
    input wire id_16
);
  logic [1 'b0 ==  -1 : -1 'b0] id_19;
  generate
    if ((1 == -1)) wire id_20;
  endgenerate
endmodule
module module_1 #(
    parameter id_1 = 32'd99
) (
    inout  wor   id_0,
    input  wor   _id_1,
    output uwire id_2,
    output wire  id_3,
    input  tri   id_4
);
  parameter id_6 = 1;
  if (1 == 1) integer [-1 : -1] id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_4,
      id_0,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_0,
      id_0
  );
  assign id_7 = id_4;
  wire [-1 : id_1] id_8;
  assign id_7 = id_6;
endmodule
