
*** Running vivado
    with args -log ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 394.203 ; gain = 184.465
INFO: [Synth 8-638] synthesizing module 'ila_0' [c:/Users/argo9/Desktop/2023HT01022/project_Sine_PWM/project_Sine_PWM.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (48#1) [c:/Users/argo9/Desktop/2023HT01022/project_Sine_PWM/project_Sine_PWM.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 696.023 ; gain = 486.285
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 696.023 ; gain = 486.285
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 804.848 ; gain = 0.254
Finished Constraint Validation : Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:58 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:00 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 804.848 ; gain = 595.109
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 804.848 ; gain = 595.109

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    29|
|2     |CFGLUT5    |    47|
|3     |LUT1       |    59|
|4     |LUT2       |    37|
|5     |LUT3       |    92|
|6     |LUT4       |    95|
|7     |LUT5       |   101|
|8     |LUT6       |   335|
|9     |MUXF7      |    27|
|10    |MUXF8      |     9|
|11    |RAMB36E1   |    16|
|12    |RAMB36E1_1 |     2|
|13    |RAMB36E1_2 |     2|
|14    |SRL16E     |    14|
|15    |SRLC16E    |     2|
|16    |SRLC32E    |    17|
|17    |FDRE       |   976|
|18    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 804.848 ; gain = 595.109
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:57 . Memory (MB): peak = 804.848 ; gain = 504.766
