-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "01/24/2018 11:18:30"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	SANDBOX IS
    PORT (
	ALUO : OUT std_logic_vector(7 DOWNTO 0);
	ClockIn : IN std_logic
	);
END SANDBOX;

-- Design Ports Information
-- ALUO[7]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[6]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[5]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[4]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[2]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[1]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[0]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ClockIn	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF SANDBOX IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_ALUO : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ClockIn : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \ClockIn~input_o\ : std_logic;
SIGNAL \ClockIn~inputCLKENA0_outclk\ : std_logic;
SIGNAL \inst|Add0~2\ : std_logic;
SIGNAL \inst|Add0~5_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[1]_OTERM3657\ : std_logic;
SIGNAL \inst|Add0~6\ : std_logic;
SIGNAL \inst|Add0~10\ : std_logic;
SIGNAL \inst|Add0~13_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[3]_OTERM3649\ : std_logic;
SIGNAL \inst|Add0~14\ : std_logic;
SIGNAL \inst|Add0~18\ : std_logic;
SIGNAL \inst|Add0~21_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[5]_OTERM3641\ : std_logic;
SIGNAL \inst|Add0~22\ : std_logic;
SIGNAL \inst|Add0~25_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[6]_OTERM3637\ : std_logic;
SIGNAL \inst|Add0~26\ : std_logic;
SIGNAL \inst|Add0~30\ : std_logic;
SIGNAL \inst|Add0~34\ : std_logic;
SIGNAL \inst|Add0~37_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[9]_OTERM3625\ : std_logic;
SIGNAL \inst|Add0~38\ : std_logic;
SIGNAL \inst|Add0~42\ : std_logic;
SIGNAL \inst|Add0~45_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[11]_OTERM3617\ : std_logic;
SIGNAL \inst5|Mux41~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[11]_OTERM3619\ : std_logic;
SIGNAL \inst|PC_register_R|Q[11]_OTERM3585\ : std_logic;
SIGNAL \inst5|Mux40~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[10]_OTERM3623\ : std_logic;
SIGNAL \inst|Add0~41_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[10]_OTERM3621\ : std_logic;
SIGNAL \inst|PC_register_R|Q[10]_OTERM3587\ : std_logic;
SIGNAL \inst5|Mux39~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[9]_OTERM3627\ : std_logic;
SIGNAL \inst|PC_register_R|Q[9]_OTERM3589\ : std_logic;
SIGNAL \inst5|Mux38~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[8]_OTERM3631\ : std_logic;
SIGNAL \inst|Add0~33_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[8]_OTERM3629\ : std_logic;
SIGNAL \inst|PC_register_R|Q[8]_OTERM3591\ : std_logic;
SIGNAL \inst5|Mux37~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[7]_OTERM3635\ : std_logic;
SIGNAL \inst|Add0~29_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[7]_OTERM3633\ : std_logic;
SIGNAL \inst|PC_register_R|Q[7]_OTERM3593\ : std_logic;
SIGNAL \inst5|Mux36~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[6]_OTERM3639\ : std_logic;
SIGNAL \inst|PC_register_R|Q[6]_OTERM3595\ : std_logic;
SIGNAL \inst5|Mux35~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[5]_OTERM3643\ : std_logic;
SIGNAL \inst|PC_register_R|Q[5]_OTERM3597\ : std_logic;
SIGNAL \inst5|Mux34~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[4]_OTERM3647\ : std_logic;
SIGNAL \inst|Add0~17_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[4]_OTERM3645\ : std_logic;
SIGNAL \inst|PC_register_R|Q[4]_OTERM3599\ : std_logic;
SIGNAL \inst5|Mux33~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[3]_OTERM3651\ : std_logic;
SIGNAL \inst|PC_register_R|Q[3]_OTERM3601\ : std_logic;
SIGNAL \inst5|Mux32~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[2]_OTERM3655\ : std_logic;
SIGNAL \inst|Add0~9_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[2]_OTERM3653\ : std_logic;
SIGNAL \inst|PC_register_R|Q[2]_OTERM3603\ : std_logic;
SIGNAL \inst5|Mux31~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[1]_OTERM3659\ : std_logic;
SIGNAL \inst|PC_register_R|Q[1]_OTERM3605\ : std_logic;
SIGNAL \inst5|Mux22~5_combout\ : std_logic;
SIGNAL \inst5|Mux22~0_combout\ : std_logic;
SIGNAL \inst5|Mux22~4_combout\ : std_logic;
SIGNAL \inst5|Mux22~6_combout\ : std_logic;
SIGNAL \inst5|Mux22~1_combout\ : std_logic;
SIGNAL \inst5|Mux22~2_combout\ : std_logic;
SIGNAL \inst5|Mux22~3_combout\ : std_logic;
SIGNAL \inst5|Mux22~combout\ : std_logic;
SIGNAL \inst5|Mux21~0_combout\ : std_logic;
SIGNAL \inst5|Mux21~1_combout\ : std_logic;
SIGNAL \inst5|Mux21~2_combout\ : std_logic;
SIGNAL \inst5|Mux21~4_combout\ : std_logic;
SIGNAL \inst5|Mux21~3_combout\ : std_logic;
SIGNAL \inst5|Mux21~5_combout\ : std_logic;
SIGNAL \inst5|Mux21~combout\ : std_logic;
SIGNAL \inst5|Mux10~0_combout\ : std_logic;
SIGNAL \inst5|Mux26~1_combout\ : std_logic;
SIGNAL \inst5|Mux10~combout\ : std_logic;
SIGNAL \inst5|Mux1~0_combout\ : std_logic;
SIGNAL \inst5|Mux19~0_combout\ : std_logic;
SIGNAL \inst5|Mux19~1_combout\ : std_logic;
SIGNAL \inst5|Mux19~2_combout\ : std_logic;
SIGNAL \inst5|Mux19~3_combout\ : std_logic;
SIGNAL \inst5|Mux19~4_combout\ : std_logic;
SIGNAL \inst5|Mux19~5_combout\ : std_logic;
SIGNAL \inst5|Mux19~combout\ : std_logic;
SIGNAL \inst5|Mux18~4_combout\ : std_logic;
SIGNAL \inst5|Mux18~0_combout\ : std_logic;
SIGNAL \inst5|Mux18~3_combout\ : std_logic;
SIGNAL \inst5|Mux18~5_combout\ : std_logic;
SIGNAL \inst5|Mux18~1_combout\ : std_logic;
SIGNAL \inst5|Mux18~2_combout\ : std_logic;
SIGNAL \inst5|Mux18~combout\ : std_logic;
SIGNAL \inst5|Mux20~0_combout\ : std_logic;
SIGNAL \inst5|Mux20~1_combout\ : std_logic;
SIGNAL \inst5|Mux20~2_combout\ : std_logic;
SIGNAL \inst5|Mux20~4_combout\ : std_logic;
SIGNAL \inst5|Mux20~3_combout\ : std_logic;
SIGNAL \inst5|Mux20~5_combout\ : std_logic;
SIGNAL \inst5|Mux20~combout\ : std_logic;
SIGNAL \inst5|Mux17~4_combout\ : std_logic;
SIGNAL \inst5|Mux17~0_combout\ : std_logic;
SIGNAL \inst5|Mux17~3_combout\ : std_logic;
SIGNAL \inst5|Mux17~5_combout\ : std_logic;
SIGNAL \inst5|Mux17~1_combout\ : std_logic;
SIGNAL \inst5|Mux17~2_combout\ : std_logic;
SIGNAL \inst5|Mux17~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~62_combout\ : std_logic;
SIGNAL \inst5|Mux12~0_combout\ : std_logic;
SIGNAL \inst5|Mux12~1_combout\ : std_logic;
SIGNAL \inst5|Mux12~2_combout\ : std_logic;
SIGNAL \inst5|Mux12~3_combout\ : std_logic;
SIGNAL \inst5|Mux12~4_combout\ : std_logic;
SIGNAL \inst5|Mux12~5_combout\ : std_logic;
SIGNAL \inst5|Mux12~6_combout\ : std_logic;
SIGNAL \inst5|Mux12~combout\ : std_logic;
SIGNAL \inst5|Mux16~0_combout\ : std_logic;
SIGNAL \inst5|Mux16~4_combout\ : std_logic;
SIGNAL \inst5|Mux16~5_combout\ : std_logic;
SIGNAL \inst5|Mux16~6_combout\ : std_logic;
SIGNAL \inst5|Mux16~7_combout\ : std_logic;
SIGNAL \inst5|Mux16~1_combout\ : std_logic;
SIGNAL \inst5|Mux16~2_combout\ : std_logic;
SIGNAL \inst5|Mux16~3_combout\ : std_logic;
SIGNAL \inst5|Mux16~combout\ : std_logic;
SIGNAL \inst5|Mux14~0_combout\ : std_logic;
SIGNAL \inst5|Mux14~4_combout\ : std_logic;
SIGNAL \inst5|Mux14~5_combout\ : std_logic;
SIGNAL \inst5|Mux14~6_combout\ : std_logic;
SIGNAL \inst5|Mux14~7_combout\ : std_logic;
SIGNAL \inst5|Mux14~1_combout\ : std_logic;
SIGNAL \inst5|Mux14~2_combout\ : std_logic;
SIGNAL \inst5|Mux14~3_combout\ : std_logic;
SIGNAL \inst5|Mux14~combout\ : std_logic;
SIGNAL \inst5|Mux13~5_combout\ : std_logic;
SIGNAL \inst5|Mux13~6_combout\ : std_logic;
SIGNAL \inst5|Mux13~0_combout\ : std_logic;
SIGNAL \inst5|Mux13~4_combout\ : std_logic;
SIGNAL \inst5|Mux13~7_combout\ : std_logic;
SIGNAL \inst5|Mux13~1_combout\ : std_logic;
SIGNAL \inst5|Mux13~2_combout\ : std_logic;
SIGNAL \inst5|Mux13~3_combout\ : std_logic;
SIGNAL \inst5|Mux13~combout\ : std_logic;
SIGNAL \inst5|Mux11~0_combout\ : std_logic;
SIGNAL \inst5|Mux11~1_combout\ : std_logic;
SIGNAL \inst5|Mux11~2_combout\ : std_logic;
SIGNAL \inst5|Mux11~3_combout\ : std_logic;
SIGNAL \inst5|Mux11~4_combout\ : std_logic;
SIGNAL \inst5|Mux11~5_combout\ : std_logic;
SIGNAL \inst5|Mux11~6_combout\ : std_logic;
SIGNAL \inst5|Mux11~combout\ : std_logic;
SIGNAL \inst5|Mux15~5_combout\ : std_logic;
SIGNAL \inst5|Mux15~6_combout\ : std_logic;
SIGNAL \inst5|Mux15~0_combout\ : std_logic;
SIGNAL \inst5|Mux15~4_combout\ : std_logic;
SIGNAL \inst5|Mux15~7_combout\ : std_logic;
SIGNAL \inst5|Mux15~1_combout\ : std_logic;
SIGNAL \inst5|Mux15~2_combout\ : std_logic;
SIGNAL \inst5|Mux15~3_combout\ : std_logic;
SIGNAL \inst5|Mux15~combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~62_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ : std_logic;
SIGNAL \inst5|Mux2~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM983\ : std_logic;
SIGNAL \inst4|inst4|Equal0~48_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~48_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2277\ : std_logic;
SIGNAL \inst5|Mux25~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ : std_logic;
SIGNAL \inst5|Mux27~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2281\ : std_logic;
SIGNAL \inst5|Mux28~0_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~51_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~51_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ : std_logic;
SIGNAL \inst4|inst4|Equal0~52_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~52_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2403\ : std_logic;
SIGNAL \inst5|Mux3~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2407\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst5|Equal0~32_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~32_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ : std_logic;
SIGNAL \inst5|Mux4~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2275\ : std_logic;
SIGNAL \inst4|inst4|Equal0~26_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~26_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1399\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1395~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1395\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ : std_logic;
SIGNAL \inst4|inst4|Equal0~16_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~16_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\ : std_logic;
SIGNAL \inst4|inst4|Equal0~2_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~2_combout\ : std_logic;
SIGNAL \inst5|Mux5~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2557\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2553~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2553\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst5|Equal0~53_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~53_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ : std_logic;
SIGNAL \inst4|inst5|Equal0~58_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~58_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1683~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1683\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ : std_logic;
SIGNAL \inst5|Mux6~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1687\ : std_logic;
SIGNAL \inst4|inst5|Equal0~6_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~6_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ : std_logic;
SIGNAL \inst4|inst4|Equal0~3_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~3_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3177~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3177\ : std_logic;
SIGNAL \inst5|Mux7~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3181\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ : std_logic;
SIGNAL \inst4|inst5|Equal0~50_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~50_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3213\ : std_logic;
SIGNAL \inst5|Mux8~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3217\ : std_logic;
SIGNAL \inst1|Mux7~1_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3215\ : std_logic;
SIGNAL \inst4|inst6|output[53][0]~68_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~54_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~54_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3355~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3355\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3351~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3351\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3353\ : std_logic;
SIGNAL \inst4|inst6|output[54][0]~144_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3129~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3129\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3133\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3131\ : std_logic;
SIGNAL \inst4|inst6|output[55][0]~16_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~164_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~56_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~56_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3369~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3369\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3373\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3371~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3371\ : std_logic;
SIGNAL \inst4|inst6|output[49][0]~76_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3559\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3555\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3557~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3557\ : std_logic;
SIGNAL \inst4|inst6|output[48][0]~240_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3481\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3477\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3479~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3479\ : std_logic;
SIGNAL \inst4|inst6|output[50][0]~176_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~60_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~60_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3297~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3297\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3301\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3299\ : std_logic;
SIGNAL \inst4|inst6|output[51][0]~48_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~162_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~49_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~49_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3537\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3541\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3539~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3539\ : std_logic;
SIGNAL \inst4|inst6|output[56][0]~224_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~61_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~61_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3249\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3253\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3251\ : std_logic;
SIGNAL \inst4|inst6|output[59][0]~32_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3441\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3445\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3443~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3443\ : std_logic;
SIGNAL \inst4|inst6|output[58][0]~160_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~57_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~57_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3321~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3321\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3325\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3323\ : std_logic;
SIGNAL \inst4|inst6|output[57][0]~72_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~163_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3483~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3483\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3487\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3485~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3485\ : std_logic;
SIGNAL \inst4|inst6|output[60][0]~192_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~63_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~63_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3195\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3199\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3197\ : std_logic;
SIGNAL \inst4|inst6|output[63][0]~0_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~59_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~59_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3277\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3273\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3275~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3275\ : std_logic;
SIGNAL \inst4|inst6|output[61][0]~64_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~55_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~55_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3381~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3381\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3385\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3383~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3383\ : std_logic;
SIGNAL \inst4|inst6|output[62][0]~128_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~165_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~166_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~11_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~11_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3243\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3247\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3245\ : std_logic;
SIGNAL \inst4|inst6|output[7][0]~28_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~10_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~10_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3339\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3343\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3341\ : std_logic;
SIGNAL \inst4|inst6|output[5][0]~116_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~8_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~8_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3519~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3519\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3523\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3521\ : std_logic;
SIGNAL \inst4|inst6|output[4][0]~220_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~9_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~9_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3439\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3435\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3437\ : std_logic;
SIGNAL \inst4|inst6|output[6][0]~156_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~149_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~1_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~1_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3543\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3547\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3545~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3545\ : std_logic;
SIGNAL \inst4|inst6|output[2][0]~188_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3465\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3469\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3467\ : std_logic;
SIGNAL \inst4|inst6|output[1][0]~124_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~0_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3579\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3583\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3581\ : std_logic;
SIGNAL \inst4|inst6|output[0][0]~252_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3387\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3391\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3389~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3389\ : std_logic;
SIGNAL \inst4|inst6|output[3][0]~60_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~147_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~13_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~13_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3471\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3475\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3473~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3473\ : std_logic;
SIGNAL \inst4|inst6|output[14][0]~140_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~12_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~12_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3553\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3549\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3551\ : std_logic;
SIGNAL \inst4|inst6|output[12][0]~204_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~15_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~15_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3291\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3295\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3293\ : std_logic;
SIGNAL \inst4|inst6|output[15][0]~12_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~14_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~14_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3375\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3379\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3377\ : std_logic;
SIGNAL \inst4|inst6|output[13][0]~112_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~150_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~4_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~4_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3567\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3571\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3569\ : std_logic;
SIGNAL \inst4|inst6|output[8][0]~236_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~5_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~5_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3507~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3507\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3511\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3509~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3509\ : std_logic;
SIGNAL \inst4|inst6|output[10][0]~172_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~7_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~7_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3361\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3357\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3359\ : std_logic;
SIGNAL \inst4|inst6|output[11][0]~44_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3423\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3427\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3425~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3425\ : std_logic;
SIGNAL \inst4|inst6|output[9][0]~120_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~148_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~151_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~38_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~38_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3279\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3283\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3281\ : std_logic;
SIGNAL \inst4|inst6|output[25][0]~88_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~36_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~36_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3505\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3501\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3503~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3503\ : std_logic;
SIGNAL \inst4|inst6|output[24][0]~228_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~37_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~37_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3405~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3405\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3409\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3407~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3407\ : std_logic;
SIGNAL \inst4|inst6|output[26][0]~164_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~39_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~39_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3211\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3207~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3207\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3209\ : std_logic;
SIGNAL \inst4|inst6|output[27][0]~36_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~158_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~41_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~41_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3307\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3303\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3305\ : std_logic;
SIGNAL \inst4|inst6|output[22][0]~148_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~42_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~42_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3163\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3159\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3161\ : std_logic;
SIGNAL \inst4|inst6|output[21][0]~84_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~40_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~40_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3411~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3411\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3415\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3413~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3413\ : std_logic;
SIGNAL \inst4|inst6|output[20][0]~212_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~43_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~43_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3021~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3021\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3025\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3023\ : std_logic;
SIGNAL \inst4|inst6|output[23][0]~20_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~159_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~47_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~47_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3123\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3127\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3125\ : std_logic;
SIGNAL \inst4|inst6|output[31][0]~4_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~45_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~45_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3349\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3345~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3345\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3347\ : std_logic;
SIGNAL \inst4|inst6|output[30][0]~132_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~46_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~46_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3219\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3223\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3221\ : std_logic;
SIGNAL \inst4|inst6|output[29][0]~80_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~44_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~44_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3457\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3453\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3455~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3455\ : std_logic;
SIGNAL \inst4|inst6|output[28][0]~196_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~160_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~33_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~33_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3447~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3447\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3451\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3449~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3449\ : std_logic;
SIGNAL \inst4|inst6|output[18][0]~180_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~34_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~34_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3327~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3327\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3331\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3329\ : std_logic;
SIGNAL \inst4|inst6|output[17][0]~92_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~35_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~35_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3255~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3255\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3259\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3257~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3257\ : std_logic;
SIGNAL \inst4|inst6|output[19][0]~52_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3525\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3529\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3527\ : std_logic;
SIGNAL \inst4|inst6|output[16][0]~244_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~157_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~161_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~29_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~29_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3429~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3429\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3433\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3431\ : std_logic;
SIGNAL \inst4|inst6|output[46][0]~136_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~30_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~30_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3337\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3333\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3335~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3335\ : std_logic;
SIGNAL \inst4|inst6|output[45][0]~96_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~28_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~28_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3531\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3535\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3533~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3533\ : std_logic;
SIGNAL \inst4|inst6|output[44][0]~200_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~31_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~31_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3241\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3237~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3237\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3239\ : std_logic;
SIGNAL \inst4|inst6|output[47][0]~8_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~155_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3285~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3285\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3289\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3287\ : std_logic;
SIGNAL \inst4|inst6|output[37][0]~100_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~25_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~25_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3403\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3399\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3401\ : std_logic;
SIGNAL \inst4|inst6|output[38][0]~152_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~24_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~24_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3495\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3499\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3497\ : std_logic;
SIGNAL \inst4|inst6|output[36][0]~216_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~27_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~27_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3201~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3201\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3205\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3203\ : std_logic;
SIGNAL \inst4|inst6|output[39][0]~24_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~154_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~21_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~21_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3489\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3493\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3491\ : std_logic;
SIGNAL \inst4|inst6|output[42][0]~168_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~22_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~22_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3393\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3397\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3395\ : std_logic;
SIGNAL \inst4|inst6|output[41][0]~104_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~20_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~20_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3561~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3561\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3565\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3563~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3563\ : std_logic;
SIGNAL \inst4|inst6|output[40][0]~232_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~23_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~23_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3315\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3319\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3317\ : std_logic;
SIGNAL \inst4|inst6|output[43][0]~40_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~153_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~19_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~19_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3367\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3363~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3363\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3365\ : std_logic;
SIGNAL \inst4|inst6|output[35][0]~56_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~18_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~18_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3417~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3417\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3421\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3419~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3419\ : std_logic;
SIGNAL \inst4|inst6|output[33][0]~108_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~17_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~17_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3513~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3513\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3517\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3515~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3515\ : std_logic;
SIGNAL \inst4|inst6|output[34][0]~184_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3577\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3573~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3573\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3575~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3575\ : std_logic;
SIGNAL \inst4|inst6|output[32][0]~248_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~152_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~156_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~167_combout\ : std_logic;
SIGNAL \inst1|Mux7~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3459~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3459\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3463\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3461\ : std_logic;
SIGNAL \inst4|inst6|output[52][0]~208_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~149_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~148_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~147_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~150_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~151_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~157_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~159_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~158_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~160_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~161_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~154_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~153_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~155_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~152_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~156_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~162_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~163_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~164_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~165_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~166_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~167_combout\ : std_logic;
SIGNAL \inst1|Add0~30\ : std_logic;
SIGNAL \inst1|Add0~25_sumout\ : std_logic;
SIGNAL \inst1|Mux6~1_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3179~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3179\ : std_logic;
SIGNAL \inst4|inst6|output[3][1]~496_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2679\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2683\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2681\ : std_logic;
SIGNAL \inst4|inst6|output[19][1]~368_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2349~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2349\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2353\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2351\ : std_logic;
SIGNAL \inst4|inst6|output[51][1]~304_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2961~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2961\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2965\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2963~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2963\ : std_logic;
SIGNAL \inst4|inst6|output[35][1]~432_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~129_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2949~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2949\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2953\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2951~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2951\ : std_logic;
SIGNAL \inst4|inst6|output[16][1]~380_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3313\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3309\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3311\ : std_logic;
SIGNAL \inst4|inst6|output[0][1]~508_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3169\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3165\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3167\ : std_logic;
SIGNAL \inst4|inst6|output[32][1]~444_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2751~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2751\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2755\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2753\ : std_logic;
SIGNAL \inst4|inst6|output[48][1]~316_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~126_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3271~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3271\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3267\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3269\ : std_logic;
SIGNAL \inst4|inst6|output[2][1]~504_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2625\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2629\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2627\ : std_logic;
SIGNAL \inst4|inst6|output[50][1]~312_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2853\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2857\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2855\ : std_logic;
SIGNAL \inst4|inst6|output[18][1]~376_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3109\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3105\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3107~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3107\ : std_logic;
SIGNAL \inst4|inst6|output[34][1]~440_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~127_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2037\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2041\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2039~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2039\ : std_logic;
SIGNAL \inst4|inst6|output[49][1]~308_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2859~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2859\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2863\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2861\ : std_logic;
SIGNAL \inst4|inst6|output[33][1]~436_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2419\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2415\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2417\ : std_logic;
SIGNAL \inst4|inst6|output[17][1]~372_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3117~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3117\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3121\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3119\ : std_logic;
SIGNAL \inst4|inst6|output[1][1]~500_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~128_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~130_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3261~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3261\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3265\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3263~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3263\ : std_logic;
SIGNAL \inst4|inst6|output[8][1]~492_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2619\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2623\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2621\ : std_logic;
SIGNAL \inst4|inst6|output[56][1]~300_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2847\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2851\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2849\ : std_logic;
SIGNAL \inst4|inst6|output[24][1]~364_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3103\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3099\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3101~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3101\ : std_logic;
SIGNAL \inst4|inst6|output[40][1]~428_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~131_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2917\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2913\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2915~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2915\ : std_logic;
SIGNAL \inst4|inst6|output[43][1]~416_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3145\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3141~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3141\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3143~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3143\ : std_logic;
SIGNAL \inst4|inst6|output[11][1]~480_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2511\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2515\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2513\ : std_logic;
SIGNAL \inst4|inst6|output[27][1]~352_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2181\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2185\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2183~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2183\ : std_logic;
SIGNAL \inst4|inst6|output[59][1]~288_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~134_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2499\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2503\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2501\ : std_logic;
SIGNAL \inst4|inst6|output[58][1]~296_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2767\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2763~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2763\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2765~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2765\ : std_logic;
SIGNAL \inst4|inst6|output[26][1]~360_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3069\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3073\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3071\ : std_logic;
SIGNAL \inst4|inst6|output[42][1]~424_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3229\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3225\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3227~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3227\ : std_logic;
SIGNAL \inst4|inst6|output[10][1]~488_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~132_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2775\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2779\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2777\ : std_logic;
SIGNAL \inst4|inst6|output[41][1]~420_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2289~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2289\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2293\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2291\ : std_logic;
SIGNAL \inst4|inst6|output[25][1]~356_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1971~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1971\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1975\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1973~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1973\ : std_logic;
SIGNAL \inst4|inst6|output[57][1]~292_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~133_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~135_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2959\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2955\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2957~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2957\ : std_logic;
SIGNAL \inst4|inst6|output[44][1]~396_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2673\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2677\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2675\ : std_logic;
SIGNAL \inst4|inst6|output[28][1]~332_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3171~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3171\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3175\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3173~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3173\ : std_logic;
SIGNAL \inst4|inst6|output[12][1]~460_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2343\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2347\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2345\ : std_logic;
SIGNAL \inst4|inst6|output[60][1]~268_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~141_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1659~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1659\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1663\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1661~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1661\ : std_logic;
SIGNAL \inst4|inst6|output[61][1]~260_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2013\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2017\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2015\ : std_logic;
SIGNAL \inst4|inst6|output[29][1]~324_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2919~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2919\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2923\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2921\ : std_logic;
SIGNAL \inst4|inst6|output[13][1]~452_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2521\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2517~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2517\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2519\ : std_logic;
SIGNAL \inst4|inst6|output[45][1]~388_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~143_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2505\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2509\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2507~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2507\ : std_logic;
SIGNAL \inst4|inst6|output[30][1]~328_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3135\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3139\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3137\ : std_logic;
SIGNAL \inst4|inst6|output[14][1]~456_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2907~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2907\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2911\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2909\ : std_logic;
SIGNAL \inst4|inst6|output[46][1]~392_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2175~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2175\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2179\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2177~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2177\ : std_logic;
SIGNAL \inst4|inst6|output[62][1]~264_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~142_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2191\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2187~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2187\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2189~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2189\ : std_logic;
SIGNAL \inst4|inst6|output[31][1]~320_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3033\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3037\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3035\ : std_logic;
SIGNAL \inst4|inst6|output[15][1]~448_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1833~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1833\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1837\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1835\ : std_logic;
SIGNAL \inst4|inst6|output[63][1]~256_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2697~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2697\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2701\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2699\ : std_logic;
SIGNAL \inst4|inst6|output[47][1]~384_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~144_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~145_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1981\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1977\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1979~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1979\ : std_logic;
SIGNAL \inst4|inst6|output[39][1]~400_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2295\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2299\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2297~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2297\ : std_logic;
SIGNAL \inst4|inst6|output[37][1]~404_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2773\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2769\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2771\ : std_logic;
SIGNAL \inst4|inst6|output[38][1]~408_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3031\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3027\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3029\ : std_logic;
SIGNAL \inst4|inst6|output[36][1]~412_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~137_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2869\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2865\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2867~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2867\ : std_logic;
SIGNAL \inst4|inst6|output[6][1]~472_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2043~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2043\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2047\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2045~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2045\ : std_logic;
SIGNAL \inst4|inst6|output[7][1]~464_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3115\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3111\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3113\ : std_logic;
SIGNAL \inst4|inst6|output[4][1]~476_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2421\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2425\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2423\ : std_logic;
SIGNAL \inst4|inst6|output[5][1]~468_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~136_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2007~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2007\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2011~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2011\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2009~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2009\ : std_logic;
SIGNAL \inst4|inst6|output[53][1]~276_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2901~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2901\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2905\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2903~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2903\ : std_logic;
SIGNAL \inst4|inst6|output[52][1]~284_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2493~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2493\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2497\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2495\ : std_logic;
SIGNAL \inst4|inst6|output[54][1]~280_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1665~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1665\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1669\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1667~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1667\ : std_logic;
SIGNAL \inst4|inst6|output[55][1]~272_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~139_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1443\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1447\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1445~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1445\ : std_logic;
SIGNAL \inst4|inst6|output[23][1]~336_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2757\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2761\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2759\ : std_logic;
SIGNAL \inst4|inst6|output[20][1]~348_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1725~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1725\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1729\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1727\ : std_logic;
SIGNAL \inst4|inst6|output[21][1]~340_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2341\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2337~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2337\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2339~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2339\ : std_logic;
SIGNAL \inst4|inst6|output[22][1]~344_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~138_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~140_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~146_combout\ : std_logic;
SIGNAL \inst1|Add2~30\ : std_logic;
SIGNAL \inst1|Add2~25_sumout\ : std_logic;
SIGNAL \inst1|Add1~30\ : std_logic;
SIGNAL \inst1|Add1~31\ : std_logic;
SIGNAL \inst1|Add1~25_sumout\ : std_logic;
SIGNAL \inst1|Mux6~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3039\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3043\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3041\ : std_logic;
SIGNAL \inst4|inst6|output[9][1]~484_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~127_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~128_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~129_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~126_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~130_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~141_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~142_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~143_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~144_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~145_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~132_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~134_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~131_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~133_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~135_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~139_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~137_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~136_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~138_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~140_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~146_combout\ : std_logic;
SIGNAL \inst1|Add0~26\ : std_logic;
SIGNAL \inst1|Add0~21_sumout\ : std_logic;
SIGNAL \inst1|Mux5~1_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1685~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1685\ : std_logic;
SIGNAL \inst4|inst6|output[53][2]~580_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2229\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2233\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2231~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2231\ : std_logic;
SIGNAL \inst4|inst6|output[57][2]~656_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1341\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1345\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1343~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1343\ : std_logic;
SIGNAL \inst4|inst6|output[61][2]~528_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2721~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2721\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2725\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2723~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2723\ : std_logic;
SIGNAL \inst4|inst6|output[49][2]~720_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~118_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1449\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1453\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1451\ : std_logic;
SIGNAL \inst4|inst6|output[21][2]~596_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2551\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2547~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2547\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2549\ : std_logic;
SIGNAL \inst4|inst6|output[17][2]~724_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2035\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2031\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2033~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2033\ : std_logic;
SIGNAL \inst4|inst6|output[25][2]~660_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1227~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1227\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1231~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1231\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1229\ : std_logic;
SIGNAL \inst4|inst6|output[29][2]~532_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~117_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1671~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1671\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1675\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1673\ : std_logic;
SIGNAL \inst4|inst6|output[45][2]~536_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2931~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2931\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2935\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2933\ : std_logic;
SIGNAL \inst4|inst6|output[33][2]~728_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2029\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2025\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2027\ : std_logic;
SIGNAL \inst4|inst6|output[37][2]~612_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2535\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2539\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2537\ : std_logic;
SIGNAL \inst4|inst6|output[41][2]~664_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~116_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2685~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2685\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2689\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2687\ : std_logic;
SIGNAL \inst4|inst6|output[9][2]~668_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1731\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1735\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1733~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1733\ : std_logic;
SIGNAL \inst4|inst6|output[13][2]~540_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2217~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2217\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2221\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2219~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2219\ : std_logic;
SIGNAL \inst4|inst6|output[5][2]~628_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2983\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2979\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2981\ : std_logic;
SIGNAL \inst4|inst6|output[1][2]~732_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~115_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~119_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3075~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3075\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3079\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3077~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3077\ : std_logic;
SIGNAL \inst4|inst6|output[3][2]~716_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2787~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2787\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2791\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2789~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2789\ : std_logic;
SIGNAL \inst4|inst6|output[11][2]~652_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2049\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2053\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2051\ : std_logic;
SIGNAL \inst4|inst6|output[15][2]~524_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2373\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2377\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2375\ : std_logic;
SIGNAL \inst4|inst6|output[7][2]~624_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~120_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1581~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1581\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1585\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1583~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1583\ : std_logic;
SIGNAL \inst4|inst6|output[63][2]~512_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1917~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1917\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1921\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1919~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1919\ : std_logic;
SIGNAL \inst4|inst6|output[55][2]~576_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2431\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2427~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2427\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2429~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2429\ : std_logic;
SIGNAL \inst4|inst6|output[59][2]~640_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2875\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2871~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2871\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2873\ : std_logic;
SIGNAL \inst4|inst6|output[51][2]~704_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~123_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2211\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2215\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2213~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2213\ : std_logic;
SIGNAL \inst4|inst6|output[39][2]~608_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2703~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2703\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2707\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2705~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2705\ : std_logic;
SIGNAL \inst4|inst6|output[43][2]~648_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3055\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3051~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3051\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3053\ : std_logic;
SIGNAL \inst4|inst6|output[35][2]~712_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1839\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1843\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1841~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1841\ : std_logic;
SIGNAL \inst4|inst6|output[47][2]~520_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~121_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1339\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1335~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1335\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1337~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1337\ : std_logic;
SIGNAL \inst4|inst6|output[31][2]~516_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1689~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1689\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1693\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1691\ : std_logic;
SIGNAL \inst4|inst6|output[23][2]~592_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2227~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2227\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2223~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2223\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2225~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2225\ : std_logic;
SIGNAL \inst4|inst6|output[27][2]~644_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2719\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2715\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2717\ : std_logic;
SIGNAL \inst4|inst6|output[19][2]~708_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~122_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~124_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3147\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3151\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3149\ : std_logic;
SIGNAL \inst4|inst6|output[34][2]~744_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2193\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2197\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2195\ : std_logic;
SIGNAL \inst4|inst6|output[46][2]~552_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2533\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2529\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2531~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2531\ : std_logic;
SIGNAL \inst4|inst6|output[38][2]~616_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2925\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2929\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2927\ : std_logic;
SIGNAL \inst4|inst6|output[42][2]~680_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~111_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2967~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2967\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2971\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2969~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2969\ : std_logic;
SIGNAL \inst4|inst6|output[10][2]~684_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2355\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2359\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2357~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2357\ : std_logic;
SIGNAL \inst4|inst6|output[14][2]~556_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2637~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2637\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2641\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2639~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2639\ : std_logic;
SIGNAL \inst4|inst6|output[6][2]~632_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3187\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3183~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3183\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3185\ : std_logic;
SIGNAL \inst4|inst6|output[2][2]~748_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~110_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3057~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3057\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3061\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3059~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3059\ : std_logic;
SIGNAL \inst4|inst6|output[50][2]~736_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2203\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2199\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2201~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2201\ : std_logic;
SIGNAL \inst4|inst6|output[54][2]~584_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1845~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1845\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1849~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1849\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1847~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1847\ : std_logic;
SIGNAL \inst4|inst6|output[62][2]~544_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~113_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2019\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2023\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2021\ : std_logic;
SIGNAL \inst4|inst6|output[22][2]~600_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2941\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2937~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2937\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2939\ : std_logic;
SIGNAL \inst4|inst6|output[18][2]~740_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2545\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2541~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2541\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2543~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2543\ : std_logic;
SIGNAL \inst4|inst6|output[26][2]~676_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1677\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1681\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1679\ : std_logic;
SIGNAL \inst4|inst6|output[30][2]~548_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~112_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~114_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2785\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2781~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2781\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2783\ : std_logic;
SIGNAL \inst4|inst6|output[4][2]~636_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2527\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2523~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2523\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2525~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2525\ : std_logic;
SIGNAL \inst4|inst6|output[12][2]~572_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3235\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3231\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3233\ : std_logic;
SIGNAL \inst4|inst6|output[0][2]~764_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3045\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3049\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3047~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3047\ : std_logic;
SIGNAL \inst4|inst6|output[8][2]~700_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~105_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2985~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2985\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2989\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2987~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2987\ : std_logic;
SIGNAL \inst4|inst6|output[16][2]~756_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1741\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1737~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1737\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1739~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1739\ : std_logic;
SIGNAL \inst4|inst6|output[28][2]~564_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2205\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2209\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2207~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2207\ : std_logic;
SIGNAL \inst4|inst6|output[20][2]~604_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2691~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2691\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2695\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2693\ : std_logic;
SIGNAL \inst4|inst6|output[24][2]~692_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~107_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2055~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2055\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2059\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2057\ : std_logic;
SIGNAL \inst4|inst6|output[60][2]~560_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2793~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2793\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2797\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2795\ : std_logic;
SIGNAL \inst4|inst6|output[56][2]~688_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3081\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3085\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3083\ : std_logic;
SIGNAL \inst4|inst6|output[48][2]~752_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2371\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2367~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2367\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2369\ : std_logic;
SIGNAL \inst4|inst6|output[52][2]~588_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~108_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2973\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2977\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2975~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2975\ : std_logic;
SIGNAL \inst4|inst6|output[40][2]~696_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2631~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2631\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2635\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2633~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2633\ : std_logic;
SIGNAL \inst4|inst6|output[36][2]~620_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2365\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2361\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2363\ : std_logic;
SIGNAL \inst4|inst6|output[44][2]~568_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3193\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3189~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3189\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3191~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3191\ : std_logic;
SIGNAL \inst4|inst6|output[32][2]~760_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~106_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~109_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~125_combout\ : std_logic;
SIGNAL \inst1|Add2~26\ : std_logic;
SIGNAL \inst1|Add2~21_sumout\ : std_logic;
SIGNAL \inst1|Add1~26\ : std_logic;
SIGNAL \inst1|Add1~27\ : std_logic;
SIGNAL \inst1|Add1~21_sumout\ : std_logic;
SIGNAL \inst1|Mux5~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2709~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2709\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2713\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2711\ : std_logic;
SIGNAL \inst4|inst6|output[58][2]~672_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~111_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~110_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~113_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~112_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~114_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~122_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~120_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~123_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~121_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~124_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~107_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~108_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~106_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~105_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~109_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~116_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~117_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~118_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~115_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~119_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~125_combout\ : std_logic;
SIGNAL \inst1|Add0~22\ : std_logic;
SIGNAL \inst1|Add0~17_sumout\ : std_logic;
SIGNAL \inst1|Mux4~1_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2555~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2555\ : std_logic;
SIGNAL \inst4|inst6|output[1][3]~892_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1867\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1863\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1865~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1865\ : std_logic;
SIGNAL \inst4|inst6|output[5][3]~884_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2385~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2385\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2389\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2387\ : std_logic;
SIGNAL \inst4|inst6|output[9][3]~888_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2073\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2077\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2075~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2075\ : std_logic;
SIGNAL \inst4|inst6|output[13][3]~880_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~94_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1115\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1111~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1111\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1113\ : std_logic;
SIGNAL \inst4|inst6|output[61][3]~832_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1365~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1365\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1369\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1367~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1367\ : std_logic;
SIGNAL \inst4|inst6|output[53][3]~836_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1927\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1923\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1925~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1925\ : std_logic;
SIGNAL \inst4|inst6|output[57][3]~840_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2437\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2433~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2433\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2435~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2435\ : std_logic;
SIGNAL \inst4|inst6|output[49][3]~844_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~97_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1695\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1699~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1699\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1697~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1697\ : std_logic;
SIGNAL \inst4|inst6|output[25][3]~856_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1857~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1857\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1861~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1861\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1859\ : std_logic;
SIGNAL \inst4|inst6|output[17][3]~860_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1233~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1233\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1237\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1235~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1235\ : std_logic;
SIGNAL \inst4|inst6|output[21][3]~852_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1375~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1375\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1371~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1371\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1373~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1373\ : std_logic;
SIGNAL \inst4|inst6|output[29][3]~848_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~96_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1705\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1701~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1701\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1703~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1703\ : std_logic;
SIGNAL \inst4|inst6|output[37][3]~868_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1933\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1929\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1931\ : std_logic;
SIGNAL \inst4|inst6|output[45][3]~864_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2251\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2247\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2249\ : std_logic;
SIGNAL \inst4|inst6|output[41][3]~872_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2379\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2383\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2381\ : std_logic;
SIGNAL \inst4|inst6|output[33][3]~876_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~95_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~98_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1599~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1599\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1603\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1601~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1601\ : std_logic;
SIGNAL \inst4|inst6|output[62][3]~896_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2877~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2877\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2881\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2879~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2879\ : std_logic;
SIGNAL \inst4|inst6|output[50][3]~908_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2443\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2439~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2439\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2441\ : std_logic;
SIGNAL \inst4|inst6|output[58][3]~904_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1939\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1935\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1937\ : std_logic;
SIGNAL \inst4|inst6|output[54][3]~900_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~92_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2805~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2805\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2809\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2807~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2807\ : std_logic;
SIGNAL \inst4|inst6|output[10][3]~952_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2587\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2583~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2583\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2585~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2585\ : std_logic;
SIGNAL \inst4|inst6|output[14][3]~944_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2461\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2457~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2457\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2459~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2459\ : std_logic;
SIGNAL \inst4|inst6|output[6][3]~948_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2943\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2947\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2945\ : std_logic;
SIGNAL \inst4|inst6|output[2][3]~956_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~89_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2257\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2253\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2255\ : std_logic;
SIGNAL \inst4|inst6|output[26][3]~920_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1711\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1707~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1707\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1709~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1709\ : std_logic;
SIGNAL \inst4|inst6|output[22][3]~916_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1941~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1941\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1945\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1943~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1943\ : std_logic;
SIGNAL \inst4|inst6|output[30][3]~912_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2445~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2445\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2449\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2447~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2447\ : std_logic;
SIGNAL \inst4|inst6|output[18][3]~924_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~91_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2799~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2799\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2803\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2801~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2801\ : std_logic;
SIGNAL \inst4|inst6|output[34][3]~940_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2263\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2259\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2261~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2261\ : std_logic;
SIGNAL \inst4|inst6|output[38][3]~932_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2455~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2455\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2451~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2451\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2453~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2453\ : std_logic;
SIGNAL \inst4|inst6|output[46][3]~928_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2727~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2727\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2731\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2729~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2729\ : std_logic;
SIGNAL \inst4|inst6|output[42][3]~936_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~90_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~93_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2079~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2079\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2083\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2081\ : std_logic;
SIGNAL \inst4|inst6|output[52][3]~964_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1749~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1749\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1753\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1751\ : std_logic;
SIGNAL \inst4|inst6|output[60][3]~960_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2995\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2991\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2993\ : std_logic;
SIGNAL \inst4|inst6|output[48][3]~972_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2589~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2589\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2593\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2591~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2591\ : std_logic;
SIGNAL \inst4|inst6|output[56][3]~968_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~87_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2743\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2739\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2741~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2741\ : std_logic;
SIGNAL \inst4|inst6|output[36][3]~996_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3067\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3063~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3063\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3065~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3065\ : std_logic;
SIGNAL \inst4|inst6|output[40][3]~1000_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2883\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2887\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2885~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2885\ : std_logic;
SIGNAL \inst4|inst6|output[44][3]~992_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~85_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3093~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3093\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3097\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3095~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3095\ : std_logic;
SIGNAL \inst4|inst6|output[8][3]~1016_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3157\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3153\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3155\ : std_logic;
SIGNAL \inst4|inst6|output[0][3]~1020_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2821\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2817~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2817\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2819~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2819\ : std_logic;
SIGNAL \inst4|inst6|output[4][3]~1012_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM2997\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM3001\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM2999\ : std_logic;
SIGNAL \inst4|inst6|output[12][3]~1008_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~84_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2463~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2463\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2467\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2465~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2465\ : std_logic;
SIGNAL \inst4|inst6|output[28][3]~976_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2265\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2269\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2267\ : std_logic;
SIGNAL \inst4|inst6|output[20][3]~980_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2733~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2733\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2737\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2735~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2735\ : std_logic;
SIGNAL \inst4|inst6|output[24][3]~984_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2811\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2815\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2813~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2813\ : std_logic;
SIGNAL \inst4|inst6|output[16][3]~988_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~86_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~88_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1537\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1533\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1535\ : std_logic;
SIGNAL \inst4|inst6|output[7][3]~820_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2241~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2241\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2245\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2243~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2243\ : std_logic;
SIGNAL \inst4|inst6|output[3][3]~828_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1747\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1743~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1743\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1745~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1745\ : std_logic;
SIGNAL \inst4|inst6|output[15][3]~816_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2067~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2067\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2071\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2069~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2069\ : std_logic;
SIGNAL \inst4|inst6|output[11][3]~824_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~99_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1109\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1105~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1105\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1107~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1107\ : std_logic;
SIGNAL \inst4|inst6|output[31][3]~784_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1353~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1353\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1357\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1355\ : std_logic;
SIGNAL \inst4|inst6|output[27][3]~792_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1045\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1041\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1043\ : std_logic;
SIGNAL \inst4|inst6|output[23][3]~788_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1531\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1527\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1529\ : std_logic;
SIGNAL \inst4|inst6|output[19][3]~796_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~101_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1851~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1851\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1855\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1853~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1853\ : std_logic;
SIGNAL \inst4|inst6|output[43][3]~808_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1363\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1359~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1359\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1361~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1361\ : std_logic;
SIGNAL \inst4|inst6|output[39][3]~804_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1597\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1593~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1593\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1595~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1595\ : std_logic;
SIGNAL \inst4|inst6|output[47][3]~800_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2061\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2065\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2063\ : std_logic;
SIGNAL \inst4|inst6|output[35][3]~812_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~100_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2647\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2643~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2643\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2645~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2645\ : std_logic;
SIGNAL \inst4|inst6|output[51][3]~780_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1347~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1347\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1351\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1349~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1349\ : std_logic;
SIGNAL \inst4|inst6|output[63][3]~768_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1587~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1587\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1591\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1589~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1589\ : std_logic;
SIGNAL \inst4|inst6|output[55][3]~772_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2235~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2235\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2239~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2239\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2237~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2237\ : std_logic;
SIGNAL \inst4|inst6|output[59][3]~776_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~102_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~103_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~104_combout\ : std_logic;
SIGNAL \inst1|Add1~22\ : std_logic;
SIGNAL \inst1|Add1~23\ : std_logic;
SIGNAL \inst1|Add1~17_sumout\ : std_logic;
SIGNAL \inst1|Add2~22\ : std_logic;
SIGNAL \inst1|Add2~17_sumout\ : std_logic;
SIGNAL \inst1|Mux4~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3087~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3087\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3091\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3089~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3089\ : std_logic;
SIGNAL \inst4|inst6|output[32][3]~1004_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~89_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~91_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~90_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~92_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~93_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~95_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~96_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~97_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~94_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~98_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~87_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~85_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~86_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~84_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~88_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~100_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~101_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~102_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~99_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~103_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~104_combout\ : std_logic;
SIGNAL \inst1|Add0~18\ : std_logic;
SIGNAL \inst1|Add0~13_sumout\ : std_logic;
SIGNAL \inst1|Mux3~1_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1397~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1397\ : std_logic;
SIGNAL \inst4|inst6|output[37][4]~1172_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1891\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1887\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1889~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1889\ : std_logic;
SIGNAL \inst4|inst6|output[5][4]~1236_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1047\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1051\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1049\ : std_logic;
SIGNAL \inst4|inst6|output[21][4]~1108_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM885\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM889\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM887\ : std_logic;
SIGNAL \inst4|inst6|output[53][4]~1044_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~75_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2127~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2127\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2131\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2129~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2129\ : std_logic;
SIGNAL \inst4|inst6|output[7][4]~1232_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM937\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM941\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM939\ : std_logic;
SIGNAL \inst4|inst6|output[55][4]~1028_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1145\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1141~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1141\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1143\ : std_logic;
SIGNAL \inst4|inst6|output[23][4]~1104_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1633\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1629~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1629\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1631~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1631\ : std_logic;
SIGNAL \inst4|inst6|output[39][4]~1168_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~76_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2109~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2109\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2113\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2111~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2111\ : std_logic;
SIGNAL \inst4|inst6|output[36][4]~1180_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1281\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1285\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1283~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1283\ : std_logic;
SIGNAL \inst4|inst6|output[52][4]~1076_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1543\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1539~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1539\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1541\ : std_logic;
SIGNAL \inst4|inst6|output[20][4]~1116_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2611\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2607\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2609~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2609\ : std_logic;
SIGNAL \inst4|inst6|output[4][4]~1244_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~73_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1129\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1133\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1131\ : std_logic;
SIGNAL \inst4|inst6|output[54][4]~1060_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1951\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1947~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1947\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1949\ : std_logic;
SIGNAL \inst4|inst6|output[38][4]~1176_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1387\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1383\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1385\ : std_logic;
SIGNAL \inst4|inst6|output[22][4]~1112_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2475\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2479\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2477~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2477\ : std_logic;
SIGNAL \inst4|inst6|output[6][4]~1240_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~74_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~77_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2655~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2655\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2659\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2657~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2657\ : std_logic;
SIGNAL \inst4|inst6|output[11][4]~1248_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1311~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1311\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1315~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1315\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1313~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1313\ : std_logic;
SIGNAL \inst4|inst6|output[59][4]~1032_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1621\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1617~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1617\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1619~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1619\ : std_logic;
SIGNAL \inst4|inst6|output[27][4]~1120_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2119\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2115~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2115\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2117~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2117\ : std_logic;
SIGNAL \inst4|inst6|output[43][4]~1184_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~71_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2095\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2091\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2093\ : std_logic;
SIGNAL \inst4|inst6|output[24][4]~1132_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1765\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1761~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1761\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1763\ : std_logic;
SIGNAL \inst4|inst6|output[56][4]~1080_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3003\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3007\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3005\ : std_logic;
SIGNAL \inst4|inst6|output[8][4]~1260_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2595~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2595\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2599\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2597~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2597\ : std_logic;
SIGNAL \inst4|inst6|output[40][4]~1196_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~68_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2893\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2889\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2891\ : std_logic;
SIGNAL \inst4|inst6|output[10][4]~1256_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1881\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1885\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1883\ : std_logic;
SIGNAL \inst4|inst6|output[26][4]~1128_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2469~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2469\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2473\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2471\ : std_logic;
SIGNAL \inst4|inst6|output[42][4]~1192_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1605\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1609\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1607\ : std_logic;
SIGNAL \inst4|inst6|output[58][4]~1064_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~69_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1123~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1123\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1127\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1125\ : std_logic;
SIGNAL \inst4|inst6|output[57][4]~1048_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1389~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1389\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1393\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1391~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1391\ : std_logic;
SIGNAL \inst4|inst6|output[25][4]~1124_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1957\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1953~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1953\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1955\ : std_logic;
SIGNAL \inst4|inst6|output[41][4]~1188_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2485\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2481~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2481\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2483\ : std_logic;
SIGNAL \inst4|inst6|output[9][4]~1252_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~70_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~72_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1869~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1869\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1873\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1871\ : std_logic;
SIGNAL \inst4|inst6|output[62][4]~1056_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2391\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2395\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2393~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2393\ : std_logic;
SIGNAL \inst4|inst6|output[60][4]~1072_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1117~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1117\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1121\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1119~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1119\ : std_logic;
SIGNAL \inst4|inst6|output[63][4]~1024_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1377~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1377\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1381\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1379~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1379\ : std_logic;
SIGNAL \inst4|inst6|output[61][4]~1040_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~81_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1317~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1317\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1321\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1319~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1319\ : std_logic;
SIGNAL \inst4|inst6|output[47][4]~1152_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2653\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2649\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2651~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2651\ : std_logic;
SIGNAL \inst4|inst6|output[44][4]~1164_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2107\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2103\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2105\ : std_logic;
SIGNAL \inst4|inst6|output[46][4]~1160_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1627\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1623\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1625~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1625\ : std_logic;
SIGNAL \inst4|inst6|output[45][4]~1156_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~79_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2311\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2307~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2307\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2309~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2309\ : std_logic;
SIGNAL \inst4|inst6|output[14][4]~1224_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1777\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1773\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1775~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1775\ : std_logic;
SIGNAL \inst4|inst6|output[13][4]~1220_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1465\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1461\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1463\ : std_logic;
SIGNAL \inst4|inst6|output[15][4]~1216_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2823~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2823\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2827\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2825\ : std_logic;
SIGNAL \inst4|inst6|output[12][4]~1228_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~78_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2089\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2085\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2087\ : std_logic;
SIGNAL \inst4|inst6|output[28][4]~1100_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1135\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1139\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1137~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1137\ : std_logic;
SIGNAL \inst4|inst6|output[29][4]~1092_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1611\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1615\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1613~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1613\ : std_logic;
SIGNAL \inst4|inst6|output[30][4]~1096_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM943~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM943\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM947\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM945~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM945\ : std_logic;
SIGNAL \inst4|inst6|output[31][4]~1088_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~80_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~82_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3009~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3009\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3013\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3011~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3011\ : std_logic;
SIGNAL \inst4|inst6|output[2][4]~1272_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2605\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2601~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2601\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2603\ : std_logic;
SIGNAL \inst4|inst6|output[34][4]~1208_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2097~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2097\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2101\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2099~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2099\ : std_logic;
SIGNAL \inst4|inst6|output[18][4]~1144_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1755\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1759~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1759\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1757~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1757\ : std_logic;
SIGNAL \inst4|inst6|output[50][4]~1068_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~64_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2749\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2745~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2745\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2747~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2747\ : std_logic;
SIGNAL \inst4|inst6|output[32][4]~1212_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1875\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1879\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1877\ : std_logic;
SIGNAL \inst4|inst6|output[48][4]~1084_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3019\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3015\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3017\ : std_logic;
SIGNAL \inst4|inst6|output[0][4]~1276_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~63_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1767~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1767\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1771\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1769~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1769\ : std_logic;
SIGNAL \inst4|inst6|output[19][4]~1136_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1459\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1455~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1455\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1457\ : std_logic;
SIGNAL \inst4|inst6|output[51][4]~1036_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2305\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2301\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2303~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2303\ : std_logic;
SIGNAL \inst4|inst6|output[35][4]~1200_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2829~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2829\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2833\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2831\ : std_logic;
SIGNAL \inst4|inst6|output[3][4]~1264_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~66_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2613\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2617\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2615\ : std_logic;
SIGNAL \inst4|inst6|output[1][4]~1268_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2121\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2125\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2123~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2123\ : std_logic;
SIGNAL \inst4|inst6|output[33][4]~1204_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1275\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1279\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1277\ : std_logic;
SIGNAL \inst4|inst6|output[49][4]~1052_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1545~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1545\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1549\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1547~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1547\ : std_logic;
SIGNAL \inst4|inst6|output[17][4]~1140_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~65_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~67_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~83_combout\ : std_logic;
SIGNAL \inst1|Add2~18\ : std_logic;
SIGNAL \inst1|Add2~13_sumout\ : std_logic;
SIGNAL \inst1|Add1~18\ : std_logic;
SIGNAL \inst1|Add1~19\ : std_logic;
SIGNAL \inst1|Add1~13_sumout\ : std_logic;
SIGNAL \inst1|Mux3~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2271~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2271\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2273~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2273\ : std_logic;
SIGNAL \inst4|inst6|output[16][4]~1148_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~73_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~75_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~76_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~74_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~77_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~80_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~78_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~79_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~81_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~82_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~66_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~65_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~63_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~64_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~67_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~69_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~70_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~68_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~71_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~72_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~83_combout\ : std_logic;
SIGNAL \inst1|Add0~14\ : std_logic;
SIGNAL \inst1|Add0~9_sumout\ : std_logic;
SIGNAL \inst1|Mux2~1_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2405\ : std_logic;
SIGNAL \inst4|inst6|output[50][5]~1504_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1905~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1905\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1909\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1907~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1907\ : std_logic;
SIGNAL \inst4|inst6|output[58][5]~1440_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1147\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1151\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1149\ : std_logic;
SIGNAL \inst4|inst6|output[62][5]~1288_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1417~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1417\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1413~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1413\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1415~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1415\ : std_logic;
SIGNAL \inst4|inst6|output[54][5]~1376_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~50_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1789\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1785\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1787~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1787\ : std_logic;
SIGNAL \inst4|inst6|output[6][5]~1388_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2317\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2313\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2315~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2315\ : std_logic;
SIGNAL \inst4|inst6|output[10][5]~1452_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2839\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2835\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2837\ : std_logic;
SIGNAL \inst4|inst6|output[2][5]~1516_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1473\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1477\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1475~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1475\ : std_logic;
SIGNAL \inst4|inst6|output[14][5]~1336_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~47_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2661~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2661\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2665\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2663\ : std_logic;
SIGNAL \inst4|inst6|output[34][5]~1512_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1645\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1641\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1643~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1643\ : std_logic;
SIGNAL \inst4|inst6|output[38][5]~1384_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1323\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1327\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1325\ : std_logic;
SIGNAL \inst4|inst6|output[46][5]~1320_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2139~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2139\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2143\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2141~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2141\ : std_logic;
SIGNAL \inst4|inst6|output[42][5]~1448_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~48_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1171\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1175\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1173~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1173\ : std_logic;
SIGNAL \inst4|inst6|output[22][5]~1380_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2155\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2151~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2151\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2153~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2153\ : std_logic;
SIGNAL \inst4|inst6|output[18][5]~1508_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1657\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1653\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1655\ : std_logic;
SIGNAL \inst4|inst6|output[26][5]~1444_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM965\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM961\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM963\ : std_logic;
SIGNAL \inst4|inst6|output[30][5]~1304_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~49_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~51_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2323\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2319~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2319\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2321\ : std_logic;
SIGNAL \inst4|inst6|output[40][5]~1464_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1467~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1467\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1471\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1469~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1469\ : std_logic;
SIGNAL \inst4|inst6|output[44][5]~1324_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2841\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2845\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2843\ : std_logic;
SIGNAL \inst4|inst6|output[32][5]~1528_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1791\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1795\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1793\ : std_logic;
SIGNAL \inst4|inst6|output[36][5]~1400_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~43_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1897\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1893~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1893\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1895~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1895\ : std_logic;
SIGNAL \inst4|inst6|output[4][5]~1404_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1551~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1551\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1555\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1553~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1553\ : std_logic;
SIGNAL \inst4|inst6|output[12][5]~1340_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2487~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2487\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2491\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2489~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2489\ : std_logic;
SIGNAL \inst4|inst6|output[8][5]~1468_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2895\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2899\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2897\ : std_logic;
SIGNAL \inst4|inst6|output[0][5]~1532_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~42_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2331\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2335\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2333~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2333\ : std_logic;
SIGNAL \inst4|inst6|output[16][5]~1524_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1081\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1085\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1083\ : std_logic;
SIGNAL \inst4|inst6|output[28][5]~1308_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1287~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1287\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1291\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1289\ : std_logic;
SIGNAL \inst4|inst6|output[20][5]~1396_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1797~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1797\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1801\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1799~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1799\ : std_logic;
SIGNAL \inst4|inst6|output[24][5]~1460_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~44_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2569\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2565\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2567~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2567\ : std_logic;
SIGNAL \inst4|inst6|output[48][5]~1520_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1489\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1485~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1485\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1487~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1487\ : std_logic;
SIGNAL \inst4|inst6|output[52][5]~1392_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1989\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1993\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1991~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1991\ : std_logic;
SIGNAL \inst4|inst6|output[56][5]~1456_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~45_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~46_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2397\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2401~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2401\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2399~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2399\ : std_logic;
SIGNAL \inst4|inst6|output[35][5]~1480_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1899~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1899\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1903\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1901\ : std_logic;
SIGNAL \inst4|inst6|output[43][5]~1416_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1157\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1153\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1155~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1155\ : std_logic;
SIGNAL \inst4|inst6|output[47][5]~1312_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1407~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1407\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1411\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1409~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1409\ : std_logic;
SIGNAL \inst4|inst6|output[39][5]~1352_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~58_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1983\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1987\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1985~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1985\ : std_logic;
SIGNAL \inst4|inst6|output[11][5]~1420_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2563\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2559\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2561~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2561\ : std_logic;
SIGNAL \inst4|inst6|output[3][5]~1484_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1479\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1483\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1481\ : std_logic;
SIGNAL \inst4|inst6|output[7][5]~1356_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1249\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1245\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1247\ : std_logic;
SIGNAL \inst4|inst6|output[15][5]~1328_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~57_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM949\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM953\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM951~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM951\ : std_logic;
SIGNAL \inst4|inst6|output[63][5]~1280_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2149\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2145\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2147~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2147\ : std_logic;
SIGNAL \inst4|inst6|output[51][5]~1472_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1159~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1159\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1163\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1161\ : std_logic;
SIGNAL \inst4|inst6|output[55][5]~1344_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1557~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1557\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1561\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1559~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1559\ : std_logic;
SIGNAL \inst4|inst6|output[59][5]~1408_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~60_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM751\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM755\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM753\ : std_logic;
SIGNAL \inst4|inst6|output[31][5]~1296_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM967\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM971\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM969\ : std_logic;
SIGNAL \inst4|inst6|output[23][5]~1348_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1419~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1419\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1423\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1421~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1421\ : std_logic;
SIGNAL \inst4|inst6|output[27][5]~1412_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1807\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1803~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1803\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1805~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1805\ : std_logic;
SIGNAL \inst4|inst6|output[19][5]~1476_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~59_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~61_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM733~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM733\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM737\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM735\ : std_logic;
SIGNAL \inst4|inst6|output[53][5]~1360_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM891\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM895\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM893~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM893\ : std_logic;
SIGNAL \inst4|inst6|output[21][5]~1364_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1639\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1635~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1635\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1637\ : std_logic;
SIGNAL \inst4|inst6|output[5][5]~1372_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1165\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1169\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1167\ : std_logic;
SIGNAL \inst4|inst6|output[37][5]~1368_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~54_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1779~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1779\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1783\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1781~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1781\ : std_logic;
SIGNAL \inst4|inst6|output[13][5]~1332_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM955\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM959\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM957\ : std_logic;
SIGNAL \inst4|inst6|output[29][5]~1300_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1405\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1401~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1401\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1403~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1403\ : std_logic;
SIGNAL \inst4|inst6|output[45][5]~1316_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM749\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM745\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM747\ : std_logic;
SIGNAL \inst4|inst6|output[61][5]~1284_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~55_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2329\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2325~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2325\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2327~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2327\ : std_logic;
SIGNAL \inst4|inst6|output[1][5]~1500_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1809\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1813\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1811\ : std_logic;
SIGNAL \inst4|inst6|output[33][5]~1496_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1293\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1297\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1295~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1295\ : std_logic;
SIGNAL \inst4|inst6|output[17][5]~1492_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1087~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1087\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1091\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1089\ : std_logic;
SIGNAL \inst4|inst6|output[49][5]~1488_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~52_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1177\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1181\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1179~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1179\ : std_logic;
SIGNAL \inst4|inst6|output[25][5]~1428_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2133\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2137\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2135~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2135\ : std_logic;
SIGNAL \inst4|inst6|output[9][5]~1436_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1651\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1647\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1649~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1649\ : std_logic;
SIGNAL \inst4|inst6|output[41][5]~1432_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM973\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM977\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM975~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM975\ : std_logic;
SIGNAL \inst4|inst6|output[57][5]~1424_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~53_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~56_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~62_combout\ : std_logic;
SIGNAL \inst1|Add1~14\ : std_logic;
SIGNAL \inst1|Add1~15\ : std_logic;
SIGNAL \inst1|Add1~9_sumout\ : std_logic;
SIGNAL \inst1|Add2~14\ : std_logic;
SIGNAL \inst1|Add2~9_sumout\ : std_logic;
SIGNAL \inst1|Mux2~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1239~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1239\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1243\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1241~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1241\ : std_logic;
SIGNAL \inst4|inst6|output[60][5]~1292_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~60_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~57_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~59_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~58_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~61_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~52_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~54_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~55_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~53_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~56_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~45_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~43_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~44_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~42_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~46_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~47_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~49_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~48_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~50_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~51_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~62_combout\ : std_logic;
SIGNAL \inst1|Add0~10\ : std_logic;
SIGNAL \inst1|Add0~5_sumout\ : std_logic;
SIGNAL \inst1|Mux1~1_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2279~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2279\ : std_logic;
SIGNAL \inst4|inst6|output[48][6]~1740_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1021\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1025\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1023\ : std_logic;
SIGNAL \inst4|inst6|output[60][6]~1728_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1719~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1719\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1723\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1721\ : std_logic;
SIGNAL \inst4|inst6|output[56][6]~1736_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1273\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1269\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1271\ : std_logic;
SIGNAL \inst4|inst6|output[52][6]~1732_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~36_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM757\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM761\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM759~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM759\ : std_logic;
SIGNAL \inst4|inst6|output[63][6]~1536_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1299~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1299\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1303\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1301\ : std_logic;
SIGNAL \inst4|inst6|output[59][6]~1544_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1819\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1815~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1815\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1817\ : std_logic;
SIGNAL \inst4|inst6|output[51][6]~1548_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~39_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2157\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2161\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2159\ : std_logic;
SIGNAL \inst4|inst6|output[50][6]~1676_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1205\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1201~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1201\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1203\ : std_logic;
SIGNAL \inst4|inst6|output[54][6]~1668_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1009\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1013\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1011\ : std_logic;
SIGNAL \inst4|inst6|output[62][6]~1664_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1573\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1569~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1569\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1571~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1571\ : std_logic;
SIGNAL \inst4|inst6|output[58][6]~1672_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~37_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM647\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM643~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM643\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM645\ : std_logic;
SIGNAL \inst4|inst6|output[61][6]~1600_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1195\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1199\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1197~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1197\ : std_logic;
SIGNAL \inst4|inst6|output[57][6]~1632_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM785\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM781~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM781\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM783\ : std_logic;
SIGNAL \inst4|inst6|output[53][6]~1616_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1501\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1497~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1497\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1499~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1499\ : std_logic;
SIGNAL \inst4|inst6|output[49][6]~1648_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~38_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~40_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1015\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1019\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1017\ : std_logic;
SIGNAL \inst4|inst6|output[22][6]~1684_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM617~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM617\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM621\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM619\ : std_logic;
SIGNAL \inst4|inst6|output[23][6]~1556_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1333\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1329~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1329\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1331\ : std_logic;
SIGNAL \inst4|inst6|output[20][6]~1748_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM739\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM743\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM741~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM741\ : std_logic;
SIGNAL \inst4|inst6|output[21][6]~1620_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~33_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1521~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1521\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1525\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1523\ : std_logic;
SIGNAL \inst4|inst6|output[28][6]~1744_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM775\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM779\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM777\ : std_logic;
SIGNAL \inst4|inst6|output[29][6]~1604_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1207~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1207\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1211\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1209~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1209\ : std_logic;
SIGNAL \inst4|inst6|output[30][6]~1680_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM641\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM637\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM639\ : std_logic;
SIGNAL \inst4|inst6|output[31][6]~1552_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~34_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1959~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1959\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1963\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1961~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1961\ : std_logic;
SIGNAL \inst4|inst6|output[16][6]~1756_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1513\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1509\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1511~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1511\ : std_logic;
SIGNAL \inst4|inst6|output[18][6]~1692_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1103\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1099\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1101~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1101\ : std_logic;
SIGNAL \inst4|inst6|output[17][6]~1652_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM925\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM929\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM927~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM927\ : std_logic;
SIGNAL \inst4|inst6|output[19][6]~1564_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~31_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1825\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1821\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1823~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1823\ : std_logic;
SIGNAL \inst4|inst6|output[24][6]~1752_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM767\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM763~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM763\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM765~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM765\ : std_logic;
SIGNAL \inst4|inst6|output[27][6]~1560_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1003~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1003\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1007\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1005~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1005\ : std_logic;
SIGNAL \inst4|inst6|output[25][6]~1636_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1435\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1431\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1433~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1433\ : std_logic;
SIGNAL \inst4|inst6|output[26][6]~1688_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~32_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~35_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2577\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2581\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2579~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2579\ : std_logic;
SIGNAL \inst4|inst6|output[8][6]~1784_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2005\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2001\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2003~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2003\ : std_logic;
SIGNAL \inst4|inst6|output[10][6]~1720_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1257\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1261\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1259\ : std_logic;
SIGNAL \inst4|inst6|output[11][6]~1592_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1491~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1491\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1495\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1493~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1493\ : std_logic;
SIGNAL \inst4|inst6|output[9][6]~1644_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~22_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2671\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2667\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2669\ : std_logic;
SIGNAL \inst4|inst6|output[0][6]~1788_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1305~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1305\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1309\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1307~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1307\ : std_logic;
SIGNAL \inst4|inst6|output[3][6]~1596_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1563~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1563\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1567\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1565\ : std_logic;
SIGNAL \inst4|inst6|output[1][6]~1660_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2163~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2163\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2167\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2165~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2165\ : std_logic;
SIGNAL \inst4|inst6|output[2][6]~1724_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~21_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM935\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM931\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM933\ : std_logic;
SIGNAL \inst4|inst6|output[7][6]~1588_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1515~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1515\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1519\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1517~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1517\ : std_logic;
SIGNAL \inst4|inst6|output[6][6]~1716_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1097\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1093~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1093\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1095~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1095\ : std_logic;
SIGNAL \inst4|inst6|output[5][6]~1628_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1969\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1965~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1965\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1967~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1967\ : std_logic;
SIGNAL \inst4|inst6|output[4][6]~1780_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~23_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM995\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM991\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM993\ : std_logic;
SIGNAL \inst4|inst6|output[15][6]~1584_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1263\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1267\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1265\ : std_logic;
SIGNAL \inst4|inst6|output[13][6]~1612_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2287\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2283\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2285\ : std_logic;
SIGNAL \inst4|inst6|output[12][6]~1776_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1713\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1717\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1715~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1715\ : std_logic;
SIGNAL \inst4|inst6|output[14][6]~1712_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~24_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~25_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1425~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1425\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1429\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1427~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1427\ : std_logic;
SIGNAL \inst4|inst6|output[41][6]~1640_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2413\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2409\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2411\ : std_logic;
SIGNAL \inst4|inst6|output[40][6]~1768_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1911\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1915\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1913\ : std_logic;
SIGNAL \inst4|inst6|output[42][6]~1704_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1183\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1187\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1185\ : std_logic;
SIGNAL \inst4|inst6|output[43][6]~1576_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~27_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1193\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1189\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1191\ : std_logic;
SIGNAL \inst4|inst6|output[45][6]~1608_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2173\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2169\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2171\ : std_logic;
SIGNAL \inst4|inst6|output[44][6]~1760_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM985~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM985\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM989\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM987~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM987\ : std_logic;
SIGNAL \inst4|inst6|output[47][6]~1568_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1579\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1575\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1577~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1577\ : std_logic;
SIGNAL \inst4|inst6|output[46][6]~1696_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~29_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1831\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1827~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1827\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1829\ : std_logic;
SIGNAL \inst4|inst6|output[36][6]~1764_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM769~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM769\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM773\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM771\ : std_logic;
SIGNAL \inst4|inst6|output[39][6]~1572_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1437~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1437\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1441\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1439~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1439\ : std_logic;
SIGNAL \inst4|inst6|output[38][6]~1700_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM997\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM1001\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM999~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM999\ : std_logic;
SIGNAL \inst4|inst6|output[37][6]~1624_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~28_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2571\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2575\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2573\ : std_logic;
SIGNAL \inst4|inst6|output[32][6]~1772_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1995\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1999\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1997~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1997\ : std_logic;
SIGNAL \inst4|inst6|output[34][6]~1708_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1255\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1251\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1253\ : std_logic;
SIGNAL \inst4|inst6|output[35][6]~1580_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1503~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1503\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1507\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1505\ : std_logic;
SIGNAL \inst4|inst6|output[33][6]~1656_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~26_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~30_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~41_combout\ : std_logic;
SIGNAL \inst1|Add2~10\ : std_logic;
SIGNAL \inst1|Add2~5_sumout\ : std_logic;
SIGNAL \inst1|Add1~10\ : std_logic;
SIGNAL \inst1|Add1~11\ : std_logic;
SIGNAL \inst1|Add1~5_sumout\ : std_logic;
SIGNAL \inst1|Mux1~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM979\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM981\ : std_logic;
SIGNAL \inst4|inst6|output[55][6]~1540_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~39_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~38_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~36_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~37_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~40_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~22_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~21_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~23_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~24_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~25_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~28_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~27_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~26_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~29_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~30_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~33_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~34_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~31_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~32_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~35_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~41_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM31~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM31\ : std_logic;
SIGNAL \inst5|Mux1~1_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM35\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM269\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM273\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM271\ : std_logic;
SIGNAL \inst4|inst6|output[5][7]~2004_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM521\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM525\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM523\ : std_logic;
SIGNAL \inst4|inst6|output[9][7]~2020_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM877\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM873~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM873\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM875\ : std_logic;
SIGNAL \inst4|inst6|output[1][7]~2036_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM143\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM147\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM145\ : std_logic;
SIGNAL \inst4|inst6|output[13][7]~1988_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~10_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM707~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM707\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM711\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM709~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM709\ : std_logic;
SIGNAL \inst4|inst6|output[33][7]~1972_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM91\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM87\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM89~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM89\ : std_logic;
SIGNAL \inst4|inst6|output[45][7]~1924_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM511\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM507~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM507\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM509\ : std_logic;
SIGNAL \inst4|inst6|output[41][7]~1956_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM227~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM227\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM231\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM229~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM229\ : std_logic;
SIGNAL \inst4|inst6|output[37][7]~1940_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~11_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM451\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM455\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM453\ : std_logic;
SIGNAL \inst4|inst6|output[17][7]~1908_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM3~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM3\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM7\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM5~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM5\ : std_logic;
SIGNAL \inst4|inst6|output[29][7]~1860_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM45\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM49\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM47\ : std_logic;
SIGNAL \inst4|inst6|output[21][7]~1876_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM213~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM213\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM217\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM215\ : std_logic;
SIGNAL \inst4|inst6|output[25][7]~1892_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~12_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM283~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM283\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM287\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM285\ : std_logic;
SIGNAL \inst4|inst6|output[57][7]~1816_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM539\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM535~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM535\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM537~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM537\ : std_logic;
SIGNAL \inst4|inst6|output[49][7]~1820_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM101\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM105\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM103\ : std_logic;
SIGNAL \inst4|inst6|output[53][7]~1812_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~13_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~14_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM899\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM903\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM901\ : std_logic;
SIGNAL \inst4|inst6|output[12][7]~1996_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM241\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM245\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM243~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM243\ : std_logic;
SIGNAL \inst4|inst6|output[60][7]~1840_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM381~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM381\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM385\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM383~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM383\ : std_logic;
SIGNAL \inst4|inst6|output[28][7]~1868_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM651\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM655\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM653~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM653\ : std_logic;
SIGNAL \inst4|inst6|output[44][7]~1932_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~3_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1221\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1215\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1217\ : std_logic;
SIGNAL \inst4|inst6|output[0][7]~2044_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM629\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM625\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM627~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM627\ : std_logic;
SIGNAL \inst4|inst6|output[16][7]~1916_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM605~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM605\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM609\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM607\ : std_logic;
SIGNAL \inst4|inst6|output[48][7]~1852_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM821\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM817\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM819\ : std_logic;
SIGNAL \inst4|inst6|output[32][7]~1980_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM849\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM845~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM845\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM847~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM847\ : std_logic;
SIGNAL \inst4|inst6|output[4][7]~2012_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM255~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM255\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM259\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM257~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM257\ : std_logic;
SIGNAL \inst4|inst6|output[20][7]~1884_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM133\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM129~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM129\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM131~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM131\ : std_logic;
SIGNAL \inst4|inst6|output[52][7]~1844_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM497\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM493\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM495~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM495\ : std_logic;
SIGNAL \inst4|inst6|output[36][7]~1948_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~2_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM367\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM371\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM369\ : std_logic;
SIGNAL \inst4|inst6|output[56][7]~1848_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM793\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM789~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM789\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM791~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM791\ : std_logic;
SIGNAL \inst4|inst6|output[40][7]~1964_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1055~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1055\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1059\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1057\ : std_logic;
SIGNAL \inst4|inst6|output[8][7]~2028_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM441\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM437\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM439~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM439\ : std_logic;
SIGNAL \inst4|inst6|output[24][7]~1900_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~1_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~4_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1029~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1029\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1033\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1031\ : std_logic;
SIGNAL \inst4|inst6|output[10][7]~2024_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM423\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM427\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM425~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM425\ : std_logic;
SIGNAL \inst4|inst6|output[26][7]~1896_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM297~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM297\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM301\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM299\ : std_logic;
SIGNAL \inst4|inst6|output[58][7]~1832_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM693~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM693\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM697\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM695~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM695\ : std_logic;
SIGNAL \inst4|inst6|output[42][7]~1960_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~6_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM725\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM721~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM721\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM723\ : std_logic;
SIGNAL \inst4|inst6|output[6][7]~2008_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM483\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM479\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM481~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM481\ : std_logic;
SIGNAL \inst4|inst6|output[38][7]~1944_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM199\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM203\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM201\ : std_logic;
SIGNAL \inst4|inst6|output[22][7]~1880_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM77\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM73~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM73\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM75~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM75\ : std_logic;
SIGNAL \inst4|inst6|output[54][7]~1828_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~7_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM835\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM831~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM831\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM833~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM833\ : std_logic;
SIGNAL \inst4|inst6|output[14][7]~1992_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM567\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM563~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM563\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM565~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM565\ : std_logic;
SIGNAL \inst4|inst6|output[46][7]~1928_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM171\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM175\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM173\ : std_logic;
SIGNAL \inst4|inst6|output[62][7]~1824_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM315\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM311\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM313~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM313\ : std_logic;
SIGNAL \inst4|inst6|output[30][7]~1864_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~8_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM465~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM465\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM469\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM467\ : std_logic;
SIGNAL \inst4|inst6|output[18][7]~1912_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM803~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM803\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM807\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM805~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM805\ : std_logic;
SIGNAL \inst4|inst6|output[34][7]~1976_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM553\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM549\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM551\ : std_logic;
SIGNAL \inst4|inst6|output[50][7]~1836_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1073\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1069\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1071\ : std_logic;
SIGNAL \inst4|inst6|output[2][7]~2040_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~5_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~9_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM119\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM115~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM115\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM117~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM117\ : std_logic;
SIGNAL \inst4|inst6|output[23][7]~1872_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM17\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM21\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM19\ : std_logic;
SIGNAL \inst4|inst6|output[55][7]~1796_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM591\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM595\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM593\ : std_logic;
SIGNAL \inst4|inst6|output[7][7]~2000_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM339\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM343\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM341\ : std_logic;
SIGNAL \inst4|inst6|output[39][7]~1936_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~17_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM409~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM409\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM413\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM411~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM411\ : std_logic;
SIGNAL \inst4|inst6|output[47][7]~1920_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM59~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM59\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM63\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM61~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM61\ : std_logic;
SIGNAL \inst4|inst6|output[63][7]~1792_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM683\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM679\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM681\ : std_logic;
SIGNAL \inst4|inst6|output[15][7]~1984_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM185~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM185\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM189\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM187\ : std_logic;
SIGNAL \inst4|inst6|output[31][7]~1856_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~18_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM395~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM395\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM399\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM397\ : std_logic;
SIGNAL \inst4|inst6|output[19][7]~1904_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM669\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM665~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM665\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM667~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM667\ : std_logic;
SIGNAL \inst4|inst6|output[35][7]~1968_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM353\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM357\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM355\ : std_logic;
SIGNAL \inst4|inst6|output[51][7]~1804_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM913~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM913\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM917\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM915~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM915\ : std_logic;
SIGNAL \inst4|inst6|output[3][7]~2032_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~15_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM325\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM329\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM327\ : std_logic;
SIGNAL \inst4|inst6|output[27][7]~1888_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM157\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM161\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM159~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM159\ : std_logic;
SIGNAL \inst4|inst6|output[59][7]~1800_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM859\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM863\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM861~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM861\ : std_logic;
SIGNAL \inst4|inst6|output[11][7]~2016_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM577~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM577\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM581\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM579~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM579\ : std_logic;
SIGNAL \inst4|inst6|output[43][7]~1952_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~16_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~19_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~20_combout\ : std_logic;
SIGNAL \inst1|Add0~6\ : std_logic;
SIGNAL \inst1|Add0~1_sumout\ : std_logic;
SIGNAL \inst1|Mux0~1_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM33\ : std_logic;
SIGNAL \inst4|inst6|output[61][7]~1808_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~17_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~18_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~15_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~16_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~19_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~3_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~0_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~1_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~2_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~4_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~7_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~5_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~6_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~8_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~9_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~11_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~12_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~13_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~10_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~14_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~20_combout\ : std_logic;
SIGNAL \inst1|Equal1~2_combout\ : std_logic;
SIGNAL \inst1|Equal1~1_combout\ : std_logic;
SIGNAL \inst1|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|Equal1~3_combout\ : std_logic;
SIGNAL \inst5|Mux29~0_combout\ : std_logic;
SIGNAL \inst5|EQ_LAT~combout\ : std_logic;
SIGNAL \inst5|Mux42~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]_OTERM3609\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]_NEW3606_RTM03614~combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]_OTERM3613\ : std_logic;
SIGNAL \inst5|Mux30~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]_OTERM3611\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]_OTERM3607\ : std_logic;
SIGNAL \inst5|Mux26~0_combout\ : std_logic;
SIGNAL \inst1|Add2~6\ : std_logic;
SIGNAL \inst1|Add2~1_sumout\ : std_logic;
SIGNAL \inst1|Add1~6\ : std_logic;
SIGNAL \inst1|Add1~7\ : std_logic;
SIGNAL \inst1|Add1~1_sumout\ : std_logic;
SIGNAL \inst1|Mux0~0_combout\ : std_logic;
SIGNAL \inst1|Mux0~2_combout\ : std_logic;
SIGNAL \inst1|Mux1~2_combout\ : std_logic;
SIGNAL \inst1|Mux2~2_combout\ : std_logic;
SIGNAL \inst1|Mux3~2_combout\ : std_logic;
SIGNAL \inst1|Mux4~2_combout\ : std_logic;
SIGNAL \inst1|Mux5~2_combout\ : std_logic;
SIGNAL \inst1|Mux6~2_combout\ : std_logic;
SIGNAL \inst1|Mux7~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|inst1|clkout\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \inst5|PCOut\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst5|ALT_INV_Mux10~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~63_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~63_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~62_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~62_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~61_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~61_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~60_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~60_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~59_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~59_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~58_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~58_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~57_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~57_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~56_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~56_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~55_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~55_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~54_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~54_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~53_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~53_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~52_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~52_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~51_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~51_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~50_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~50_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~49_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~49_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~48_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~48_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~47_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~47_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~46_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~46_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~45_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~45_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~44_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~44_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~43_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~43_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~42_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~42_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~41_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~41_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~40_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~40_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~39_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~39_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~38_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~38_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~37_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~37_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~36_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~36_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~35_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~35_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~34_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~34_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~33_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~33_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~32_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~32_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~31_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~31_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~30_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~30_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~29_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~29_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~28_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~28_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~27_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~27_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~26_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~26_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~25_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~25_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~24_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~24_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~23_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~23_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~22_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~22_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~21_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~21_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~20_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~20_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~19_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~19_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~18_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~18_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~17_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~17_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~16_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~16_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~15_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~15_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~14_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~14_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~13_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~13_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~12_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~12_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~167_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~166_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~165_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~164_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~163_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~162_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~161_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~160_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~159_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~158_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~157_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~156_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~155_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~154_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~153_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~152_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~151_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~150_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~149_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~148_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~147_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~167_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~166_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~165_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~164_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~163_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~162_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~161_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~160_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~159_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~158_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~157_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~156_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~155_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~154_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~153_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~152_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~151_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~150_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~149_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~148_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~147_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~146_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~145_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~144_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~143_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~142_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~141_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~140_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~139_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~138_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~137_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~136_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~135_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~134_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~133_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~132_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~131_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~130_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~129_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~128_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~127_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~126_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~146_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~145_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~144_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~143_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~142_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~141_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~140_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~139_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~138_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~137_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~136_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~135_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~134_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~133_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~132_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~131_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~130_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~129_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~128_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~127_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~126_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~125_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~124_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~123_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~122_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~121_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~120_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~119_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~118_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~117_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~116_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~115_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~114_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~113_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~112_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~111_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~110_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~109_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~108_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~107_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~106_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~105_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~125_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~124_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~123_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~122_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~121_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~120_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~119_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~118_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~117_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~116_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~115_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~114_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~113_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~112_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~111_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~110_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~109_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~108_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~107_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~106_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~105_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~104_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~103_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~102_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~101_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~100_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~99_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~98_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~97_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~96_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~95_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~94_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~93_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~92_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~91_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~90_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~89_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~88_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~87_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~86_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~85_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~84_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~104_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~103_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~102_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~101_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~100_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~99_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~98_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~97_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~96_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~95_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~94_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~93_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~92_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~91_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~90_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~89_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~88_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~87_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~86_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~85_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~84_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~83_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~82_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~81_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~80_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~79_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~78_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~77_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~76_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~75_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~74_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~73_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~72_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~71_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~70_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~69_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~68_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~67_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~66_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~65_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~64_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~63_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~83_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~82_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~81_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~80_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~79_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~78_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~77_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~76_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~75_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~74_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~73_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~72_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~71_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~70_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~69_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~68_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~67_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~66_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~65_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~64_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~63_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~62_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~61_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~60_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~59_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~58_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~57_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~56_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~55_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~54_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~53_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~52_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~51_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~50_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~49_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~48_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~47_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~46_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~45_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~44_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~43_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~42_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~62_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~61_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~60_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~59_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~58_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~57_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~56_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~55_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~54_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~53_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~52_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~51_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~50_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~49_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~48_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~47_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~46_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~45_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~44_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~43_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~42_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~41_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~40_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~39_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~38_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~37_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~36_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~35_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~34_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~33_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~32_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~31_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~30_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~29_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~28_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~27_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~26_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~25_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~24_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~23_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~22_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~21_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~41_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~40_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~39_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~38_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~37_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~36_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~35_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~34_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~33_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~32_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~31_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~30_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~29_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~28_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~27_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~26_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~25_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~24_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~23_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~22_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~21_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~20_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~19_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~18_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~17_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~16_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~15_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~14_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~13_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~12_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~11_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~10_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~9_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~8_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~7_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~6_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~5_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~3_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~2_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~1_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~20_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~19_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~18_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~17_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~16_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~15_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~14_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~13_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~12_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~11_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~10_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~9_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~8_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~7_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~6_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~5_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~3_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~2_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~1_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[0][7]~2044_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[2][7]~2040_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[1][7]~2036_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[3][7]~2032_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[8][7]~2028_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[10][7]~2024_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[9][7]~2020_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[11][7]~2016_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[4][7]~2012_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[6][7]~2008_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[5][7]~2004_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[7][7]~2000_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[12][7]~1996_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[14][7]~1992_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[13][7]~1988_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[15][7]~1984_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[32][7]~1980_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[34][7]~1976_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[33][7]~1972_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[35][7]~1968_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[40][7]~1964_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[42][7]~1960_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[41][7]~1956_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[43][7]~1952_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[36][7]~1948_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[38][7]~1944_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[37][7]~1940_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[39][7]~1936_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[44][7]~1932_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[46][7]~1928_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[45][7]~1924_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[47][7]~1920_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[16][7]~1916_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[18][7]~1912_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[17][7]~1908_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[19][7]~1904_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[24][7]~1900_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[26][7]~1896_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[25][7]~1892_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[27][7]~1888_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[20][7]~1884_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[22][7]~1880_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[21][7]~1876_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[23][7]~1872_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[28][7]~1868_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[30][7]~1864_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[29][7]~1860_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[31][7]~1856_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[48][7]~1852_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[56][7]~1848_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[52][7]~1844_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[60][7]~1840_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[50][7]~1836_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[58][7]~1832_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[54][7]~1828_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[62][7]~1824_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[49][7]~1820_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[57][7]~1816_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[53][7]~1812_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[61][7]~1808_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[51][7]~1804_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[59][7]~1800_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[55][7]~1796_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[63][7]~1792_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[0][6]~1788_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[8][6]~1784_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[4][6]~1780_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[12][6]~1776_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[32][6]~1772_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[40][6]~1768_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[36][6]~1764_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[44][6]~1760_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[16][6]~1756_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[24][6]~1752_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[20][6]~1748_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[28][6]~1744_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[48][6]~1740_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[56][6]~1736_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[52][6]~1732_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[60][6]~1728_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[2][6]~1724_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[10][6]~1720_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[6][6]~1716_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[14][6]~1712_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[34][6]~1708_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[42][6]~1704_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[38][6]~1700_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[46][6]~1696_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[18][6]~1692_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[26][6]~1688_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[22][6]~1684_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[30][6]~1680_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[50][6]~1676_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[58][6]~1672_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[54][6]~1668_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[62][6]~1664_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[1][6]~1660_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[33][6]~1656_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[17][6]~1652_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[49][6]~1648_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[9][6]~1644_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[41][6]~1640_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[25][6]~1636_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[57][6]~1632_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[5][6]~1628_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[37][6]~1624_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[21][6]~1620_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[53][6]~1616_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[13][6]~1612_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[45][6]~1608_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[29][6]~1604_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[61][6]~1600_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[3][6]~1596_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[11][6]~1592_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[7][6]~1588_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[15][6]~1584_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[35][6]~1580_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[43][6]~1576_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[39][6]~1572_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[47][6]~1568_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[19][6]~1564_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[27][6]~1560_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[23][6]~1556_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[31][6]~1552_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[51][6]~1548_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[59][6]~1544_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[55][6]~1540_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[63][6]~1536_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[0][5]~1532_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[32][5]~1528_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[16][5]~1524_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[48][5]~1520_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[2][5]~1516_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[34][5]~1512_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[18][5]~1508_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[50][5]~1504_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[1][5]~1500_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[33][5]~1496_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[17][5]~1492_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[49][5]~1488_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[3][5]~1484_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[35][5]~1480_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[19][5]~1476_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[51][5]~1472_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[8][5]~1468_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[40][5]~1464_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[24][5]~1460_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[56][5]~1456_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[10][5]~1452_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[42][5]~1448_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[26][5]~1444_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[58][5]~1440_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[9][5]~1436_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[41][5]~1432_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[25][5]~1428_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[57][5]~1424_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[11][5]~1420_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[43][5]~1416_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[27][5]~1412_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[59][5]~1408_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[4][5]~1404_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[36][5]~1400_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[20][5]~1396_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[52][5]~1392_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[6][5]~1388_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[38][5]~1384_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[22][5]~1380_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[54][5]~1376_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[5][5]~1372_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[37][5]~1368_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[21][5]~1364_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[53][5]~1360_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[7][5]~1356_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[39][5]~1352_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[23][5]~1348_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[55][5]~1344_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[12][5]~1340_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[14][5]~1336_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[13][5]~1332_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[15][5]~1328_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[44][5]~1324_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[46][5]~1320_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[45][5]~1316_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[47][5]~1312_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[28][5]~1308_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[30][5]~1304_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[29][5]~1300_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[31][5]~1296_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[60][5]~1292_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[62][5]~1288_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[61][5]~1284_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[63][5]~1280_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[0][4]~1276_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[2][4]~1272_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[1][4]~1268_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[3][4]~1264_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[8][4]~1260_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[10][4]~1256_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[9][4]~1252_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[11][4]~1248_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[4][4]~1244_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[6][4]~1240_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[5][4]~1236_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[7][4]~1232_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[12][4]~1228_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[14][4]~1224_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[13][4]~1220_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[15][4]~1216_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[32][4]~1212_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[34][4]~1208_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[33][4]~1204_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[35][4]~1200_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[40][4]~1196_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[42][4]~1192_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[41][4]~1188_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[43][4]~1184_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[36][4]~1180_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[38][4]~1176_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[37][4]~1172_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[39][4]~1168_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[44][4]~1164_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[46][4]~1160_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[45][4]~1156_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[47][4]~1152_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[16][4]~1148_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[18][4]~1144_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[17][4]~1140_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[19][4]~1136_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[24][4]~1132_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[26][4]~1128_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[25][4]~1124_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[27][4]~1120_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[20][4]~1116_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[22][4]~1112_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[21][4]~1108_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[23][4]~1104_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[28][4]~1100_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[30][4]~1096_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[29][4]~1092_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[31][4]~1088_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[48][4]~1084_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[56][4]~1080_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[52][4]~1076_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[60][4]~1072_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[50][4]~1068_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[58][4]~1064_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[54][4]~1060_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[62][4]~1056_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[49][4]~1052_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[57][4]~1048_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[53][4]~1044_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[61][4]~1040_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[51][4]~1036_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[59][4]~1032_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[55][4]~1028_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[63][4]~1024_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[0][3]~1020_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[8][3]~1016_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[4][3]~1012_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[12][3]~1008_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[32][3]~1004_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[40][3]~1000_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[36][3]~996_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[44][3]~992_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[16][3]~988_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[24][3]~984_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[20][3]~980_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[28][3]~976_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[48][3]~972_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[56][3]~968_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[52][3]~964_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[60][3]~960_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[2][3]~956_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[10][3]~952_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[6][3]~948_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[14][3]~944_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[34][3]~940_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[42][3]~936_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[38][3]~932_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[46][3]~928_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[18][3]~924_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[26][3]~920_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[22][3]~916_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[30][3]~912_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[50][3]~908_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[58][3]~904_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[54][3]~900_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[62][3]~896_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[1][3]~892_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[9][3]~888_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[5][3]~884_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[13][3]~880_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[33][3]~876_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[41][3]~872_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[37][3]~868_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[45][3]~864_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[17][3]~860_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[25][3]~856_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[21][3]~852_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[29][3]~848_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[49][3]~844_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[57][3]~840_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[53][3]~836_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[61][3]~832_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[3][3]~828_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[11][3]~824_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[7][3]~820_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[15][3]~816_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[35][3]~812_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[43][3]~808_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[39][3]~804_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[47][3]~800_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[19][3]~796_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[27][3]~792_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[23][3]~788_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[31][3]~784_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[51][3]~780_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[59][3]~776_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[55][3]~772_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[63][3]~768_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[0][2]~764_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[32][2]~760_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[16][2]~756_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[48][2]~752_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[2][2]~748_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[34][2]~744_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[18][2]~740_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[50][2]~736_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[1][2]~732_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[33][2]~728_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[17][2]~724_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[49][2]~720_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[3][2]~716_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[35][2]~712_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[19][2]~708_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[51][2]~704_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[8][2]~700_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[40][2]~696_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[24][2]~692_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[56][2]~688_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[10][2]~684_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[42][2]~680_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[26][2]~676_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[58][2]~672_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[9][2]~668_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[41][2]~664_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[25][2]~660_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[57][2]~656_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[11][2]~652_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[43][2]~648_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[27][2]~644_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[59][2]~640_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[4][2]~636_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[6][2]~632_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[5][2]~628_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[7][2]~624_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[36][2]~620_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[38][2]~616_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[37][2]~612_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[39][2]~608_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[20][2]~604_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[22][2]~600_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[21][2]~596_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[23][2]~592_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[52][2]~588_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[54][2]~584_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[53][2]~580_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[55][2]~576_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[12][2]~572_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[44][2]~568_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[28][2]~564_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[60][2]~560_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[14][2]~556_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[46][2]~552_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[30][2]~548_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[62][2]~544_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[13][2]~540_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[45][2]~536_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[29][2]~532_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[61][2]~528_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[15][2]~524_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[47][2]~520_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[31][2]~516_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[63][2]~512_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[0][1]~508_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[2][1]~504_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[1][1]~500_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[3][1]~496_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[8][1]~492_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[10][1]~488_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[9][1]~484_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[11][1]~480_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[4][1]~476_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[6][1]~472_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[5][1]~468_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[7][1]~464_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[12][1]~460_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[14][1]~456_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[13][1]~452_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[15][1]~448_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[32][1]~444_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[34][1]~440_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[33][1]~436_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[35][1]~432_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[40][1]~428_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[42][1]~424_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[41][1]~420_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[43][1]~416_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[36][1]~412_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[38][1]~408_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[37][1]~404_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[39][1]~400_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[44][1]~396_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[46][1]~392_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[45][1]~388_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[47][1]~384_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[16][1]~380_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[18][1]~376_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[17][1]~372_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[19][1]~368_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[24][1]~364_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[26][1]~360_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[25][1]~356_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[27][1]~352_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[20][1]~348_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[22][1]~344_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[21][1]~340_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[23][1]~336_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[28][1]~332_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[30][1]~328_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[29][1]~324_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[31][1]~320_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[48][1]~316_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[50][1]~312_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[49][1]~308_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[51][1]~304_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[56][1]~300_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[58][1]~296_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[57][1]~292_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[59][1]~288_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[52][1]~284_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[54][1]~280_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[53][1]~276_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[55][1]~272_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[60][1]~268_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[62][1]~264_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[61][1]~260_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[63][1]~256_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[0][0]~252_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[32][0]~248_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[16][0]~244_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[48][0]~240_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[8][0]~236_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[40][0]~232_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[24][0]~228_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[56][0]~224_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[4][0]~220_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[36][0]~216_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[20][0]~212_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[52][0]~208_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[12][0]~204_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[44][0]~200_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[28][0]~196_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[60][0]~192_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[2][0]~188_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[34][0]~184_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[18][0]~180_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[50][0]~176_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[10][0]~172_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[42][0]~168_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[26][0]~164_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[58][0]~160_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[6][0]~156_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[38][0]~152_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[22][0]~148_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[54][0]~144_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[14][0]~140_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[46][0]~136_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[30][0]~132_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[62][0]~128_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[1][0]~124_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[9][0]~120_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[5][0]~116_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[13][0]~112_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[33][0]~108_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[41][0]~104_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[37][0]~100_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[45][0]~96_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[17][0]~92_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[25][0]~88_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[21][0]~84_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[29][0]~80_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[49][0]~76_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[57][0]~72_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[53][0]~68_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[61][0]~64_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[3][0]~60_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[35][0]~56_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[19][0]~52_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[51][0]~48_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[11][0]~44_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[43][0]~40_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[27][0]~36_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[59][0]~32_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[7][0]~28_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[39][0]~24_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[23][0]~20_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[55][0]~16_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[15][0]~12_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[47][0]~8_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[31][0]~4_combout\ : std_logic;
SIGNAL \inst4|inst6|ALT_INV_output[63][0]~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[1]_OTERM3107\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[1]_OTERM3105\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[1]_OTERM3103\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[1]_OTERM3101\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[1]_OTERM3099\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[3]_OTERM3097\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[3]_OTERM3095\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[3]_OTERM3093\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[3]_OTERM3091\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[3]_OTERM3089\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[3]_OTERM3087\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[2]_OTERM3085\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[2]_OTERM3083\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[2]_OTERM3081\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[2]_OTERM3079\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[2]_OTERM3077\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[2]_OTERM3075\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[1]_OTERM3073\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[1]_OTERM3071\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[1]_OTERM3069\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[3]_OTERM3067\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[3]_OTERM3065\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[3]_OTERM3063\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[2]_OTERM3061\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[2]_OTERM3059\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[2]_OTERM3057\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[2]_OTERM3055\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[2]_OTERM3053\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[2]_OTERM3051\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[2]_OTERM3049\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[2]_OTERM3047\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[2]_OTERM3045\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[1]_OTERM3043\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[1]_OTERM3041\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[1]_OTERM3039\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[1]_OTERM3037\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[1]_OTERM3035\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[1]_OTERM3033\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[1]_OTERM3031\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[1]_OTERM3029\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[1]_OTERM3027\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[0]_OTERM3025\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[0]_OTERM3023\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[0]_OTERM3021\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[4]_OTERM3019\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[4]_OTERM3017\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[4]_OTERM3015\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[4]_OTERM3013\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[4]_OTERM3011\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[4]_OTERM3009\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[4]_OTERM3007\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[4]_OTERM3005\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[4]_OTERM3003\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[3]_OTERM3001\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[3]_OTERM2999\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[3]_OTERM2997\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[3]_OTERM2995\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[3]_OTERM2993\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[3]_OTERM2991\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[2]_OTERM2989\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[2]_OTERM2987\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[2]_OTERM2985\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[2]_OTERM2983\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[2]_OTERM2981\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[2]_OTERM2979\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[2]_OTERM2977\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[2]_OTERM2975\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[2]_OTERM2973\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[2]_OTERM2971\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[2]_OTERM2969\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[2]_OTERM2967\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[1]_OTERM2965\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[1]_OTERM2963\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[1]_OTERM2961\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[1]_OTERM2959\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[1]_OTERM2957\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[1]_OTERM2955\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[1]_OTERM2953\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[1]_OTERM2951\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[1]_OTERM2949\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[3]_OTERM2947\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[3]_OTERM2945\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[3]_OTERM2943\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[2]_OTERM2941\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[2]_OTERM2939\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[2]_OTERM2937\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[2]_OTERM2935\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[2]_OTERM2933\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[2]_OTERM2931\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[2]_OTERM2929\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[2]_OTERM2927\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[2]_OTERM2925\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[1]_OTERM2923\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[1]_OTERM2921\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[1]_OTERM2919\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[1]_OTERM2917\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[1]_OTERM2915\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[1]_OTERM2913\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[1]_OTERM2911\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[1]_OTERM2909\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[1]_OTERM2907\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[1]_OTERM2905\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[1]_OTERM2903\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[1]_OTERM2901\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[5]_OTERM2899\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[5]_OTERM2897\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[5]_OTERM2895\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[4]_OTERM2893\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[4]_OTERM2891\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[4]_OTERM2889\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[3]_OTERM2887\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[3]_OTERM2885\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[3]_OTERM2883\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[3]_OTERM2881\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[3]_OTERM2879\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[3]_OTERM2877\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[2]_OTERM2875\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[2]_OTERM2873\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[2]_OTERM2871\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[1]_OTERM2869\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[1]_OTERM2867\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[1]_OTERM2865\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[1]_OTERM2863\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[1]_OTERM2861\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[1]_OTERM2859\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[1]_OTERM2857\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[1]_OTERM2855\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[1]_OTERM2853\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[1]_OTERM2851\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[1]_OTERM2849\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[1]_OTERM2847\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[5]_OTERM2845\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[5]_OTERM2843\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[5]_OTERM2841\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[5]_OTERM2839\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[5]_OTERM2837\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[5]_OTERM2835\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[4]_OTERM2833\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[4]_OTERM2831\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[4]_OTERM2829\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[4]_OTERM2827\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[4]_OTERM2825\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[4]_OTERM2823\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[3]_OTERM2821\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[3]_OTERM2819\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[3]_OTERM2817\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[3]_OTERM2815\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[3]_OTERM2813\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[3]_OTERM2811\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[3]_OTERM2809\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[3]_OTERM2807\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[3]_OTERM2805\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[3]_OTERM2803\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[3]_OTERM2801\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[3]_OTERM2799\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[2]_OTERM2797\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[2]_OTERM2795\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[2]_OTERM2793\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[2]_OTERM2791\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[2]_OTERM2789\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[2]_OTERM2787\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[2]_OTERM2785\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[2]_OTERM2783\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[2]_OTERM2781\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[1]_OTERM2779\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[1]_OTERM2777\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[1]_OTERM2775\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[1]_OTERM2773\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[1]_OTERM2771\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[1]_OTERM2769\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[1]_OTERM2767\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[1]_OTERM2765\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[1]_OTERM2763\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[1]_OTERM2761\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[1]_OTERM2759\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[1]_OTERM2757\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[1]_OTERM2755\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[1]_OTERM2753\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[1]_OTERM2751\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[4]_OTERM2749\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[4]_OTERM2747\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[4]_OTERM2745\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[3]_OTERM2743\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[3]_OTERM2741\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[3]_OTERM2739\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[3]_OTERM2737\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[3]_OTERM2735\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[3]_OTERM2733\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[3]_OTERM2731\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[3]_OTERM2729\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[3]_OTERM2727\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[2]_OTERM2725\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[2]_OTERM2723\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[2]_OTERM2721\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[2]_OTERM2719\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[2]_OTERM2717\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[2]_OTERM2715\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[2]_OTERM2713\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[2]_OTERM2711\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[2]_OTERM2709\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[2]_OTERM2707\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[2]_OTERM2705\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[2]_OTERM2703\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[1]_OTERM2701\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[1]_OTERM2699\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[1]_OTERM2697\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[2]_OTERM2695\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[2]_OTERM2693\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[2]_OTERM2691\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[2]_OTERM2689\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[2]_OTERM2687\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[2]_OTERM2685\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[1]_OTERM2683\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[1]_OTERM2681\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[1]_OTERM2679\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[1]_OTERM2677\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[1]_OTERM2675\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[1]_OTERM2673\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[6]_OTERM2671\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[6]_OTERM2669\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[6]_OTERM2667\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[5]_OTERM2665\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[5]_OTERM2663\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[5]_OTERM2661\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[4]_OTERM2659\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[4]_OTERM2657\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[4]_OTERM2655\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[4]_OTERM2653\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[4]_OTERM2651\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[4]_OTERM2649\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[3]_OTERM2647\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[3]_OTERM2645\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[3]_OTERM2643\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[2]_OTERM2641\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[2]_OTERM2639\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[2]_OTERM2637\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[2]_OTERM2635\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[2]_OTERM2633\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[2]_OTERM2631\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[1]_OTERM2629\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[1]_OTERM2627\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[1]_OTERM2625\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[1]_OTERM2623\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[1]_OTERM2621\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[1]_OTERM2619\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[4]_OTERM2617\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[4]_OTERM2615\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[4]_OTERM2613\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[4]_OTERM2611\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[4]_OTERM2609\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[4]_OTERM2607\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[4]_OTERM2605\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[4]_OTERM2603\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[4]_OTERM2601\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[4]_OTERM2599\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[4]_OTERM2597\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[4]_OTERM2595\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[3]_OTERM2593\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[3]_OTERM2591\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[3]_OTERM2589\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[3]_OTERM2587\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[3]_OTERM2585\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[3]_OTERM2583\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[6]_OTERM2581\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[6]_OTERM2579\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[6]_OTERM2577\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[6]_OTERM2575\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[6]_OTERM2573\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[6]_OTERM2571\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[5]_OTERM2569\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[5]_OTERM2567\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[5]_OTERM2565\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[5]_OTERM2563\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[5]_OTERM2561\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[5]_OTERM2559\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[3]_OTERM2557\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[3]_OTERM2555\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[3]_OTERM2553\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[2]_OTERM2551\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[2]_OTERM2549\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[2]_OTERM2547\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[2]_OTERM2545\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[2]_OTERM2543\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[2]_OTERM2541\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[2]_OTERM2539\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[2]_OTERM2537\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[2]_OTERM2535\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[2]_OTERM2533\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[2]_OTERM2531\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[2]_OTERM2529\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[2]_OTERM2527\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[2]_OTERM2525\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[2]_OTERM2523\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[1]_OTERM2521\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[1]_OTERM2519\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[1]_OTERM2517\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[1]_OTERM2515\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[1]_OTERM2513\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[1]_OTERM2511\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[1]_OTERM2509\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[1]_OTERM2507\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[1]_OTERM2505\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[1]_OTERM2503\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[1]_OTERM2501\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[1]_OTERM2499\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[1]_OTERM2497\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[1]_OTERM2495\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[1]_OTERM2493\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[5]_OTERM2491\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[5]_OTERM2489\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[5]_OTERM2487\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[4]_OTERM2485\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[4]_OTERM2483\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[4]_OTERM2481\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[4]_OTERM2479\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[4]_OTERM2477\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[4]_OTERM2475\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[4]_OTERM2473\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[4]_OTERM2471\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[4]_OTERM2469\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[3]_OTERM2467\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[3]_OTERM2465\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[3]_OTERM2463\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[3]_OTERM2461\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[3]_OTERM2459\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[3]_OTERM2457\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[3]_OTERM2455\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[3]_OTERM2453\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[3]_OTERM2451\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[3]_OTERM2449\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[3]_OTERM2447\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[3]_OTERM2445\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[3]_OTERM2443\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[3]_OTERM2441\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[3]_OTERM2439\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[3]_OTERM2437\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[3]_OTERM2435\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[3]_OTERM2433\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[2]_OTERM2431\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[2]_OTERM2429\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[2]_OTERM2427\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[1]_OTERM2425\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[1]_OTERM2423\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[1]_OTERM2421\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[1]_OTERM2419\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[1]_OTERM2417\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[1]_OTERM2415\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[6]_OTERM2413\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[6]_OTERM2411\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[6]_OTERM2409\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[5]_OTERM2407\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[5]_OTERM2405\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[5]_OTERM2403\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[5]_OTERM2401\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[5]_OTERM2399\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[5]_OTERM2397\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[4]_OTERM2395\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[4]_OTERM2393\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[4]_OTERM2391\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[3]_OTERM2389\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[3]_OTERM2387\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[3]_OTERM2385\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[3]_OTERM2383\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[3]_OTERM2381\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[3]_OTERM2379\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[2]_OTERM2377\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[2]_OTERM2375\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[2]_OTERM2373\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[2]_OTERM2371\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[2]_OTERM2369\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[2]_OTERM2367\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[2]_OTERM2365\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[2]_OTERM2363\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[2]_OTERM2361\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[2]_OTERM2359\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[2]_OTERM2357\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[2]_OTERM2355\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[1]_OTERM2353\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[1]_OTERM2351\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[1]_OTERM2349\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[1]_OTERM2347\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[1]_OTERM2345\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[1]_OTERM2343\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[1]_OTERM2341\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[1]_OTERM2339\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[1]_OTERM2337\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[5]_OTERM2335\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[5]_OTERM2333\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[5]_OTERM2331\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[5]_OTERM2329\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[5]_OTERM2327\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[5]_OTERM2325\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[5]_OTERM2323\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[5]_OTERM2321\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[5]_OTERM2319\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[5]_OTERM2317\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[5]_OTERM2315\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[5]_OTERM2313\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[4]_OTERM2311\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[4]_OTERM2309\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[4]_OTERM2307\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[4]_OTERM2305\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[4]_OTERM2303\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[4]_OTERM2301\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[1]_OTERM2299\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[1]_OTERM2297\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[1]_OTERM2295\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[1]_OTERM2293\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[1]_OTERM2291\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[1]_OTERM2289\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[6]_OTERM2287\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[6]_OTERM2285\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[6]_OTERM2283\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[6]_OTERM2281\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[6]_OTERM2279\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[6]_OTERM2277\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[4]_OTERM2275\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[4]_OTERM2273\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[4]_OTERM2271\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[3]_OTERM2269\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[3]_OTERM2267\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[3]_OTERM2265\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[3]_OTERM2263\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[3]_OTERM2261\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[3]_OTERM2259\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[3]_OTERM2257\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[3]_OTERM2255\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[3]_OTERM2253\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[3]_OTERM2251\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[3]_OTERM2249\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[3]_OTERM2247\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[3]_OTERM2245\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[3]_OTERM2243\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[3]_OTERM2241\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[3]_OTERM2239\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[3]_OTERM2237\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[3]_OTERM2235\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[2]_OTERM2233\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[2]_OTERM2231\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[2]_OTERM2229\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[2]_OTERM2227\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[2]_OTERM2225\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[2]_OTERM2223\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[2]_OTERM2221\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[2]_OTERM2219\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[2]_OTERM2217\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[2]_OTERM2215\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[2]_OTERM2213\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[2]_OTERM2211\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[2]_OTERM2209\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[2]_OTERM2207\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[2]_OTERM2205\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[2]_OTERM2203\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[2]_OTERM2201\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[2]_OTERM2199\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[2]_OTERM2197\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[2]_OTERM2195\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[2]_OTERM2193\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[1]_OTERM2191\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[1]_OTERM2189\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[1]_OTERM2187\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[1]_OTERM2185\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[1]_OTERM2183\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[1]_OTERM2181\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[1]_OTERM2179\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[1]_OTERM2177\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[1]_OTERM2175\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[6]_OTERM2173\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[6]_OTERM2171\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[6]_OTERM2169\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[6]_OTERM2167\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[6]_OTERM2165\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[6]_OTERM2163\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[6]_OTERM2161\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[6]_OTERM2159\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[6]_OTERM2157\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[5]_OTERM2155\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[5]_OTERM2153\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[5]_OTERM2151\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[5]_OTERM2149\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[5]_OTERM2147\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[5]_OTERM2145\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[5]_OTERM2143\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[5]_OTERM2141\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[5]_OTERM2139\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[5]_OTERM2137\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[5]_OTERM2135\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[5]_OTERM2133\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[4]_OTERM2131\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[4]_OTERM2129\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[4]_OTERM2127\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[4]_OTERM2125\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[4]_OTERM2123\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[4]_OTERM2121\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[4]_OTERM2119\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[4]_OTERM2117\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[4]_OTERM2115\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[4]_OTERM2113\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[4]_OTERM2111\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[4]_OTERM2109\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[4]_OTERM2107\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[4]_OTERM2105\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[4]_OTERM2103\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[4]_OTERM2101\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[4]_OTERM2099\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[4]_OTERM2097\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[4]_OTERM2095\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[4]_OTERM2093\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[4]_OTERM2091\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[4]_OTERM2089\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[4]_OTERM2087\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[4]_OTERM2085\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[3]_OTERM2083\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[3]_OTERM2081\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[3]_OTERM2079\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[3]_OTERM2077\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[3]_OTERM2075\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[3]_OTERM2073\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[3]_OTERM2071\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[3]_OTERM2069\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[3]_OTERM2067\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[3]_OTERM2065\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[3]_OTERM2063\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[3]_OTERM2061\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[2]_OTERM2059\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[2]_OTERM2057\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[2]_OTERM2055\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[2]_OTERM2053\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[2]_OTERM2051\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[2]_OTERM2049\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[1]_OTERM2047\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[1]_OTERM2045\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[1]_OTERM2043\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[1]_OTERM2041\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[1]_OTERM2039\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[1]_OTERM2037\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[2]_OTERM2035\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[2]_OTERM2033\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[2]_OTERM2031\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[2]_OTERM2029\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[2]_OTERM2027\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[2]_OTERM2025\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[2]_OTERM2023\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[2]_OTERM2021\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[2]_OTERM2019\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[1]_OTERM2017\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[1]_OTERM2015\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[1]_OTERM2013\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[1]_OTERM2011\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[1]_OTERM2009\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[1]_OTERM2007\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[6]_OTERM2005\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[6]_OTERM2003\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[6]_OTERM2001\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[6]_OTERM1999\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[6]_OTERM1997\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[6]_OTERM1995\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[5]_OTERM1993\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[5]_OTERM1991\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[5]_OTERM1989\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[5]_OTERM1987\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[5]_OTERM1985\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[5]_OTERM1983\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[1]_OTERM1981\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[1]_OTERM1979\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[1]_OTERM1977\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[1]_OTERM1975\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[1]_OTERM1973\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[1]_OTERM1971\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[6]_OTERM1969\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[6]_OTERM1967\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[6]_OTERM1965\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[6]_OTERM1963\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[6]_OTERM1961\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[6]_OTERM1959\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[4]_OTERM1957\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[4]_OTERM1955\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[4]_OTERM1953\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[4]_OTERM1951\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[4]_OTERM1949\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[4]_OTERM1947\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[3]_OTERM1945\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[3]_OTERM1943\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[3]_OTERM1941\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[3]_OTERM1939\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[3]_OTERM1937\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[3]_OTERM1935\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[3]_OTERM1933\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[3]_OTERM1931\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[3]_OTERM1929\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[3]_OTERM1927\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[3]_OTERM1925\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[3]_OTERM1923\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[2]_OTERM1921\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[2]_OTERM1919\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[2]_OTERM1917\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[6]_OTERM1915\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[6]_OTERM1913\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[6]_OTERM1911\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[5]_OTERM1909\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[5]_OTERM1907\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[5]_OTERM1905\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[5]_OTERM1903\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[5]_OTERM1901\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[5]_OTERM1899\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[5]_OTERM1897\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[5]_OTERM1895\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[5]_OTERM1893\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[4]_OTERM1891\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[4]_OTERM1889\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[4]_OTERM1887\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[4]_OTERM1885\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[4]_OTERM1883\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[4]_OTERM1881\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[4]_OTERM1879\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[4]_OTERM1877\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[4]_OTERM1875\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[4]_OTERM1873\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[4]_OTERM1871\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[4]_OTERM1869\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[3]_OTERM1867\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[3]_OTERM1865\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[3]_OTERM1863\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[3]_OTERM1861\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[3]_OTERM1859\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[3]_OTERM1857\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[3]_OTERM1855\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[3]_OTERM1853\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[3]_OTERM1851\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[2]_OTERM1849\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[2]_OTERM1847\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[2]_OTERM1845\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[2]_OTERM1843\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[2]_OTERM1841\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[2]_OTERM1839\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[1]_OTERM1837\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[1]_OTERM1835\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[1]_OTERM1833\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[6]_OTERM1831\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[6]_OTERM1829\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[6]_OTERM1827\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[6]_OTERM1825\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[6]_OTERM1823\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[6]_OTERM1821\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[6]_OTERM1819\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[6]_OTERM1817\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[6]_OTERM1815\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[5]_OTERM1813\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[5]_OTERM1811\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[5]_OTERM1809\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[5]_OTERM1807\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[5]_OTERM1805\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[5]_OTERM1803\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[5]_OTERM1801\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[5]_OTERM1799\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[5]_OTERM1797\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[5]_OTERM1795\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[5]_OTERM1793\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[5]_OTERM1791\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[5]_OTERM1789\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[5]_OTERM1787\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[5]_OTERM1785\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[5]_OTERM1783\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[5]_OTERM1781\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[5]_OTERM1779\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[4]_OTERM1777\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[4]_OTERM1775\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[4]_OTERM1773\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[4]_OTERM1771\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[4]_OTERM1769\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[4]_OTERM1767\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[4]_OTERM1765\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[4]_OTERM1763\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[4]_OTERM1761\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[4]_OTERM1759\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[4]_OTERM1757\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[4]_OTERM1755\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[3]_OTERM1753\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[3]_OTERM1751\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[3]_OTERM1749\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[3]_OTERM1747\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[3]_OTERM1745\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[3]_OTERM1743\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[2]_OTERM1741\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[2]_OTERM1739\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[2]_OTERM1737\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[2]_OTERM1735\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[2]_OTERM1733\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[2]_OTERM1731\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[1]_OTERM1729\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[1]_OTERM1727\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[1]_OTERM1725\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[6]_OTERM1723\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[6]_OTERM1721\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[6]_OTERM1719\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[6]_OTERM1717\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[6]_OTERM1715\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[6]_OTERM1713\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[3]_OTERM1711\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[3]_OTERM1709\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[3]_OTERM1707\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[3]_OTERM1705\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[3]_OTERM1703\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[3]_OTERM1701\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[3]_OTERM1699\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[3]_OTERM1697\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[3]_OTERM1695\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[2]_OTERM1693\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[2]_OTERM1691\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[2]_OTERM1689\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[2]_OTERM1687\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[2]_OTERM1685\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[2]_OTERM1683\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[2]_OTERM1681\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[2]_OTERM1679\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[2]_OTERM1677\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[2]_OTERM1675\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[2]_OTERM1673\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[2]_OTERM1671\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[1]_OTERM1669\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[1]_OTERM1667\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[1]_OTERM1665\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[1]_OTERM1663\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[1]_OTERM1661\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[1]_OTERM1659\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[5]_OTERM1657\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[5]_OTERM1655\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[5]_OTERM1653\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[5]_OTERM1651\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[5]_OTERM1649\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[5]_OTERM1647\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[5]_OTERM1645\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[5]_OTERM1643\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[5]_OTERM1641\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[5]_OTERM1639\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[5]_OTERM1637\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[5]_OTERM1635\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[4]_OTERM1633\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[4]_OTERM1631\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[4]_OTERM1629\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[4]_OTERM1627\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[4]_OTERM1625\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[4]_OTERM1623\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[4]_OTERM1621\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[4]_OTERM1619\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[4]_OTERM1617\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[4]_OTERM1615\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[4]_OTERM1613\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[4]_OTERM1611\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[4]_OTERM1609\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[4]_OTERM1607\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[4]_OTERM1605\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[3]_OTERM1603\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[3]_OTERM1601\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[3]_OTERM1599\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[3]_OTERM1597\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[3]_OTERM1595\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[3]_OTERM1593\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[3]_OTERM1591\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[3]_OTERM1589\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[3]_OTERM1587\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[2]_OTERM1585\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[2]_OTERM1583\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[2]_OTERM1581\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[6]_OTERM1579\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[6]_OTERM1577\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[6]_OTERM1575\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[6]_OTERM1573\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[6]_OTERM1571\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[6]_OTERM1569\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[6]_OTERM1567\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[6]_OTERM1565\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[6]_OTERM1563\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[5]_OTERM1561\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[5]_OTERM1559\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[5]_OTERM1557\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[5]_OTERM1555\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[5]_OTERM1553\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[5]_OTERM1551\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[4]_OTERM1549\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[4]_OTERM1547\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[4]_OTERM1545\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[4]_OTERM1543\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[4]_OTERM1541\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[4]_OTERM1539\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[3]_OTERM1537\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[3]_OTERM1535\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[3]_OTERM1533\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[3]_OTERM1531\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[3]_OTERM1529\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[3]_OTERM1527\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[6]_OTERM1525\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[6]_OTERM1523\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[6]_OTERM1521\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[6]_OTERM1519\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[6]_OTERM1517\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[6]_OTERM1515\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[6]_OTERM1513\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[6]_OTERM1511\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[6]_OTERM1509\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[6]_OTERM1507\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[6]_OTERM1505\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[6]_OTERM1503\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[6]_OTERM1501\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[6]_OTERM1499\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[6]_OTERM1497\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[6]_OTERM1495\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[6]_OTERM1493\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[6]_OTERM1491\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[5]_OTERM1489\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[5]_OTERM1487\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[5]_OTERM1485\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[5]_OTERM1483\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[5]_OTERM1481\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[5]_OTERM1479\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[5]_OTERM1477\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[5]_OTERM1475\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[5]_OTERM1473\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[5]_OTERM1471\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[5]_OTERM1469\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[5]_OTERM1467\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[4]_OTERM1465\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[4]_OTERM1463\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[4]_OTERM1461\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[4]_OTERM1459\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[4]_OTERM1457\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[4]_OTERM1455\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[2]_OTERM1453\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[2]_OTERM1451\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[2]_OTERM1449\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[1]_OTERM1447\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[1]_OTERM1445\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[1]_OTERM1443\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[6]_OTERM1441\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[6]_OTERM1439\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[6]_OTERM1437\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[6]_OTERM1435\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[6]_OTERM1433\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[6]_OTERM1431\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[6]_OTERM1429\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[6]_OTERM1427\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[6]_OTERM1425\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[5]_OTERM1423\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[5]_OTERM1421\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[5]_OTERM1419\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[5]_OTERM1417\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[5]_OTERM1415\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[5]_OTERM1413\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[5]_OTERM1411\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[5]_OTERM1409\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[5]_OTERM1407\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[5]_OTERM1405\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[5]_OTERM1403\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[5]_OTERM1401\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[4]_OTERM1399\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[4]_OTERM1397\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[4]_OTERM1395\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[4]_OTERM1393\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[4]_OTERM1391\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[4]_OTERM1389\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[4]_OTERM1387\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[4]_OTERM1385\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[4]_OTERM1383\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[4]_OTERM1381\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[4]_OTERM1379\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[4]_OTERM1377\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[3]_OTERM1375\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[3]_OTERM1373\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[3]_OTERM1371\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[3]_OTERM1369\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[3]_OTERM1367\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[3]_OTERM1365\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[3]_OTERM1363\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[3]_OTERM1361\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[3]_OTERM1359\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[3]_OTERM1357\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[3]_OTERM1355\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[3]_OTERM1353\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[3]_OTERM1351\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[3]_OTERM1349\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[3]_OTERM1347\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[2]_OTERM1345\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[2]_OTERM1343\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[2]_OTERM1341\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[2]_OTERM1339\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[2]_OTERM1337\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[2]_OTERM1335\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[6]_OTERM1333\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[6]_OTERM1331\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[6]_OTERM1329\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[5]_OTERM1327\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[5]_OTERM1325\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[5]_OTERM1323\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[4]_OTERM1321\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[4]_OTERM1319\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[4]_OTERM1317\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[4]_OTERM1315\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[4]_OTERM1313\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[4]_OTERM1311\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[6]_OTERM1309\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[6]_OTERM1307\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[6]_OTERM1305\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[6]_OTERM1303\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[6]_OTERM1301\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[6]_OTERM1299\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[5]_OTERM1297\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[5]_OTERM1295\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[5]_OTERM1293\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[5]_OTERM1291\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[5]_OTERM1289\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[5]_OTERM1287\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[4]_OTERM1285\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[4]_OTERM1283\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[4]_OTERM1281\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[4]_OTERM1279\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[4]_OTERM1277\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[4]_OTERM1275\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[6]_OTERM1273\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[6]_OTERM1271\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[6]_OTERM1269\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[6]_OTERM1267\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[6]_OTERM1265\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[6]_OTERM1263\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[6]_OTERM1261\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[6]_OTERM1259\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[6]_OTERM1257\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[6]_OTERM1255\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[6]_OTERM1253\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[6]_OTERM1251\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[5]_OTERM1249\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[5]_OTERM1247\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[5]_OTERM1245\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[5]_OTERM1243\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[5]_OTERM1241\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[5]_OTERM1239\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[3]_OTERM1237\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[3]_OTERM1235\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[3]_OTERM1233\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[2]_OTERM1231\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[2]_OTERM1229\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[2]_OTERM1227\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1225\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1223\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1221\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1219\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1217\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1215\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1213\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[6]_OTERM1211\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[6]_OTERM1209\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[6]_OTERM1207\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[6]_OTERM1205\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[6]_OTERM1203\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[6]_OTERM1201\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[6]_OTERM1199\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[6]_OTERM1197\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[6]_OTERM1195\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[6]_OTERM1193\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[6]_OTERM1191\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[6]_OTERM1189\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[6]_OTERM1187\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[6]_OTERM1185\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[6]_OTERM1183\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[5]_OTERM1181\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[5]_OTERM1179\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[5]_OTERM1177\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[5]_OTERM1175\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[5]_OTERM1173\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[5]_OTERM1171\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[5]_OTERM1169\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[5]_OTERM1167\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[5]_OTERM1165\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[5]_OTERM1163\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[5]_OTERM1161\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[5]_OTERM1159\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[5]_OTERM1157\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[5]_OTERM1155\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[5]_OTERM1153\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[5]_OTERM1151\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[5]_OTERM1149\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[5]_OTERM1147\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[4]_OTERM1145\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[4]_OTERM1143\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[4]_OTERM1141\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[4]_OTERM1139\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[4]_OTERM1137\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[4]_OTERM1135\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[4]_OTERM1133\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[4]_OTERM1131\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[4]_OTERM1129\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[4]_OTERM1127\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[4]_OTERM1125\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[4]_OTERM1123\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[4]_OTERM1121\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[4]_OTERM1119\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[4]_OTERM1117\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[3]_OTERM1115\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[3]_OTERM1113\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[3]_OTERM1111\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[3]_OTERM1109\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[3]_OTERM1107\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[3]_OTERM1105\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[6]_OTERM1103\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[6]_OTERM1101\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[6]_OTERM1099\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[6]_OTERM1097\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[6]_OTERM1095\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[6]_OTERM1093\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[5]_OTERM1091\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[5]_OTERM1089\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[5]_OTERM1087\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[5]_OTERM1085\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[5]_OTERM1083\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[5]_OTERM1081\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1079\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1077\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1075\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1073\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1071\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1069\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1067\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1065\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1063\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1061\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1059\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1057\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1055\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1053\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[4]_OTERM1051\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[4]_OTERM1049\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[4]_OTERM1047\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[3]_OTERM1045\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[3]_OTERM1043\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[3]_OTERM1041\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1039\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1037\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1035\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1033\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1031\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1029\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1027\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[6]_OTERM1025\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[6]_OTERM1023\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[6]_OTERM1021\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[6]_OTERM1019\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[6]_OTERM1017\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[6]_OTERM1015\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[6]_OTERM1013\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[6]_OTERM1011\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[6]_OTERM1009\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[6]_OTERM1007\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[6]_OTERM1005\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[6]_OTERM1003\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[6]_OTERM1001\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[6]_OTERM999\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[6]_OTERM997\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[6]_OTERM995\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[6]_OTERM993\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[6]_OTERM991\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[6]_OTERM989\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[6]_OTERM987\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[6]_OTERM985\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[6]_OTERM983\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[6]_OTERM981\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[6]_OTERM979\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[5]_OTERM977\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[5]_OTERM975\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[5]_OTERM973\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[5]_OTERM971\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[5]_OTERM969\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[5]_OTERM967\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[5]_OTERM965\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[5]_OTERM963\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[5]_OTERM961\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[5]_OTERM959\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[5]_OTERM957\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[5]_OTERM955\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[5]_OTERM953\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[5]_OTERM951\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[5]_OTERM949\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[4]_OTERM947\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[4]_OTERM945\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[4]_OTERM943\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[4]_OTERM941\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[4]_OTERM939\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[4]_OTERM937\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[6]_OTERM935\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[6]_OTERM933\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[6]_OTERM931\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[6]_OTERM929\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[6]_OTERM927\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[6]_OTERM925\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM923\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM921\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM919\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM917\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM915\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM913\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM911\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM909\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM907\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM905\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM903\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM901\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM899\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM897\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[5]_OTERM895\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[5]_OTERM893\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[5]_OTERM891\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[4]_OTERM889\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[4]_OTERM887\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[4]_OTERM885\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM883\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM881\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM879\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM877\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM875\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM873\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM871\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM869\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM867\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM865\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM863\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM861\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM859\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM857\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM855\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM853\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM851\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM849\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM847\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM845\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM843\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM841\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM839\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM837\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM835\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM833\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM831\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM829\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM827\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM825\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM823\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM821\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM819\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM817\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM815\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM813\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM811\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM809\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM807\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM805\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM803\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM801\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM799\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM797\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM795\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM793\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM791\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM789\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM787\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[6]_OTERM785\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[6]_OTERM783\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[6]_OTERM781\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[6]_OTERM779\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[6]_OTERM777\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[6]_OTERM775\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[6]_OTERM773\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[6]_OTERM771\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[6]_OTERM769\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[6]_OTERM767\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[6]_OTERM765\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[6]_OTERM763\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[6]_OTERM761\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[6]_OTERM759\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[6]_OTERM757\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[5]_OTERM755\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[5]_OTERM753\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[5]_OTERM751\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[5]_OTERM749\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[5]_OTERM747\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[5]_OTERM745\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[6]_OTERM743\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[6]_OTERM741\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[6]_OTERM739\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[5]_OTERM737\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[5]_OTERM735\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[5]_OTERM733\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM731\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM729\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM727\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM725\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM723\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM721\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM719\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM717\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM715\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM713\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM711\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM709\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM707\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM705\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM703\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM701\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM699\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM697\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM695\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM693\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM691\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM689\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM687\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM685\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM683\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM681\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM679\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM677\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM675\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM673\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM671\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM669\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM667\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM665\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM663\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM661\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM659\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM657\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM655\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM653\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM651\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM649\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[6]_OTERM647\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[6]_OTERM645\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[6]_OTERM643\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[6]_OTERM641\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[6]_OTERM639\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[6]_OTERM637\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM635\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM633\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM631\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM629\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM627\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM625\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM623\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[6]_OTERM621\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[6]_OTERM619\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[6]_OTERM617\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM615\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM613\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM611\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM609\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM607\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM605\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM603\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM601\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM599\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM597\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM595\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM593\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM591\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM589\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM587\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM585\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM583\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM581\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM579\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM577\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM575\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM573\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM571\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM569\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM567\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM565\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM563\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM561\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM559\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM557\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM555\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM553\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM551\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM549\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM547\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM545\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM543\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM541\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM539\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM537\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM535\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM533\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM531\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM529\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM527\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM525\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM523\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM521\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM519\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM517\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM515\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM513\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM511\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM509\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM507\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM505\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM503\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM501\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM499\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM497\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM495\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM493\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM491\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM489\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM487\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM485\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM483\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM481\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM479\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM477\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM475\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM473\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM471\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM469\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM467\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM465\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM463\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM461\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM459\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM457\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM455\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM453\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM451\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM449\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM447\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM445\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM443\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM441\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM439\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM437\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM435\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM433\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM431\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM429\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM427\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM425\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM423\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM421\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM419\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM417\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM415\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM413\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM411\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM409\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM407\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM405\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM403\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM401\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM399\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM397\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM395\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM393\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM391\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM389\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM387\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM385\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM383\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM381\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM379\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM377\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM375\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM373\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM371\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM369\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM367\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM365\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM363\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM361\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM359\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM357\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM355\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM353\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM351\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM349\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM347\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM345\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM343\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM341\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM339\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM337\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM335\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM333\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM331\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM329\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM327\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM325\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM323\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM321\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM319\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM317\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM315\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM313\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM311\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM309\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM307\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM305\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM303\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM301\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM299\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM297\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM295\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM293\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM291\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM289\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM287\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM285\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM283\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM281\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM279\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM277\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM275\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM273\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM271\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM269\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM267\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM265\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM263\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM261\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM259\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM257\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM255\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM253\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM251\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM249\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM247\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM245\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM243\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM241\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM239\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM237\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM235\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM233\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM231\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM229\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM227\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM225\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM223\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM221\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM219\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM217\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM215\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM213\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM211\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM209\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM207\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM205\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM203\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM201\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM199\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM197\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM195\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM193\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM191\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM189\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM187\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM185\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM183\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM181\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM179\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM177\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM175\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM173\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM171\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM169\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM167\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM165\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM163\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM161\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM159\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM157\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM155\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM153\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM151\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM149\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM147\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM145\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM143\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM141\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM139\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM137\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM135\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM133\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM131\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM129\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM127\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM125\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM123\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM121\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM119\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM117\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM115\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM113\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM111\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM109\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM107\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM105\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM103\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM101\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM99\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM97\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM95\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM93\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM91\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM89\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM87\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM85\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM83\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM81\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM79\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM77\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM75\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM73\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM71\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM69\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM67\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM65\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM63\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM61\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM59\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM57\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM55\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM53\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM51\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM49\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM47\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM45\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM43\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM41\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM39\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM37\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM35\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM33\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM31\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM29\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM27\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM25\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM23\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM21\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM19\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM17\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM15\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM13\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM11\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM9\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM7\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM5\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM3\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM1\ : std_logic;
SIGNAL \ALT_INV_ClockIn~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_ClockIn~input_o\ : std_logic;
SIGNAL \inst5|ALT_INV_PCOut\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst5|ALT_INV_EQ_LAT~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1061~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM879~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM837~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM811~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM797~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM727~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM715~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM705~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM691~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM677~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM671~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM623~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM603~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM597~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM569~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM561~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM555~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM527~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM515~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM505~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM489~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM457~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM443~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM433~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM421~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM407~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM379~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM365~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM351~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM331~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM323~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM295~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM225~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM211~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM169~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM163~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM149~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM85~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM79~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM43~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM41~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM29~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM11~DUPLICATE_q\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[1]_OTERM3659\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[1]_OTERM3657\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[2]_OTERM3655\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[2]_OTERM3653\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[3]_OTERM3651\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[3]_OTERM3649\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[4]_OTERM3647\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[4]_OTERM3645\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[5]_OTERM3643\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[5]_OTERM3641\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[6]_OTERM3639\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[6]_OTERM3637\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[7]_OTERM3635\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[7]_OTERM3633\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[8]_OTERM3631\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[8]_OTERM3629\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[9]_OTERM3627\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[9]_OTERM3625\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[10]_OTERM3623\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[10]_OTERM3621\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[11]_OTERM3619\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[11]_OTERM3617\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[0]_OTERM3613\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[0]_OTERM3611\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[0]_OTERM3607\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[1]_OTERM3605\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[2]_OTERM3603\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[3]_OTERM3601\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[4]_OTERM3599\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[5]_OTERM3597\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[6]_OTERM3595\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[7]_OTERM3593\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[8]_OTERM3591\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[9]_OTERM3589\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[10]_OTERM3587\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[11]_OTERM3585\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[0]_OTERM3583\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[0]_OTERM3581\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[0]_OTERM3579\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[0]_OTERM3577\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[0]_OTERM3575\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[0]_OTERM3573\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[0]_OTERM3571\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[0]_OTERM3569\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[0]_OTERM3567\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[0]_OTERM3565\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[0]_OTERM3563\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[0]_OTERM3561\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[0]_OTERM3559\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[0]_OTERM3557\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[0]_OTERM3555\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[0]_OTERM3553\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[0]_OTERM3551\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[0]_OTERM3549\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[0]_OTERM3547\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[0]_OTERM3545\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[0]_OTERM3543\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[0]_OTERM3541\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[0]_OTERM3539\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[0]_OTERM3537\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[0]_OTERM3535\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[0]_OTERM3533\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[0]_OTERM3531\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[0]_OTERM3529\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[0]_OTERM3527\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[0]_OTERM3525\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[0]_OTERM3523\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[0]_OTERM3521\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[0]_OTERM3519\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[0]_OTERM3517\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[0]_OTERM3515\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[0]_OTERM3513\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[0]_OTERM3511\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[0]_OTERM3509\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[0]_OTERM3507\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[0]_OTERM3505\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[0]_OTERM3503\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[0]_OTERM3501\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[0]_OTERM3499\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[0]_OTERM3497\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[0]_OTERM3495\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[0]_OTERM3493\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[0]_OTERM3491\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[0]_OTERM3489\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[0]_OTERM3487\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[0]_OTERM3485\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[0]_OTERM3483\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[0]_OTERM3481\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[0]_OTERM3479\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[0]_OTERM3477\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[0]_OTERM3475\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[0]_OTERM3473\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[0]_OTERM3471\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[0]_OTERM3469\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[0]_OTERM3467\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[0]_OTERM3465\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[0]_OTERM3463\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[0]_OTERM3461\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[0]_OTERM3459\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[0]_OTERM3457\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[0]_OTERM3455\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[0]_OTERM3453\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[0]_OTERM3451\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[0]_OTERM3449\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[0]_OTERM3447\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[0]_OTERM3445\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[0]_OTERM3443\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[0]_OTERM3441\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[0]_OTERM3439\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[0]_OTERM3437\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[0]_OTERM3435\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[0]_OTERM3433\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[0]_OTERM3431\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[0]_OTERM3429\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[0]_OTERM3427\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[0]_OTERM3425\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[0]_OTERM3423\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[0]_OTERM3421\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[0]_OTERM3419\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[0]_OTERM3417\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[0]_OTERM3415\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[0]_OTERM3413\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[0]_OTERM3411\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[0]_OTERM3409\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[0]_OTERM3407\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[0]_OTERM3405\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[0]_OTERM3403\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[0]_OTERM3401\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[0]_OTERM3399\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[0]_OTERM3397\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[0]_OTERM3395\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[0]_OTERM3393\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[0]_OTERM3391\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[0]_OTERM3389\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[0]_OTERM3387\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[0]_OTERM3385\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[0]_OTERM3383\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[0]_OTERM3381\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[0]_OTERM3379\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[0]_OTERM3377\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[0]_OTERM3375\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[0]_OTERM3373\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[0]_OTERM3371\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[0]_OTERM3369\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[0]_OTERM3367\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[0]_OTERM3365\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[0]_OTERM3363\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[0]_OTERM3361\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[0]_OTERM3359\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[0]_OTERM3357\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[0]_OTERM3355\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[0]_OTERM3353\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[0]_OTERM3351\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[0]_OTERM3349\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[0]_OTERM3347\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[0]_OTERM3345\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[0]_OTERM3343\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[0]_OTERM3341\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[0]_OTERM3339\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[0]_OTERM3337\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[0]_OTERM3335\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[0]_OTERM3333\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[0]_OTERM3331\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[0]_OTERM3329\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[0]_OTERM3327\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[0]_OTERM3325\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[0]_OTERM3323\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[0]_OTERM3321\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[0]_OTERM3319\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[0]_OTERM3317\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[0]_OTERM3315\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[1]_OTERM3313\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[1]_OTERM3311\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[1]_OTERM3309\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[0]_OTERM3307\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[0]_OTERM3305\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[0]_OTERM3303\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[0]_OTERM3301\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[0]_OTERM3299\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[0]_OTERM3297\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[0]_OTERM3295\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[0]_OTERM3293\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[0]_OTERM3291\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[0]_OTERM3289\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[0]_OTERM3287\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[0]_OTERM3285\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[0]_OTERM3283\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[0]_OTERM3281\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[0]_OTERM3279\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[0]_OTERM3277\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[0]_OTERM3275\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[0]_OTERM3273\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[1]_OTERM3271\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[1]_OTERM3269\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[1]_OTERM3267\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[1]_OTERM3265\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[1]_OTERM3263\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[1]_OTERM3261\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[0]_OTERM3259\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[0]_OTERM3257\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[0]_OTERM3255\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[0]_OTERM3253\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[0]_OTERM3251\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[0]_OTERM3249\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[0]_OTERM3247\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[0]_OTERM3245\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[0]_OTERM3243\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[0]_OTERM3241\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[0]_OTERM3239\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[0]_OTERM3237\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[2]_OTERM3235\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[2]_OTERM3233\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[2]_OTERM3231\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[1]_OTERM3229\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[1]_OTERM3227\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[1]_OTERM3225\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[0]_OTERM3223\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[0]_OTERM3221\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[0]_OTERM3219\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[0]_OTERM3217\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[0]_OTERM3215\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[0]_OTERM3213\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[0]_OTERM3211\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[0]_OTERM3209\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[0]_OTERM3207\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[0]_OTERM3205\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[0]_OTERM3203\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[0]_OTERM3201\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[0]_OTERM3199\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[0]_OTERM3197\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[0]_OTERM3195\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[2]_OTERM3193\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[2]_OTERM3191\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[2]_OTERM3189\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[2]_OTERM3187\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[2]_OTERM3185\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[2]_OTERM3183\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[1]_OTERM3181\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[1]_OTERM3179\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[1]_OTERM3177\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[1]_OTERM3175\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[1]_OTERM3173\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[1]_OTERM3171\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[1]_OTERM3169\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[1]_OTERM3167\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[1]_OTERM3165\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[0]_OTERM3163\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[0]_OTERM3161\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[0]_OTERM3159\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[3]_OTERM3157\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[3]_OTERM3155\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[3]_OTERM3153\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[2]_OTERM3151\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[2]_OTERM3149\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[2]_OTERM3147\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[1]_OTERM3145\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[1]_OTERM3143\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[1]_OTERM3141\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[1]_OTERM3139\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[1]_OTERM3137\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[1]_OTERM3135\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[0]_OTERM3133\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[0]_OTERM3131\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[0]_OTERM3129\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[0]_OTERM3127\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[0]_OTERM3125\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[0]_OTERM3123\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[1]_OTERM3121\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[1]_OTERM3119\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[1]_OTERM3117\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[1]_OTERM3115\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[1]_OTERM3113\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[1]_OTERM3111\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[1]_OTERM3109\ : std_logic;

BEGIN

ALUO <= ww_ALUO;
ww_ClockIn <= ClockIn;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM3585\ & \inst|PC_register_R|Q[10]_OTERM3587\ & \inst|PC_register_R|Q[9]_OTERM3589\ & \inst|PC_register_R|Q[8]_OTERM3591\ & 
\inst|PC_register_R|Q[7]_OTERM3593\ & \inst|PC_register_R|Q[6]_OTERM3595\ & \inst|PC_register_R|Q[5]_OTERM3597\ & \inst|PC_register_R|Q[4]_OTERM3599\ & \inst|PC_register_R|Q[3]_OTERM3601\ & \inst|PC_register_R|Q[2]_OTERM3603\ & 
\inst|PC_register_R|Q[1]_OTERM3605\ & \inst|PC_register_R|Q[0]_OTERM3607\);

\inst2|altsyncram_component|auto_generated|q_a\(12) <= \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(13) <= \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM3585\ & \inst|PC_register_R|Q[10]_OTERM3587\ & \inst|PC_register_R|Q[9]_OTERM3589\ & \inst|PC_register_R|Q[8]_OTERM3591\ & 
\inst|PC_register_R|Q[7]_OTERM3593\ & \inst|PC_register_R|Q[6]_OTERM3595\ & \inst|PC_register_R|Q[5]_OTERM3597\ & \inst|PC_register_R|Q[4]_OTERM3599\ & \inst|PC_register_R|Q[3]_OTERM3601\ & \inst|PC_register_R|Q[2]_OTERM3603\ & 
\inst|PC_register_R|Q[1]_OTERM3605\ & \inst|PC_register_R|Q[0]_OTERM3607\);

\inst2|altsyncram_component|auto_generated|q_a\(14) <= \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(15) <= \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM3585\ & \inst|PC_register_R|Q[10]_OTERM3587\ & \inst|PC_register_R|Q[9]_OTERM3589\ & \inst|PC_register_R|Q[8]_OTERM3591\ & 
\inst|PC_register_R|Q[7]_OTERM3593\ & \inst|PC_register_R|Q[6]_OTERM3595\ & \inst|PC_register_R|Q[5]_OTERM3597\ & \inst|PC_register_R|Q[4]_OTERM3599\ & \inst|PC_register_R|Q[3]_OTERM3601\ & \inst|PC_register_R|Q[2]_OTERM3603\ & 
\inst|PC_register_R|Q[1]_OTERM3605\ & \inst|PC_register_R|Q[0]_OTERM3607\);

\inst2|altsyncram_component|auto_generated|q_a\(0) <= \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(1) <= \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM3585\ & \inst|PC_register_R|Q[10]_OTERM3587\ & \inst|PC_register_R|Q[9]_OTERM3589\ & \inst|PC_register_R|Q[8]_OTERM3591\ & 
\inst|PC_register_R|Q[7]_OTERM3593\ & \inst|PC_register_R|Q[6]_OTERM3595\ & \inst|PC_register_R|Q[5]_OTERM3597\ & \inst|PC_register_R|Q[4]_OTERM3599\ & \inst|PC_register_R|Q[3]_OTERM3601\ & \inst|PC_register_R|Q[2]_OTERM3603\ & 
\inst|PC_register_R|Q[1]_OTERM3605\ & \inst|PC_register_R|Q[0]_OTERM3607\);

\inst2|altsyncram_component|auto_generated|q_a\(2) <= \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(3) <= \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM3585\ & \inst|PC_register_R|Q[10]_OTERM3587\ & \inst|PC_register_R|Q[9]_OTERM3589\ & \inst|PC_register_R|Q[8]_OTERM3591\ & 
\inst|PC_register_R|Q[7]_OTERM3593\ & \inst|PC_register_R|Q[6]_OTERM3595\ & \inst|PC_register_R|Q[5]_OTERM3597\ & \inst|PC_register_R|Q[4]_OTERM3599\ & \inst|PC_register_R|Q[3]_OTERM3601\ & \inst|PC_register_R|Q[2]_OTERM3603\ & 
\inst|PC_register_R|Q[1]_OTERM3605\ & \inst|PC_register_R|Q[0]_OTERM3607\);

\inst2|altsyncram_component|auto_generated|q_a\(4) <= \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(5) <= \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM3585\ & \inst|PC_register_R|Q[10]_OTERM3587\ & \inst|PC_register_R|Q[9]_OTERM3589\ & \inst|PC_register_R|Q[8]_OTERM3591\ & 
\inst|PC_register_R|Q[7]_OTERM3593\ & \inst|PC_register_R|Q[6]_OTERM3595\ & \inst|PC_register_R|Q[5]_OTERM3597\ & \inst|PC_register_R|Q[4]_OTERM3599\ & \inst|PC_register_R|Q[3]_OTERM3601\ & \inst|PC_register_R|Q[2]_OTERM3603\ & 
\inst|PC_register_R|Q[1]_OTERM3605\ & \inst|PC_register_R|Q[0]_OTERM3607\);

\inst2|altsyncram_component|auto_generated|q_a\(10) <= \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(11) <= \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM3585\ & \inst|PC_register_R|Q[10]_OTERM3587\ & \inst|PC_register_R|Q[9]_OTERM3589\ & \inst|PC_register_R|Q[8]_OTERM3591\ & 
\inst|PC_register_R|Q[7]_OTERM3593\ & \inst|PC_register_R|Q[6]_OTERM3595\ & \inst|PC_register_R|Q[5]_OTERM3597\ & \inst|PC_register_R|Q[4]_OTERM3599\ & \inst|PC_register_R|Q[3]_OTERM3601\ & \inst|PC_register_R|Q[2]_OTERM3603\ & 
\inst|PC_register_R|Q[1]_OTERM3605\ & \inst|PC_register_R|Q[0]_OTERM3607\);

\inst2|altsyncram_component|auto_generated|q_a\(8) <= \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(9) <= \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM3585\ & \inst|PC_register_R|Q[10]_OTERM3587\ & \inst|PC_register_R|Q[9]_OTERM3589\ & \inst|PC_register_R|Q[8]_OTERM3591\ & 
\inst|PC_register_R|Q[7]_OTERM3593\ & \inst|PC_register_R|Q[6]_OTERM3595\ & \inst|PC_register_R|Q[5]_OTERM3597\ & \inst|PC_register_R|Q[4]_OTERM3599\ & \inst|PC_register_R|Q[3]_OTERM3601\ & \inst|PC_register_R|Q[2]_OTERM3603\ & 
\inst|PC_register_R|Q[1]_OTERM3605\ & \inst|PC_register_R|Q[0]_OTERM3607\);

\inst2|altsyncram_component|auto_generated|q_a\(6) <= \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(7) <= \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);
\inst5|ALT_INV_Mux10~combout\ <= NOT \inst5|Mux10~combout\;
\inst5|ALT_INV_Mux26~1_combout\ <= NOT \inst5|Mux26~1_combout\;
\inst5|ALT_INV_Mux42~0_combout\ <= NOT \inst5|Mux42~0_combout\;
\inst5|ALT_INV_Mux8~0_combout\ <= NOT \inst5|Mux8~0_combout\;
\inst5|ALT_INV_Mux7~0_combout\ <= NOT \inst5|Mux7~0_combout\;
\inst5|ALT_INV_Mux6~0_combout\ <= NOT \inst5|Mux6~0_combout\;
\inst5|ALT_INV_Mux5~0_combout\ <= NOT \inst5|Mux5~0_combout\;
\inst5|ALT_INV_Mux4~0_combout\ <= NOT \inst5|Mux4~0_combout\;
\inst5|ALT_INV_Mux3~0_combout\ <= NOT \inst5|Mux3~0_combout\;
\inst4|inst5|ALT_INV_Equal0~63_combout\ <= NOT \inst4|inst5|Equal0~63_combout\;
\inst4|inst4|ALT_INV_Equal0~63_combout\ <= NOT \inst4|inst4|Equal0~63_combout\;
\inst4|inst5|ALT_INV_Equal0~62_combout\ <= NOT \inst4|inst5|Equal0~62_combout\;
\inst4|inst4|ALT_INV_Equal0~62_combout\ <= NOT \inst4|inst4|Equal0~62_combout\;
\inst4|inst5|ALT_INV_Equal0~61_combout\ <= NOT \inst4|inst5|Equal0~61_combout\;
\inst4|inst4|ALT_INV_Equal0~61_combout\ <= NOT \inst4|inst4|Equal0~61_combout\;
\inst4|inst5|ALT_INV_Equal0~60_combout\ <= NOT \inst4|inst5|Equal0~60_combout\;
\inst4|inst4|ALT_INV_Equal0~60_combout\ <= NOT \inst4|inst4|Equal0~60_combout\;
\inst4|inst5|ALT_INV_Equal0~59_combout\ <= NOT \inst4|inst5|Equal0~59_combout\;
\inst4|inst4|ALT_INV_Equal0~59_combout\ <= NOT \inst4|inst4|Equal0~59_combout\;
\inst4|inst5|ALT_INV_Equal0~58_combout\ <= NOT \inst4|inst5|Equal0~58_combout\;
\inst4|inst4|ALT_INV_Equal0~58_combout\ <= NOT \inst4|inst4|Equal0~58_combout\;
\inst4|inst5|ALT_INV_Equal0~57_combout\ <= NOT \inst4|inst5|Equal0~57_combout\;
\inst4|inst4|ALT_INV_Equal0~57_combout\ <= NOT \inst4|inst4|Equal0~57_combout\;
\inst4|inst5|ALT_INV_Equal0~56_combout\ <= NOT \inst4|inst5|Equal0~56_combout\;
\inst4|inst4|ALT_INV_Equal0~56_combout\ <= NOT \inst4|inst4|Equal0~56_combout\;
\inst4|inst5|ALT_INV_Equal0~55_combout\ <= NOT \inst4|inst5|Equal0~55_combout\;
\inst4|inst4|ALT_INV_Equal0~55_combout\ <= NOT \inst4|inst4|Equal0~55_combout\;
\inst4|inst5|ALT_INV_Equal0~54_combout\ <= NOT \inst4|inst5|Equal0~54_combout\;
\inst4|inst4|ALT_INV_Equal0~54_combout\ <= NOT \inst4|inst4|Equal0~54_combout\;
\inst4|inst5|ALT_INV_Equal0~53_combout\ <= NOT \inst4|inst5|Equal0~53_combout\;
\inst4|inst4|ALT_INV_Equal0~53_combout\ <= NOT \inst4|inst4|Equal0~53_combout\;
\inst4|inst5|ALT_INV_Equal0~52_combout\ <= NOT \inst4|inst5|Equal0~52_combout\;
\inst4|inst4|ALT_INV_Equal0~52_combout\ <= NOT \inst4|inst4|Equal0~52_combout\;
\inst4|inst5|ALT_INV_Equal0~51_combout\ <= NOT \inst4|inst5|Equal0~51_combout\;
\inst4|inst4|ALT_INV_Equal0~51_combout\ <= NOT \inst4|inst4|Equal0~51_combout\;
\inst4|inst5|ALT_INV_Equal0~50_combout\ <= NOT \inst4|inst5|Equal0~50_combout\;
\inst4|inst4|ALT_INV_Equal0~50_combout\ <= NOT \inst4|inst4|Equal0~50_combout\;
\inst4|inst5|ALT_INV_Equal0~49_combout\ <= NOT \inst4|inst5|Equal0~49_combout\;
\inst4|inst4|ALT_INV_Equal0~49_combout\ <= NOT \inst4|inst4|Equal0~49_combout\;
\inst4|inst5|ALT_INV_Equal0~48_combout\ <= NOT \inst4|inst5|Equal0~48_combout\;
\inst4|inst4|ALT_INV_Equal0~48_combout\ <= NOT \inst4|inst4|Equal0~48_combout\;
\inst4|inst5|ALT_INV_Equal0~47_combout\ <= NOT \inst4|inst5|Equal0~47_combout\;
\inst4|inst4|ALT_INV_Equal0~47_combout\ <= NOT \inst4|inst4|Equal0~47_combout\;
\inst4|inst5|ALT_INV_Equal0~46_combout\ <= NOT \inst4|inst5|Equal0~46_combout\;
\inst4|inst4|ALT_INV_Equal0~46_combout\ <= NOT \inst4|inst4|Equal0~46_combout\;
\inst4|inst5|ALT_INV_Equal0~45_combout\ <= NOT \inst4|inst5|Equal0~45_combout\;
\inst4|inst4|ALT_INV_Equal0~45_combout\ <= NOT \inst4|inst4|Equal0~45_combout\;
\inst4|inst5|ALT_INV_Equal0~44_combout\ <= NOT \inst4|inst5|Equal0~44_combout\;
\inst4|inst4|ALT_INV_Equal0~44_combout\ <= NOT \inst4|inst4|Equal0~44_combout\;
\inst4|inst5|ALT_INV_Equal0~43_combout\ <= NOT \inst4|inst5|Equal0~43_combout\;
\inst4|inst4|ALT_INV_Equal0~43_combout\ <= NOT \inst4|inst4|Equal0~43_combout\;
\inst4|inst5|ALT_INV_Equal0~42_combout\ <= NOT \inst4|inst5|Equal0~42_combout\;
\inst4|inst4|ALT_INV_Equal0~42_combout\ <= NOT \inst4|inst4|Equal0~42_combout\;
\inst4|inst5|ALT_INV_Equal0~41_combout\ <= NOT \inst4|inst5|Equal0~41_combout\;
\inst4|inst4|ALT_INV_Equal0~41_combout\ <= NOT \inst4|inst4|Equal0~41_combout\;
\inst4|inst5|ALT_INV_Equal0~40_combout\ <= NOT \inst4|inst5|Equal0~40_combout\;
\inst4|inst4|ALT_INV_Equal0~40_combout\ <= NOT \inst4|inst4|Equal0~40_combout\;
\inst4|inst5|ALT_INV_Equal0~39_combout\ <= NOT \inst4|inst5|Equal0~39_combout\;
\inst4|inst4|ALT_INV_Equal0~39_combout\ <= NOT \inst4|inst4|Equal0~39_combout\;
\inst4|inst5|ALT_INV_Equal0~38_combout\ <= NOT \inst4|inst5|Equal0~38_combout\;
\inst4|inst4|ALT_INV_Equal0~38_combout\ <= NOT \inst4|inst4|Equal0~38_combout\;
\inst4|inst5|ALT_INV_Equal0~37_combout\ <= NOT \inst4|inst5|Equal0~37_combout\;
\inst4|inst4|ALT_INV_Equal0~37_combout\ <= NOT \inst4|inst4|Equal0~37_combout\;
\inst4|inst5|ALT_INV_Equal0~36_combout\ <= NOT \inst4|inst5|Equal0~36_combout\;
\inst4|inst4|ALT_INV_Equal0~36_combout\ <= NOT \inst4|inst4|Equal0~36_combout\;
\inst4|inst5|ALT_INV_Equal0~35_combout\ <= NOT \inst4|inst5|Equal0~35_combout\;
\inst4|inst4|ALT_INV_Equal0~35_combout\ <= NOT \inst4|inst4|Equal0~35_combout\;
\inst4|inst5|ALT_INV_Equal0~34_combout\ <= NOT \inst4|inst5|Equal0~34_combout\;
\inst4|inst4|ALT_INV_Equal0~34_combout\ <= NOT \inst4|inst4|Equal0~34_combout\;
\inst4|inst5|ALT_INV_Equal0~33_combout\ <= NOT \inst4|inst5|Equal0~33_combout\;
\inst4|inst4|ALT_INV_Equal0~33_combout\ <= NOT \inst4|inst4|Equal0~33_combout\;
\inst4|inst5|ALT_INV_Equal0~32_combout\ <= NOT \inst4|inst5|Equal0~32_combout\;
\inst4|inst4|ALT_INV_Equal0~32_combout\ <= NOT \inst4|inst4|Equal0~32_combout\;
\inst4|inst5|ALT_INV_Equal0~31_combout\ <= NOT \inst4|inst5|Equal0~31_combout\;
\inst4|inst4|ALT_INV_Equal0~31_combout\ <= NOT \inst4|inst4|Equal0~31_combout\;
\inst4|inst5|ALT_INV_Equal0~30_combout\ <= NOT \inst4|inst5|Equal0~30_combout\;
\inst4|inst4|ALT_INV_Equal0~30_combout\ <= NOT \inst4|inst4|Equal0~30_combout\;
\inst4|inst5|ALT_INV_Equal0~29_combout\ <= NOT \inst4|inst5|Equal0~29_combout\;
\inst4|inst4|ALT_INV_Equal0~29_combout\ <= NOT \inst4|inst4|Equal0~29_combout\;
\inst4|inst5|ALT_INV_Equal0~28_combout\ <= NOT \inst4|inst5|Equal0~28_combout\;
\inst4|inst4|ALT_INV_Equal0~28_combout\ <= NOT \inst4|inst4|Equal0~28_combout\;
\inst4|inst5|ALT_INV_Equal0~27_combout\ <= NOT \inst4|inst5|Equal0~27_combout\;
\inst4|inst4|ALT_INV_Equal0~27_combout\ <= NOT \inst4|inst4|Equal0~27_combout\;
\inst4|inst5|ALT_INV_Equal0~26_combout\ <= NOT \inst4|inst5|Equal0~26_combout\;
\inst4|inst4|ALT_INV_Equal0~26_combout\ <= NOT \inst4|inst4|Equal0~26_combout\;
\inst4|inst5|ALT_INV_Equal0~25_combout\ <= NOT \inst4|inst5|Equal0~25_combout\;
\inst4|inst4|ALT_INV_Equal0~25_combout\ <= NOT \inst4|inst4|Equal0~25_combout\;
\inst4|inst5|ALT_INV_Equal0~24_combout\ <= NOT \inst4|inst5|Equal0~24_combout\;
\inst4|inst4|ALT_INV_Equal0~24_combout\ <= NOT \inst4|inst4|Equal0~24_combout\;
\inst4|inst5|ALT_INV_Equal0~23_combout\ <= NOT \inst4|inst5|Equal0~23_combout\;
\inst4|inst4|ALT_INV_Equal0~23_combout\ <= NOT \inst4|inst4|Equal0~23_combout\;
\inst4|inst5|ALT_INV_Equal0~22_combout\ <= NOT \inst4|inst5|Equal0~22_combout\;
\inst4|inst4|ALT_INV_Equal0~22_combout\ <= NOT \inst4|inst4|Equal0~22_combout\;
\inst4|inst5|ALT_INV_Equal0~21_combout\ <= NOT \inst4|inst5|Equal0~21_combout\;
\inst4|inst4|ALT_INV_Equal0~21_combout\ <= NOT \inst4|inst4|Equal0~21_combout\;
\inst4|inst5|ALT_INV_Equal0~20_combout\ <= NOT \inst4|inst5|Equal0~20_combout\;
\inst4|inst4|ALT_INV_Equal0~20_combout\ <= NOT \inst4|inst4|Equal0~20_combout\;
\inst4|inst5|ALT_INV_Equal0~19_combout\ <= NOT \inst4|inst5|Equal0~19_combout\;
\inst4|inst4|ALT_INV_Equal0~19_combout\ <= NOT \inst4|inst4|Equal0~19_combout\;
\inst4|inst5|ALT_INV_Equal0~18_combout\ <= NOT \inst4|inst5|Equal0~18_combout\;
\inst4|inst4|ALT_INV_Equal0~18_combout\ <= NOT \inst4|inst4|Equal0~18_combout\;
\inst4|inst5|ALT_INV_Equal0~17_combout\ <= NOT \inst4|inst5|Equal0~17_combout\;
\inst4|inst4|ALT_INV_Equal0~17_combout\ <= NOT \inst4|inst4|Equal0~17_combout\;
\inst4|inst5|ALT_INV_Equal0~16_combout\ <= NOT \inst4|inst5|Equal0~16_combout\;
\inst4|inst4|ALT_INV_Equal0~16_combout\ <= NOT \inst4|inst4|Equal0~16_combout\;
\inst4|inst5|ALT_INV_Equal0~15_combout\ <= NOT \inst4|inst5|Equal0~15_combout\;
\inst4|inst4|ALT_INV_Equal0~15_combout\ <= NOT \inst4|inst4|Equal0~15_combout\;
\inst4|inst5|ALT_INV_Equal0~14_combout\ <= NOT \inst4|inst5|Equal0~14_combout\;
\inst4|inst4|ALT_INV_Equal0~14_combout\ <= NOT \inst4|inst4|Equal0~14_combout\;
\inst4|inst5|ALT_INV_Equal0~13_combout\ <= NOT \inst4|inst5|Equal0~13_combout\;
\inst4|inst4|ALT_INV_Equal0~13_combout\ <= NOT \inst4|inst4|Equal0~13_combout\;
\inst4|inst5|ALT_INV_Equal0~12_combout\ <= NOT \inst4|inst5|Equal0~12_combout\;
\inst4|inst4|ALT_INV_Equal0~12_combout\ <= NOT \inst4|inst4|Equal0~12_combout\;
\inst4|inst5|ALT_INV_Equal0~11_combout\ <= NOT \inst4|inst5|Equal0~11_combout\;
\inst4|inst4|ALT_INV_Equal0~11_combout\ <= NOT \inst4|inst4|Equal0~11_combout\;
\inst4|inst5|ALT_INV_Equal0~10_combout\ <= NOT \inst4|inst5|Equal0~10_combout\;
\inst4|inst4|ALT_INV_Equal0~10_combout\ <= NOT \inst4|inst4|Equal0~10_combout\;
\inst4|inst5|ALT_INV_Equal0~9_combout\ <= NOT \inst4|inst5|Equal0~9_combout\;
\inst4|inst4|ALT_INV_Equal0~9_combout\ <= NOT \inst4|inst4|Equal0~9_combout\;
\inst4|inst5|ALT_INV_Equal0~8_combout\ <= NOT \inst4|inst5|Equal0~8_combout\;
\inst4|inst4|ALT_INV_Equal0~8_combout\ <= NOT \inst4|inst4|Equal0~8_combout\;
\inst4|inst5|ALT_INV_Equal0~7_combout\ <= NOT \inst4|inst5|Equal0~7_combout\;
\inst4|inst4|ALT_INV_Equal0~7_combout\ <= NOT \inst4|inst4|Equal0~7_combout\;
\inst4|inst5|ALT_INV_Equal0~6_combout\ <= NOT \inst4|inst5|Equal0~6_combout\;
\inst4|inst4|ALT_INV_Equal0~6_combout\ <= NOT \inst4|inst4|Equal0~6_combout\;
\inst4|inst5|ALT_INV_Equal0~5_combout\ <= NOT \inst4|inst5|Equal0~5_combout\;
\inst4|inst4|ALT_INV_Equal0~5_combout\ <= NOT \inst4|inst4|Equal0~5_combout\;
\inst4|inst5|ALT_INV_Equal0~4_combout\ <= NOT \inst4|inst5|Equal0~4_combout\;
\inst4|inst4|ALT_INV_Equal0~4_combout\ <= NOT \inst4|inst4|Equal0~4_combout\;
\inst4|inst5|ALT_INV_Equal0~3_combout\ <= NOT \inst4|inst5|Equal0~3_combout\;
\inst4|inst4|ALT_INV_Equal0~3_combout\ <= NOT \inst4|inst4|Equal0~3_combout\;
\inst4|inst5|ALT_INV_Equal0~2_combout\ <= NOT \inst4|inst5|Equal0~2_combout\;
\inst4|inst4|ALT_INV_Equal0~2_combout\ <= NOT \inst4|inst4|Equal0~2_combout\;
\inst4|inst5|ALT_INV_Equal0~1_combout\ <= NOT \inst4|inst5|Equal0~1_combout\;
\inst4|inst4|ALT_INV_Equal0~1_combout\ <= NOT \inst4|inst4|Equal0~1_combout\;
\inst5|ALT_INV_Mux25~0_combout\ <= NOT \inst5|Mux25~0_combout\;
\inst4|inst5|ALT_INV_Equal0~0_combout\ <= NOT \inst4|inst5|Equal0~0_combout\;
\inst5|ALT_INV_Mux1~0_combout\ <= NOT \inst5|Mux1~0_combout\;
\inst5|ALT_INV_Mux10~0_combout\ <= NOT \inst5|Mux10~0_combout\;
\inst4|inst4|ALT_INV_Equal0~0_combout\ <= NOT \inst4|inst4|Equal0~0_combout\;
\inst1|ALT_INV_Mux7~1_combout\ <= NOT \inst1|Mux7~1_combout\;
\inst1|ALT_INV_Mux7~0_combout\ <= NOT \inst1|Mux7~0_combout\;
\inst4|inst4|ALT_INV_outputs[0]~167_combout\ <= NOT \inst4|inst4|outputs[0]~167_combout\;
\inst4|inst4|ALT_INV_outputs[0]~166_combout\ <= NOT \inst4|inst4|outputs[0]~166_combout\;
\inst4|inst4|ALT_INV_outputs[0]~165_combout\ <= NOT \inst4|inst4|outputs[0]~165_combout\;
\inst4|inst4|ALT_INV_outputs[0]~164_combout\ <= NOT \inst4|inst4|outputs[0]~164_combout\;
\inst4|inst4|ALT_INV_outputs[0]~163_combout\ <= NOT \inst4|inst4|outputs[0]~163_combout\;
\inst4|inst4|ALT_INV_outputs[0]~162_combout\ <= NOT \inst4|inst4|outputs[0]~162_combout\;
\inst4|inst4|ALT_INV_outputs[0]~161_combout\ <= NOT \inst4|inst4|outputs[0]~161_combout\;
\inst4|inst4|ALT_INV_outputs[0]~160_combout\ <= NOT \inst4|inst4|outputs[0]~160_combout\;
\inst4|inst4|ALT_INV_outputs[0]~159_combout\ <= NOT \inst4|inst4|outputs[0]~159_combout\;
\inst4|inst4|ALT_INV_outputs[0]~158_combout\ <= NOT \inst4|inst4|outputs[0]~158_combout\;
\inst4|inst4|ALT_INV_outputs[0]~157_combout\ <= NOT \inst4|inst4|outputs[0]~157_combout\;
\inst4|inst4|ALT_INV_outputs[0]~156_combout\ <= NOT \inst4|inst4|outputs[0]~156_combout\;
\inst4|inst4|ALT_INV_outputs[0]~155_combout\ <= NOT \inst4|inst4|outputs[0]~155_combout\;
\inst4|inst4|ALT_INV_outputs[0]~154_combout\ <= NOT \inst4|inst4|outputs[0]~154_combout\;
\inst4|inst4|ALT_INV_outputs[0]~153_combout\ <= NOT \inst4|inst4|outputs[0]~153_combout\;
\inst4|inst4|ALT_INV_outputs[0]~152_combout\ <= NOT \inst4|inst4|outputs[0]~152_combout\;
\inst4|inst4|ALT_INV_outputs[0]~151_combout\ <= NOT \inst4|inst4|outputs[0]~151_combout\;
\inst4|inst4|ALT_INV_outputs[0]~150_combout\ <= NOT \inst4|inst4|outputs[0]~150_combout\;
\inst4|inst4|ALT_INV_outputs[0]~149_combout\ <= NOT \inst4|inst4|outputs[0]~149_combout\;
\inst4|inst4|ALT_INV_outputs[0]~148_combout\ <= NOT \inst4|inst4|outputs[0]~148_combout\;
\inst4|inst4|ALT_INV_outputs[0]~147_combout\ <= NOT \inst4|inst4|outputs[0]~147_combout\;
\inst4|inst5|ALT_INV_outputs[0]~167_combout\ <= NOT \inst4|inst5|outputs[0]~167_combout\;
\inst4|inst5|ALT_INV_outputs[0]~166_combout\ <= NOT \inst4|inst5|outputs[0]~166_combout\;
\inst4|inst5|ALT_INV_outputs[0]~165_combout\ <= NOT \inst4|inst5|outputs[0]~165_combout\;
\inst4|inst5|ALT_INV_outputs[0]~164_combout\ <= NOT \inst4|inst5|outputs[0]~164_combout\;
\inst4|inst5|ALT_INV_outputs[0]~163_combout\ <= NOT \inst4|inst5|outputs[0]~163_combout\;
\inst4|inst5|ALT_INV_outputs[0]~162_combout\ <= NOT \inst4|inst5|outputs[0]~162_combout\;
\inst4|inst5|ALT_INV_outputs[0]~161_combout\ <= NOT \inst4|inst5|outputs[0]~161_combout\;
\inst4|inst5|ALT_INV_outputs[0]~160_combout\ <= NOT \inst4|inst5|outputs[0]~160_combout\;
\inst4|inst5|ALT_INV_outputs[0]~159_combout\ <= NOT \inst4|inst5|outputs[0]~159_combout\;
\inst4|inst5|ALT_INV_outputs[0]~158_combout\ <= NOT \inst4|inst5|outputs[0]~158_combout\;
\inst4|inst5|ALT_INV_outputs[0]~157_combout\ <= NOT \inst4|inst5|outputs[0]~157_combout\;
\inst4|inst5|ALT_INV_outputs[0]~156_combout\ <= NOT \inst4|inst5|outputs[0]~156_combout\;
\inst4|inst5|ALT_INV_outputs[0]~155_combout\ <= NOT \inst4|inst5|outputs[0]~155_combout\;
\inst4|inst5|ALT_INV_outputs[0]~154_combout\ <= NOT \inst4|inst5|outputs[0]~154_combout\;
\inst4|inst5|ALT_INV_outputs[0]~153_combout\ <= NOT \inst4|inst5|outputs[0]~153_combout\;
\inst4|inst5|ALT_INV_outputs[0]~152_combout\ <= NOT \inst4|inst5|outputs[0]~152_combout\;
\inst4|inst5|ALT_INV_outputs[0]~151_combout\ <= NOT \inst4|inst5|outputs[0]~151_combout\;
\inst4|inst5|ALT_INV_outputs[0]~150_combout\ <= NOT \inst4|inst5|outputs[0]~150_combout\;
\inst4|inst5|ALT_INV_outputs[0]~149_combout\ <= NOT \inst4|inst5|outputs[0]~149_combout\;
\inst4|inst5|ALT_INV_outputs[0]~148_combout\ <= NOT \inst4|inst5|outputs[0]~148_combout\;
\inst4|inst5|ALT_INV_outputs[0]~147_combout\ <= NOT \inst4|inst5|outputs[0]~147_combout\;
\inst1|ALT_INV_Mux6~1_combout\ <= NOT \inst1|Mux6~1_combout\;
\inst1|ALT_INV_Mux6~0_combout\ <= NOT \inst1|Mux6~0_combout\;
\inst4|inst4|ALT_INV_outputs[1]~146_combout\ <= NOT \inst4|inst4|outputs[1]~146_combout\;
\inst4|inst4|ALT_INV_outputs[1]~145_combout\ <= NOT \inst4|inst4|outputs[1]~145_combout\;
\inst4|inst4|ALT_INV_outputs[1]~144_combout\ <= NOT \inst4|inst4|outputs[1]~144_combout\;
\inst4|inst4|ALT_INV_outputs[1]~143_combout\ <= NOT \inst4|inst4|outputs[1]~143_combout\;
\inst4|inst4|ALT_INV_outputs[1]~142_combout\ <= NOT \inst4|inst4|outputs[1]~142_combout\;
\inst4|inst4|ALT_INV_outputs[1]~141_combout\ <= NOT \inst4|inst4|outputs[1]~141_combout\;
\inst4|inst4|ALT_INV_outputs[1]~140_combout\ <= NOT \inst4|inst4|outputs[1]~140_combout\;
\inst4|inst4|ALT_INV_outputs[1]~139_combout\ <= NOT \inst4|inst4|outputs[1]~139_combout\;
\inst4|inst4|ALT_INV_outputs[1]~138_combout\ <= NOT \inst4|inst4|outputs[1]~138_combout\;
\inst4|inst4|ALT_INV_outputs[1]~137_combout\ <= NOT \inst4|inst4|outputs[1]~137_combout\;
\inst4|inst4|ALT_INV_outputs[1]~136_combout\ <= NOT \inst4|inst4|outputs[1]~136_combout\;
\inst4|inst4|ALT_INV_outputs[1]~135_combout\ <= NOT \inst4|inst4|outputs[1]~135_combout\;
\inst4|inst4|ALT_INV_outputs[1]~134_combout\ <= NOT \inst4|inst4|outputs[1]~134_combout\;
\inst4|inst4|ALT_INV_outputs[1]~133_combout\ <= NOT \inst4|inst4|outputs[1]~133_combout\;
\inst4|inst4|ALT_INV_outputs[1]~132_combout\ <= NOT \inst4|inst4|outputs[1]~132_combout\;
\inst4|inst4|ALT_INV_outputs[1]~131_combout\ <= NOT \inst4|inst4|outputs[1]~131_combout\;
\inst4|inst4|ALT_INV_outputs[1]~130_combout\ <= NOT \inst4|inst4|outputs[1]~130_combout\;
\inst4|inst4|ALT_INV_outputs[1]~129_combout\ <= NOT \inst4|inst4|outputs[1]~129_combout\;
\inst4|inst4|ALT_INV_outputs[1]~128_combout\ <= NOT \inst4|inst4|outputs[1]~128_combout\;
\inst4|inst4|ALT_INV_outputs[1]~127_combout\ <= NOT \inst4|inst4|outputs[1]~127_combout\;
\inst4|inst4|ALT_INV_outputs[1]~126_combout\ <= NOT \inst4|inst4|outputs[1]~126_combout\;
\inst4|inst5|ALT_INV_outputs[1]~146_combout\ <= NOT \inst4|inst5|outputs[1]~146_combout\;
\inst4|inst5|ALT_INV_outputs[1]~145_combout\ <= NOT \inst4|inst5|outputs[1]~145_combout\;
\inst4|inst5|ALT_INV_outputs[1]~144_combout\ <= NOT \inst4|inst5|outputs[1]~144_combout\;
\inst4|inst5|ALT_INV_outputs[1]~143_combout\ <= NOT \inst4|inst5|outputs[1]~143_combout\;
\inst4|inst5|ALT_INV_outputs[1]~142_combout\ <= NOT \inst4|inst5|outputs[1]~142_combout\;
\inst4|inst5|ALT_INV_outputs[1]~141_combout\ <= NOT \inst4|inst5|outputs[1]~141_combout\;
\inst4|inst5|ALT_INV_outputs[1]~140_combout\ <= NOT \inst4|inst5|outputs[1]~140_combout\;
\inst4|inst5|ALT_INV_outputs[1]~139_combout\ <= NOT \inst4|inst5|outputs[1]~139_combout\;
\inst4|inst5|ALT_INV_outputs[1]~138_combout\ <= NOT \inst4|inst5|outputs[1]~138_combout\;
\inst4|inst5|ALT_INV_outputs[1]~137_combout\ <= NOT \inst4|inst5|outputs[1]~137_combout\;
\inst4|inst5|ALT_INV_outputs[1]~136_combout\ <= NOT \inst4|inst5|outputs[1]~136_combout\;
\inst4|inst5|ALT_INV_outputs[1]~135_combout\ <= NOT \inst4|inst5|outputs[1]~135_combout\;
\inst4|inst5|ALT_INV_outputs[1]~134_combout\ <= NOT \inst4|inst5|outputs[1]~134_combout\;
\inst4|inst5|ALT_INV_outputs[1]~133_combout\ <= NOT \inst4|inst5|outputs[1]~133_combout\;
\inst4|inst5|ALT_INV_outputs[1]~132_combout\ <= NOT \inst4|inst5|outputs[1]~132_combout\;
\inst4|inst5|ALT_INV_outputs[1]~131_combout\ <= NOT \inst4|inst5|outputs[1]~131_combout\;
\inst4|inst5|ALT_INV_outputs[1]~130_combout\ <= NOT \inst4|inst5|outputs[1]~130_combout\;
\inst4|inst5|ALT_INV_outputs[1]~129_combout\ <= NOT \inst4|inst5|outputs[1]~129_combout\;
\inst4|inst5|ALT_INV_outputs[1]~128_combout\ <= NOT \inst4|inst5|outputs[1]~128_combout\;
\inst4|inst5|ALT_INV_outputs[1]~127_combout\ <= NOT \inst4|inst5|outputs[1]~127_combout\;
\inst4|inst5|ALT_INV_outputs[1]~126_combout\ <= NOT \inst4|inst5|outputs[1]~126_combout\;
\inst1|ALT_INV_Mux5~1_combout\ <= NOT \inst1|Mux5~1_combout\;
\inst1|ALT_INV_Mux5~0_combout\ <= NOT \inst1|Mux5~0_combout\;
\inst4|inst4|ALT_INV_outputs[2]~125_combout\ <= NOT \inst4|inst4|outputs[2]~125_combout\;
\inst4|inst4|ALT_INV_outputs[2]~124_combout\ <= NOT \inst4|inst4|outputs[2]~124_combout\;
\inst4|inst4|ALT_INV_outputs[2]~123_combout\ <= NOT \inst4|inst4|outputs[2]~123_combout\;
\inst4|inst4|ALT_INV_outputs[2]~122_combout\ <= NOT \inst4|inst4|outputs[2]~122_combout\;
\inst4|inst4|ALT_INV_outputs[2]~121_combout\ <= NOT \inst4|inst4|outputs[2]~121_combout\;
\inst4|inst4|ALT_INV_outputs[2]~120_combout\ <= NOT \inst4|inst4|outputs[2]~120_combout\;
\inst4|inst4|ALT_INV_outputs[2]~119_combout\ <= NOT \inst4|inst4|outputs[2]~119_combout\;
\inst4|inst4|ALT_INV_outputs[2]~118_combout\ <= NOT \inst4|inst4|outputs[2]~118_combout\;
\inst4|inst4|ALT_INV_outputs[2]~117_combout\ <= NOT \inst4|inst4|outputs[2]~117_combout\;
\inst4|inst4|ALT_INV_outputs[2]~116_combout\ <= NOT \inst4|inst4|outputs[2]~116_combout\;
\inst4|inst4|ALT_INV_outputs[2]~115_combout\ <= NOT \inst4|inst4|outputs[2]~115_combout\;
\inst4|inst4|ALT_INV_outputs[2]~114_combout\ <= NOT \inst4|inst4|outputs[2]~114_combout\;
\inst4|inst4|ALT_INV_outputs[2]~113_combout\ <= NOT \inst4|inst4|outputs[2]~113_combout\;
\inst4|inst4|ALT_INV_outputs[2]~112_combout\ <= NOT \inst4|inst4|outputs[2]~112_combout\;
\inst4|inst4|ALT_INV_outputs[2]~111_combout\ <= NOT \inst4|inst4|outputs[2]~111_combout\;
\inst4|inst4|ALT_INV_outputs[2]~110_combout\ <= NOT \inst4|inst4|outputs[2]~110_combout\;
\inst4|inst4|ALT_INV_outputs[2]~109_combout\ <= NOT \inst4|inst4|outputs[2]~109_combout\;
\inst4|inst4|ALT_INV_outputs[2]~108_combout\ <= NOT \inst4|inst4|outputs[2]~108_combout\;
\inst4|inst4|ALT_INV_outputs[2]~107_combout\ <= NOT \inst4|inst4|outputs[2]~107_combout\;
\inst4|inst4|ALT_INV_outputs[2]~106_combout\ <= NOT \inst4|inst4|outputs[2]~106_combout\;
\inst4|inst4|ALT_INV_outputs[2]~105_combout\ <= NOT \inst4|inst4|outputs[2]~105_combout\;
\inst4|inst5|ALT_INV_outputs[2]~125_combout\ <= NOT \inst4|inst5|outputs[2]~125_combout\;
\inst4|inst5|ALT_INV_outputs[2]~124_combout\ <= NOT \inst4|inst5|outputs[2]~124_combout\;
\inst4|inst5|ALT_INV_outputs[2]~123_combout\ <= NOT \inst4|inst5|outputs[2]~123_combout\;
\inst4|inst5|ALT_INV_outputs[2]~122_combout\ <= NOT \inst4|inst5|outputs[2]~122_combout\;
\inst4|inst5|ALT_INV_outputs[2]~121_combout\ <= NOT \inst4|inst5|outputs[2]~121_combout\;
\inst4|inst5|ALT_INV_outputs[2]~120_combout\ <= NOT \inst4|inst5|outputs[2]~120_combout\;
\inst4|inst5|ALT_INV_outputs[2]~119_combout\ <= NOT \inst4|inst5|outputs[2]~119_combout\;
\inst4|inst5|ALT_INV_outputs[2]~118_combout\ <= NOT \inst4|inst5|outputs[2]~118_combout\;
\inst4|inst5|ALT_INV_outputs[2]~117_combout\ <= NOT \inst4|inst5|outputs[2]~117_combout\;
\inst4|inst5|ALT_INV_outputs[2]~116_combout\ <= NOT \inst4|inst5|outputs[2]~116_combout\;
\inst4|inst5|ALT_INV_outputs[2]~115_combout\ <= NOT \inst4|inst5|outputs[2]~115_combout\;
\inst4|inst5|ALT_INV_outputs[2]~114_combout\ <= NOT \inst4|inst5|outputs[2]~114_combout\;
\inst4|inst5|ALT_INV_outputs[2]~113_combout\ <= NOT \inst4|inst5|outputs[2]~113_combout\;
\inst4|inst5|ALT_INV_outputs[2]~112_combout\ <= NOT \inst4|inst5|outputs[2]~112_combout\;
\inst4|inst5|ALT_INV_outputs[2]~111_combout\ <= NOT \inst4|inst5|outputs[2]~111_combout\;
\inst4|inst5|ALT_INV_outputs[2]~110_combout\ <= NOT \inst4|inst5|outputs[2]~110_combout\;
\inst4|inst5|ALT_INV_outputs[2]~109_combout\ <= NOT \inst4|inst5|outputs[2]~109_combout\;
\inst4|inst5|ALT_INV_outputs[2]~108_combout\ <= NOT \inst4|inst5|outputs[2]~108_combout\;
\inst4|inst5|ALT_INV_outputs[2]~107_combout\ <= NOT \inst4|inst5|outputs[2]~107_combout\;
\inst4|inst5|ALT_INV_outputs[2]~106_combout\ <= NOT \inst4|inst5|outputs[2]~106_combout\;
\inst4|inst5|ALT_INV_outputs[2]~105_combout\ <= NOT \inst4|inst5|outputs[2]~105_combout\;
\inst1|ALT_INV_Mux4~1_combout\ <= NOT \inst1|Mux4~1_combout\;
\inst1|ALT_INV_Mux4~0_combout\ <= NOT \inst1|Mux4~0_combout\;
\inst4|inst4|ALT_INV_outputs[3]~104_combout\ <= NOT \inst4|inst4|outputs[3]~104_combout\;
\inst4|inst4|ALT_INV_outputs[3]~103_combout\ <= NOT \inst4|inst4|outputs[3]~103_combout\;
\inst4|inst4|ALT_INV_outputs[3]~102_combout\ <= NOT \inst4|inst4|outputs[3]~102_combout\;
\inst4|inst4|ALT_INV_outputs[3]~101_combout\ <= NOT \inst4|inst4|outputs[3]~101_combout\;
\inst4|inst4|ALT_INV_outputs[3]~100_combout\ <= NOT \inst4|inst4|outputs[3]~100_combout\;
\inst4|inst4|ALT_INV_outputs[3]~99_combout\ <= NOT \inst4|inst4|outputs[3]~99_combout\;
\inst4|inst4|ALT_INV_outputs[3]~98_combout\ <= NOT \inst4|inst4|outputs[3]~98_combout\;
\inst4|inst4|ALT_INV_outputs[3]~97_combout\ <= NOT \inst4|inst4|outputs[3]~97_combout\;
\inst4|inst4|ALT_INV_outputs[3]~96_combout\ <= NOT \inst4|inst4|outputs[3]~96_combout\;
\inst4|inst4|ALT_INV_outputs[3]~95_combout\ <= NOT \inst4|inst4|outputs[3]~95_combout\;
\inst4|inst4|ALT_INV_outputs[3]~94_combout\ <= NOT \inst4|inst4|outputs[3]~94_combout\;
\inst4|inst4|ALT_INV_outputs[3]~93_combout\ <= NOT \inst4|inst4|outputs[3]~93_combout\;
\inst4|inst4|ALT_INV_outputs[3]~92_combout\ <= NOT \inst4|inst4|outputs[3]~92_combout\;
\inst4|inst4|ALT_INV_outputs[3]~91_combout\ <= NOT \inst4|inst4|outputs[3]~91_combout\;
\inst4|inst4|ALT_INV_outputs[3]~90_combout\ <= NOT \inst4|inst4|outputs[3]~90_combout\;
\inst4|inst4|ALT_INV_outputs[3]~89_combout\ <= NOT \inst4|inst4|outputs[3]~89_combout\;
\inst4|inst4|ALT_INV_outputs[3]~88_combout\ <= NOT \inst4|inst4|outputs[3]~88_combout\;
\inst4|inst4|ALT_INV_outputs[3]~87_combout\ <= NOT \inst4|inst4|outputs[3]~87_combout\;
\inst4|inst4|ALT_INV_outputs[3]~86_combout\ <= NOT \inst4|inst4|outputs[3]~86_combout\;
\inst4|inst4|ALT_INV_outputs[3]~85_combout\ <= NOT \inst4|inst4|outputs[3]~85_combout\;
\inst4|inst4|ALT_INV_outputs[3]~84_combout\ <= NOT \inst4|inst4|outputs[3]~84_combout\;
\inst4|inst5|ALT_INV_outputs[3]~104_combout\ <= NOT \inst4|inst5|outputs[3]~104_combout\;
\inst4|inst5|ALT_INV_outputs[3]~103_combout\ <= NOT \inst4|inst5|outputs[3]~103_combout\;
\inst4|inst5|ALT_INV_outputs[3]~102_combout\ <= NOT \inst4|inst5|outputs[3]~102_combout\;
\inst4|inst5|ALT_INV_outputs[3]~101_combout\ <= NOT \inst4|inst5|outputs[3]~101_combout\;
\inst4|inst5|ALT_INV_outputs[3]~100_combout\ <= NOT \inst4|inst5|outputs[3]~100_combout\;
\inst4|inst5|ALT_INV_outputs[3]~99_combout\ <= NOT \inst4|inst5|outputs[3]~99_combout\;
\inst4|inst5|ALT_INV_outputs[3]~98_combout\ <= NOT \inst4|inst5|outputs[3]~98_combout\;
\inst4|inst5|ALT_INV_outputs[3]~97_combout\ <= NOT \inst4|inst5|outputs[3]~97_combout\;
\inst4|inst5|ALT_INV_outputs[3]~96_combout\ <= NOT \inst4|inst5|outputs[3]~96_combout\;
\inst4|inst5|ALT_INV_outputs[3]~95_combout\ <= NOT \inst4|inst5|outputs[3]~95_combout\;
\inst4|inst5|ALT_INV_outputs[3]~94_combout\ <= NOT \inst4|inst5|outputs[3]~94_combout\;
\inst4|inst5|ALT_INV_outputs[3]~93_combout\ <= NOT \inst4|inst5|outputs[3]~93_combout\;
\inst4|inst5|ALT_INV_outputs[3]~92_combout\ <= NOT \inst4|inst5|outputs[3]~92_combout\;
\inst4|inst5|ALT_INV_outputs[3]~91_combout\ <= NOT \inst4|inst5|outputs[3]~91_combout\;
\inst4|inst5|ALT_INV_outputs[3]~90_combout\ <= NOT \inst4|inst5|outputs[3]~90_combout\;
\inst4|inst5|ALT_INV_outputs[3]~89_combout\ <= NOT \inst4|inst5|outputs[3]~89_combout\;
\inst4|inst5|ALT_INV_outputs[3]~88_combout\ <= NOT \inst4|inst5|outputs[3]~88_combout\;
\inst4|inst5|ALT_INV_outputs[3]~87_combout\ <= NOT \inst4|inst5|outputs[3]~87_combout\;
\inst4|inst5|ALT_INV_outputs[3]~86_combout\ <= NOT \inst4|inst5|outputs[3]~86_combout\;
\inst4|inst5|ALT_INV_outputs[3]~85_combout\ <= NOT \inst4|inst5|outputs[3]~85_combout\;
\inst4|inst5|ALT_INV_outputs[3]~84_combout\ <= NOT \inst4|inst5|outputs[3]~84_combout\;
\inst1|ALT_INV_Mux3~1_combout\ <= NOT \inst1|Mux3~1_combout\;
\inst1|ALT_INV_Mux3~0_combout\ <= NOT \inst1|Mux3~0_combout\;
\inst4|inst4|ALT_INV_outputs[4]~83_combout\ <= NOT \inst4|inst4|outputs[4]~83_combout\;
\inst4|inst4|ALT_INV_outputs[4]~82_combout\ <= NOT \inst4|inst4|outputs[4]~82_combout\;
\inst4|inst4|ALT_INV_outputs[4]~81_combout\ <= NOT \inst4|inst4|outputs[4]~81_combout\;
\inst4|inst4|ALT_INV_outputs[4]~80_combout\ <= NOT \inst4|inst4|outputs[4]~80_combout\;
\inst4|inst4|ALT_INV_outputs[4]~79_combout\ <= NOT \inst4|inst4|outputs[4]~79_combout\;
\inst4|inst4|ALT_INV_outputs[4]~78_combout\ <= NOT \inst4|inst4|outputs[4]~78_combout\;
\inst4|inst4|ALT_INV_outputs[4]~77_combout\ <= NOT \inst4|inst4|outputs[4]~77_combout\;
\inst4|inst4|ALT_INV_outputs[4]~76_combout\ <= NOT \inst4|inst4|outputs[4]~76_combout\;
\inst4|inst4|ALT_INV_outputs[4]~75_combout\ <= NOT \inst4|inst4|outputs[4]~75_combout\;
\inst4|inst4|ALT_INV_outputs[4]~74_combout\ <= NOT \inst4|inst4|outputs[4]~74_combout\;
\inst4|inst4|ALT_INV_outputs[4]~73_combout\ <= NOT \inst4|inst4|outputs[4]~73_combout\;
\inst4|inst4|ALT_INV_outputs[4]~72_combout\ <= NOT \inst4|inst4|outputs[4]~72_combout\;
\inst4|inst4|ALT_INV_outputs[4]~71_combout\ <= NOT \inst4|inst4|outputs[4]~71_combout\;
\inst4|inst4|ALT_INV_outputs[4]~70_combout\ <= NOT \inst4|inst4|outputs[4]~70_combout\;
\inst4|inst4|ALT_INV_outputs[4]~69_combout\ <= NOT \inst4|inst4|outputs[4]~69_combout\;
\inst4|inst4|ALT_INV_outputs[4]~68_combout\ <= NOT \inst4|inst4|outputs[4]~68_combout\;
\inst4|inst4|ALT_INV_outputs[4]~67_combout\ <= NOT \inst4|inst4|outputs[4]~67_combout\;
\inst4|inst4|ALT_INV_outputs[4]~66_combout\ <= NOT \inst4|inst4|outputs[4]~66_combout\;
\inst4|inst4|ALT_INV_outputs[4]~65_combout\ <= NOT \inst4|inst4|outputs[4]~65_combout\;
\inst4|inst4|ALT_INV_outputs[4]~64_combout\ <= NOT \inst4|inst4|outputs[4]~64_combout\;
\inst4|inst4|ALT_INV_outputs[4]~63_combout\ <= NOT \inst4|inst4|outputs[4]~63_combout\;
\inst4|inst5|ALT_INV_outputs[4]~83_combout\ <= NOT \inst4|inst5|outputs[4]~83_combout\;
\inst4|inst5|ALT_INV_outputs[4]~82_combout\ <= NOT \inst4|inst5|outputs[4]~82_combout\;
\inst4|inst5|ALT_INV_outputs[4]~81_combout\ <= NOT \inst4|inst5|outputs[4]~81_combout\;
\inst4|inst5|ALT_INV_outputs[4]~80_combout\ <= NOT \inst4|inst5|outputs[4]~80_combout\;
\inst4|inst5|ALT_INV_outputs[4]~79_combout\ <= NOT \inst4|inst5|outputs[4]~79_combout\;
\inst4|inst5|ALT_INV_outputs[4]~78_combout\ <= NOT \inst4|inst5|outputs[4]~78_combout\;
\inst4|inst5|ALT_INV_outputs[4]~77_combout\ <= NOT \inst4|inst5|outputs[4]~77_combout\;
\inst4|inst5|ALT_INV_outputs[4]~76_combout\ <= NOT \inst4|inst5|outputs[4]~76_combout\;
\inst4|inst5|ALT_INV_outputs[4]~75_combout\ <= NOT \inst4|inst5|outputs[4]~75_combout\;
\inst4|inst5|ALT_INV_outputs[4]~74_combout\ <= NOT \inst4|inst5|outputs[4]~74_combout\;
\inst4|inst5|ALT_INV_outputs[4]~73_combout\ <= NOT \inst4|inst5|outputs[4]~73_combout\;
\inst4|inst5|ALT_INV_outputs[4]~72_combout\ <= NOT \inst4|inst5|outputs[4]~72_combout\;
\inst4|inst5|ALT_INV_outputs[4]~71_combout\ <= NOT \inst4|inst5|outputs[4]~71_combout\;
\inst4|inst5|ALT_INV_outputs[4]~70_combout\ <= NOT \inst4|inst5|outputs[4]~70_combout\;
\inst4|inst5|ALT_INV_outputs[4]~69_combout\ <= NOT \inst4|inst5|outputs[4]~69_combout\;
\inst4|inst5|ALT_INV_outputs[4]~68_combout\ <= NOT \inst4|inst5|outputs[4]~68_combout\;
\inst4|inst5|ALT_INV_outputs[4]~67_combout\ <= NOT \inst4|inst5|outputs[4]~67_combout\;
\inst4|inst5|ALT_INV_outputs[4]~66_combout\ <= NOT \inst4|inst5|outputs[4]~66_combout\;
\inst4|inst5|ALT_INV_outputs[4]~65_combout\ <= NOT \inst4|inst5|outputs[4]~65_combout\;
\inst4|inst5|ALT_INV_outputs[4]~64_combout\ <= NOT \inst4|inst5|outputs[4]~64_combout\;
\inst4|inst5|ALT_INV_outputs[4]~63_combout\ <= NOT \inst4|inst5|outputs[4]~63_combout\;
\inst1|ALT_INV_Mux2~1_combout\ <= NOT \inst1|Mux2~1_combout\;
\inst1|ALT_INV_Mux2~0_combout\ <= NOT \inst1|Mux2~0_combout\;
\inst4|inst4|ALT_INV_outputs[5]~62_combout\ <= NOT \inst4|inst4|outputs[5]~62_combout\;
\inst4|inst4|ALT_INV_outputs[5]~61_combout\ <= NOT \inst4|inst4|outputs[5]~61_combout\;
\inst4|inst4|ALT_INV_outputs[5]~60_combout\ <= NOT \inst4|inst4|outputs[5]~60_combout\;
\inst4|inst4|ALT_INV_outputs[5]~59_combout\ <= NOT \inst4|inst4|outputs[5]~59_combout\;
\inst4|inst4|ALT_INV_outputs[5]~58_combout\ <= NOT \inst4|inst4|outputs[5]~58_combout\;
\inst4|inst4|ALT_INV_outputs[5]~57_combout\ <= NOT \inst4|inst4|outputs[5]~57_combout\;
\inst4|inst4|ALT_INV_outputs[5]~56_combout\ <= NOT \inst4|inst4|outputs[5]~56_combout\;
\inst4|inst4|ALT_INV_outputs[5]~55_combout\ <= NOT \inst4|inst4|outputs[5]~55_combout\;
\inst4|inst4|ALT_INV_outputs[5]~54_combout\ <= NOT \inst4|inst4|outputs[5]~54_combout\;
\inst4|inst4|ALT_INV_outputs[5]~53_combout\ <= NOT \inst4|inst4|outputs[5]~53_combout\;
\inst4|inst4|ALT_INV_outputs[5]~52_combout\ <= NOT \inst4|inst4|outputs[5]~52_combout\;
\inst4|inst4|ALT_INV_outputs[5]~51_combout\ <= NOT \inst4|inst4|outputs[5]~51_combout\;
\inst4|inst4|ALT_INV_outputs[5]~50_combout\ <= NOT \inst4|inst4|outputs[5]~50_combout\;
\inst4|inst4|ALT_INV_outputs[5]~49_combout\ <= NOT \inst4|inst4|outputs[5]~49_combout\;
\inst4|inst4|ALT_INV_outputs[5]~48_combout\ <= NOT \inst4|inst4|outputs[5]~48_combout\;
\inst4|inst4|ALT_INV_outputs[5]~47_combout\ <= NOT \inst4|inst4|outputs[5]~47_combout\;
\inst4|inst4|ALT_INV_outputs[5]~46_combout\ <= NOT \inst4|inst4|outputs[5]~46_combout\;
\inst4|inst4|ALT_INV_outputs[5]~45_combout\ <= NOT \inst4|inst4|outputs[5]~45_combout\;
\inst4|inst4|ALT_INV_outputs[5]~44_combout\ <= NOT \inst4|inst4|outputs[5]~44_combout\;
\inst4|inst4|ALT_INV_outputs[5]~43_combout\ <= NOT \inst4|inst4|outputs[5]~43_combout\;
\inst4|inst4|ALT_INV_outputs[5]~42_combout\ <= NOT \inst4|inst4|outputs[5]~42_combout\;
\inst4|inst5|ALT_INV_outputs[5]~62_combout\ <= NOT \inst4|inst5|outputs[5]~62_combout\;
\inst4|inst5|ALT_INV_outputs[5]~61_combout\ <= NOT \inst4|inst5|outputs[5]~61_combout\;
\inst4|inst5|ALT_INV_outputs[5]~60_combout\ <= NOT \inst4|inst5|outputs[5]~60_combout\;
\inst4|inst5|ALT_INV_outputs[5]~59_combout\ <= NOT \inst4|inst5|outputs[5]~59_combout\;
\inst4|inst5|ALT_INV_outputs[5]~58_combout\ <= NOT \inst4|inst5|outputs[5]~58_combout\;
\inst4|inst5|ALT_INV_outputs[5]~57_combout\ <= NOT \inst4|inst5|outputs[5]~57_combout\;
\inst4|inst5|ALT_INV_outputs[5]~56_combout\ <= NOT \inst4|inst5|outputs[5]~56_combout\;
\inst4|inst5|ALT_INV_outputs[5]~55_combout\ <= NOT \inst4|inst5|outputs[5]~55_combout\;
\inst4|inst5|ALT_INV_outputs[5]~54_combout\ <= NOT \inst4|inst5|outputs[5]~54_combout\;
\inst4|inst5|ALT_INV_outputs[5]~53_combout\ <= NOT \inst4|inst5|outputs[5]~53_combout\;
\inst4|inst5|ALT_INV_outputs[5]~52_combout\ <= NOT \inst4|inst5|outputs[5]~52_combout\;
\inst4|inst5|ALT_INV_outputs[5]~51_combout\ <= NOT \inst4|inst5|outputs[5]~51_combout\;
\inst4|inst5|ALT_INV_outputs[5]~50_combout\ <= NOT \inst4|inst5|outputs[5]~50_combout\;
\inst4|inst5|ALT_INV_outputs[5]~49_combout\ <= NOT \inst4|inst5|outputs[5]~49_combout\;
\inst4|inst5|ALT_INV_outputs[5]~48_combout\ <= NOT \inst4|inst5|outputs[5]~48_combout\;
\inst4|inst5|ALT_INV_outputs[5]~47_combout\ <= NOT \inst4|inst5|outputs[5]~47_combout\;
\inst4|inst5|ALT_INV_outputs[5]~46_combout\ <= NOT \inst4|inst5|outputs[5]~46_combout\;
\inst4|inst5|ALT_INV_outputs[5]~45_combout\ <= NOT \inst4|inst5|outputs[5]~45_combout\;
\inst4|inst5|ALT_INV_outputs[5]~44_combout\ <= NOT \inst4|inst5|outputs[5]~44_combout\;
\inst4|inst5|ALT_INV_outputs[5]~43_combout\ <= NOT \inst4|inst5|outputs[5]~43_combout\;
\inst4|inst5|ALT_INV_outputs[5]~42_combout\ <= NOT \inst4|inst5|outputs[5]~42_combout\;
\inst1|ALT_INV_Mux1~1_combout\ <= NOT \inst1|Mux1~1_combout\;
\inst1|ALT_INV_Mux1~0_combout\ <= NOT \inst1|Mux1~0_combout\;
\inst4|inst4|ALT_INV_outputs[6]~41_combout\ <= NOT \inst4|inst4|outputs[6]~41_combout\;
\inst4|inst4|ALT_INV_outputs[6]~40_combout\ <= NOT \inst4|inst4|outputs[6]~40_combout\;
\inst4|inst4|ALT_INV_outputs[6]~39_combout\ <= NOT \inst4|inst4|outputs[6]~39_combout\;
\inst4|inst4|ALT_INV_outputs[6]~38_combout\ <= NOT \inst4|inst4|outputs[6]~38_combout\;
\inst4|inst4|ALT_INV_outputs[6]~37_combout\ <= NOT \inst4|inst4|outputs[6]~37_combout\;
\inst4|inst4|ALT_INV_outputs[6]~36_combout\ <= NOT \inst4|inst4|outputs[6]~36_combout\;
\inst4|inst4|ALT_INV_outputs[6]~35_combout\ <= NOT \inst4|inst4|outputs[6]~35_combout\;
\inst4|inst4|ALT_INV_outputs[6]~34_combout\ <= NOT \inst4|inst4|outputs[6]~34_combout\;
\inst4|inst4|ALT_INV_outputs[6]~33_combout\ <= NOT \inst4|inst4|outputs[6]~33_combout\;
\inst4|inst4|ALT_INV_outputs[6]~32_combout\ <= NOT \inst4|inst4|outputs[6]~32_combout\;
\inst4|inst4|ALT_INV_outputs[6]~31_combout\ <= NOT \inst4|inst4|outputs[6]~31_combout\;
\inst4|inst4|ALT_INV_outputs[6]~30_combout\ <= NOT \inst4|inst4|outputs[6]~30_combout\;
\inst4|inst4|ALT_INV_outputs[6]~29_combout\ <= NOT \inst4|inst4|outputs[6]~29_combout\;
\inst4|inst4|ALT_INV_outputs[6]~28_combout\ <= NOT \inst4|inst4|outputs[6]~28_combout\;
\inst4|inst4|ALT_INV_outputs[6]~27_combout\ <= NOT \inst4|inst4|outputs[6]~27_combout\;
\inst4|inst4|ALT_INV_outputs[6]~26_combout\ <= NOT \inst4|inst4|outputs[6]~26_combout\;
\inst4|inst4|ALT_INV_outputs[6]~25_combout\ <= NOT \inst4|inst4|outputs[6]~25_combout\;
\inst4|inst4|ALT_INV_outputs[6]~24_combout\ <= NOT \inst4|inst4|outputs[6]~24_combout\;
\inst4|inst4|ALT_INV_outputs[6]~23_combout\ <= NOT \inst4|inst4|outputs[6]~23_combout\;
\inst4|inst4|ALT_INV_outputs[6]~22_combout\ <= NOT \inst4|inst4|outputs[6]~22_combout\;
\inst4|inst4|ALT_INV_outputs[6]~21_combout\ <= NOT \inst4|inst4|outputs[6]~21_combout\;
\inst4|inst5|ALT_INV_outputs[6]~41_combout\ <= NOT \inst4|inst5|outputs[6]~41_combout\;
\inst4|inst5|ALT_INV_outputs[6]~40_combout\ <= NOT \inst4|inst5|outputs[6]~40_combout\;
\inst4|inst5|ALT_INV_outputs[6]~39_combout\ <= NOT \inst4|inst5|outputs[6]~39_combout\;
\inst4|inst5|ALT_INV_outputs[6]~38_combout\ <= NOT \inst4|inst5|outputs[6]~38_combout\;
\inst4|inst5|ALT_INV_outputs[6]~37_combout\ <= NOT \inst4|inst5|outputs[6]~37_combout\;
\inst4|inst5|ALT_INV_outputs[6]~36_combout\ <= NOT \inst4|inst5|outputs[6]~36_combout\;
\inst4|inst5|ALT_INV_outputs[6]~35_combout\ <= NOT \inst4|inst5|outputs[6]~35_combout\;
\inst4|inst5|ALT_INV_outputs[6]~34_combout\ <= NOT \inst4|inst5|outputs[6]~34_combout\;
\inst4|inst5|ALT_INV_outputs[6]~33_combout\ <= NOT \inst4|inst5|outputs[6]~33_combout\;
\inst4|inst5|ALT_INV_outputs[6]~32_combout\ <= NOT \inst4|inst5|outputs[6]~32_combout\;
\inst4|inst5|ALT_INV_outputs[6]~31_combout\ <= NOT \inst4|inst5|outputs[6]~31_combout\;
\inst4|inst5|ALT_INV_outputs[6]~30_combout\ <= NOT \inst4|inst5|outputs[6]~30_combout\;
\inst4|inst5|ALT_INV_outputs[6]~29_combout\ <= NOT \inst4|inst5|outputs[6]~29_combout\;
\inst4|inst5|ALT_INV_outputs[6]~28_combout\ <= NOT \inst4|inst5|outputs[6]~28_combout\;
\inst4|inst5|ALT_INV_outputs[6]~27_combout\ <= NOT \inst4|inst5|outputs[6]~27_combout\;
\inst4|inst5|ALT_INV_outputs[6]~26_combout\ <= NOT \inst4|inst5|outputs[6]~26_combout\;
\inst4|inst5|ALT_INV_outputs[6]~25_combout\ <= NOT \inst4|inst5|outputs[6]~25_combout\;
\inst4|inst5|ALT_INV_outputs[6]~24_combout\ <= NOT \inst4|inst5|outputs[6]~24_combout\;
\inst4|inst5|ALT_INV_outputs[6]~23_combout\ <= NOT \inst4|inst5|outputs[6]~23_combout\;
\inst4|inst5|ALT_INV_outputs[6]~22_combout\ <= NOT \inst4|inst5|outputs[6]~22_combout\;
\inst4|inst5|ALT_INV_outputs[6]~21_combout\ <= NOT \inst4|inst5|outputs[6]~21_combout\;
\inst1|ALT_INV_Mux0~1_combout\ <= NOT \inst1|Mux0~1_combout\;
\inst1|ALT_INV_Mux0~0_combout\ <= NOT \inst1|Mux0~0_combout\;
\inst5|ALT_INV_Mux28~0_combout\ <= NOT \inst5|Mux28~0_combout\;
\inst5|ALT_INV_Mux26~0_combout\ <= NOT \inst5|Mux26~0_combout\;
\inst4|inst4|ALT_INV_outputs[7]~20_combout\ <= NOT \inst4|inst4|outputs[7]~20_combout\;
\inst5|ALT_INV_Mux16~combout\ <= NOT \inst5|Mux16~combout\;
\inst5|ALT_INV_Mux16~7_combout\ <= NOT \inst5|Mux16~7_combout\;
\inst5|ALT_INV_Mux16~6_combout\ <= NOT \inst5|Mux16~6_combout\;
\inst5|ALT_INV_Mux16~5_combout\ <= NOT \inst5|Mux16~5_combout\;
\inst5|ALT_INV_Mux16~4_combout\ <= NOT \inst5|Mux16~4_combout\;
\inst5|ALT_INV_Mux16~3_combout\ <= NOT \inst5|Mux16~3_combout\;
\inst5|ALT_INV_Mux16~2_combout\ <= NOT \inst5|Mux16~2_combout\;
\inst5|ALT_INV_Mux16~1_combout\ <= NOT \inst5|Mux16~1_combout\;
\inst5|ALT_INV_Mux16~0_combout\ <= NOT \inst5|Mux16~0_combout\;
\inst5|ALT_INV_Mux15~combout\ <= NOT \inst5|Mux15~combout\;
\inst5|ALT_INV_Mux15~7_combout\ <= NOT \inst5|Mux15~7_combout\;
\inst5|ALT_INV_Mux15~6_combout\ <= NOT \inst5|Mux15~6_combout\;
\inst5|ALT_INV_Mux15~5_combout\ <= NOT \inst5|Mux15~5_combout\;
\inst5|ALT_INV_Mux15~4_combout\ <= NOT \inst5|Mux15~4_combout\;
\inst5|ALT_INV_Mux15~3_combout\ <= NOT \inst5|Mux15~3_combout\;
\inst5|ALT_INV_Mux15~2_combout\ <= NOT \inst5|Mux15~2_combout\;
\inst5|ALT_INV_Mux15~1_combout\ <= NOT \inst5|Mux15~1_combout\;
\inst5|ALT_INV_Mux15~0_combout\ <= NOT \inst5|Mux15~0_combout\;
\inst4|inst4|ALT_INV_outputs[7]~19_combout\ <= NOT \inst4|inst4|outputs[7]~19_combout\;
\inst4|inst4|ALT_INV_outputs[7]~18_combout\ <= NOT \inst4|inst4|outputs[7]~18_combout\;
\inst4|inst4|ALT_INV_outputs[7]~17_combout\ <= NOT \inst4|inst4|outputs[7]~17_combout\;
\inst4|inst4|ALT_INV_outputs[7]~16_combout\ <= NOT \inst4|inst4|outputs[7]~16_combout\;
\inst4|inst4|ALT_INV_outputs[7]~15_combout\ <= NOT \inst4|inst4|outputs[7]~15_combout\;
\inst4|inst4|ALT_INV_outputs[7]~14_combout\ <= NOT \inst4|inst4|outputs[7]~14_combout\;
\inst4|inst4|ALT_INV_outputs[7]~13_combout\ <= NOT \inst4|inst4|outputs[7]~13_combout\;
\inst4|inst4|ALT_INV_outputs[7]~12_combout\ <= NOT \inst4|inst4|outputs[7]~12_combout\;
\inst4|inst4|ALT_INV_outputs[7]~11_combout\ <= NOT \inst4|inst4|outputs[7]~11_combout\;
\inst4|inst4|ALT_INV_outputs[7]~10_combout\ <= NOT \inst4|inst4|outputs[7]~10_combout\;
\inst4|inst4|ALT_INV_outputs[7]~9_combout\ <= NOT \inst4|inst4|outputs[7]~9_combout\;
\inst4|inst4|ALT_INV_outputs[7]~8_combout\ <= NOT \inst4|inst4|outputs[7]~8_combout\;
\inst4|inst4|ALT_INV_outputs[7]~7_combout\ <= NOT \inst4|inst4|outputs[7]~7_combout\;
\inst4|inst4|ALT_INV_outputs[7]~6_combout\ <= NOT \inst4|inst4|outputs[7]~6_combout\;
\inst4|inst4|ALT_INV_outputs[7]~5_combout\ <= NOT \inst4|inst4|outputs[7]~5_combout\;
\inst4|inst4|ALT_INV_outputs[7]~4_combout\ <= NOT \inst4|inst4|outputs[7]~4_combout\;
\inst5|ALT_INV_Mux14~combout\ <= NOT \inst5|Mux14~combout\;
\inst5|ALT_INV_Mux14~7_combout\ <= NOT \inst5|Mux14~7_combout\;
\inst5|ALT_INV_Mux14~6_combout\ <= NOT \inst5|Mux14~6_combout\;
\inst5|ALT_INV_Mux14~5_combout\ <= NOT \inst5|Mux14~5_combout\;
\inst5|ALT_INV_Mux14~4_combout\ <= NOT \inst5|Mux14~4_combout\;
\inst5|ALT_INV_Mux14~3_combout\ <= NOT \inst5|Mux14~3_combout\;
\inst5|ALT_INV_Mux14~2_combout\ <= NOT \inst5|Mux14~2_combout\;
\inst5|ALT_INV_Mux14~1_combout\ <= NOT \inst5|Mux14~1_combout\;
\inst5|ALT_INV_Mux14~0_combout\ <= NOT \inst5|Mux14~0_combout\;
\inst5|ALT_INV_Mux13~combout\ <= NOT \inst5|Mux13~combout\;
\inst5|ALT_INV_Mux13~7_combout\ <= NOT \inst5|Mux13~7_combout\;
\inst5|ALT_INV_Mux13~6_combout\ <= NOT \inst5|Mux13~6_combout\;
\inst5|ALT_INV_Mux13~5_combout\ <= NOT \inst5|Mux13~5_combout\;
\inst5|ALT_INV_Mux13~4_combout\ <= NOT \inst5|Mux13~4_combout\;
\inst5|ALT_INV_Mux13~3_combout\ <= NOT \inst5|Mux13~3_combout\;
\inst5|ALT_INV_Mux13~2_combout\ <= NOT \inst5|Mux13~2_combout\;
\inst5|ALT_INV_Mux13~1_combout\ <= NOT \inst5|Mux13~1_combout\;
\inst5|ALT_INV_Mux13~0_combout\ <= NOT \inst5|Mux13~0_combout\;
\inst4|inst4|ALT_INV_outputs[7]~3_combout\ <= NOT \inst4|inst4|outputs[7]~3_combout\;
\inst4|inst4|ALT_INV_outputs[7]~2_combout\ <= NOT \inst4|inst4|outputs[7]~2_combout\;
\inst4|inst4|ALT_INV_outputs[7]~1_combout\ <= NOT \inst4|inst4|outputs[7]~1_combout\;
\inst4|inst4|ALT_INV_outputs[7]~0_combout\ <= NOT \inst4|inst4|outputs[7]~0_combout\;
\inst5|ALT_INV_Mux12~combout\ <= NOT \inst5|Mux12~combout\;
\inst5|ALT_INV_Mux12~6_combout\ <= NOT \inst5|Mux12~6_combout\;
\inst5|ALT_INV_Mux12~5_combout\ <= NOT \inst5|Mux12~5_combout\;
\inst5|ALT_INV_Mux12~4_combout\ <= NOT \inst5|Mux12~4_combout\;
\inst5|ALT_INV_Mux12~3_combout\ <= NOT \inst5|Mux12~3_combout\;
\inst5|ALT_INV_Mux12~2_combout\ <= NOT \inst5|Mux12~2_combout\;
\inst5|ALT_INV_Mux12~1_combout\ <= NOT \inst5|Mux12~1_combout\;
\inst5|ALT_INV_Mux12~0_combout\ <= NOT \inst5|Mux12~0_combout\;
\inst5|ALT_INV_Mux11~combout\ <= NOT \inst5|Mux11~combout\;
\inst5|ALT_INV_Mux11~6_combout\ <= NOT \inst5|Mux11~6_combout\;
\inst5|ALT_INV_Mux11~5_combout\ <= NOT \inst5|Mux11~5_combout\;
\inst5|ALT_INV_Mux11~4_combout\ <= NOT \inst5|Mux11~4_combout\;
\inst5|ALT_INV_Mux11~3_combout\ <= NOT \inst5|Mux11~3_combout\;
\inst5|ALT_INV_Mux11~2_combout\ <= NOT \inst5|Mux11~2_combout\;
\inst5|ALT_INV_Mux11~1_combout\ <= NOT \inst5|Mux11~1_combout\;
\inst5|ALT_INV_Mux11~0_combout\ <= NOT \inst5|Mux11~0_combout\;
\inst4|inst5|ALT_INV_outputs[7]~20_combout\ <= NOT \inst4|inst5|outputs[7]~20_combout\;
\inst5|ALT_INV_Mux18~combout\ <= NOT \inst5|Mux18~combout\;
\inst5|ALT_INV_Mux18~5_combout\ <= NOT \inst5|Mux18~5_combout\;
\inst5|ALT_INV_Mux18~4_combout\ <= NOT \inst5|Mux18~4_combout\;
\inst5|ALT_INV_Mux18~3_combout\ <= NOT \inst5|Mux18~3_combout\;
\inst5|ALT_INV_Mux18~2_combout\ <= NOT \inst5|Mux18~2_combout\;
\inst5|ALT_INV_Mux18~1_combout\ <= NOT \inst5|Mux18~1_combout\;
\inst5|ALT_INV_Mux18~0_combout\ <= NOT \inst5|Mux18~0_combout\;
\inst5|ALT_INV_Mux17~combout\ <= NOT \inst5|Mux17~combout\;
\inst5|ALT_INV_Mux17~5_combout\ <= NOT \inst5|Mux17~5_combout\;
\inst5|ALT_INV_Mux17~4_combout\ <= NOT \inst5|Mux17~4_combout\;
\inst5|ALT_INV_Mux17~3_combout\ <= NOT \inst5|Mux17~3_combout\;
\inst5|ALT_INV_Mux17~2_combout\ <= NOT \inst5|Mux17~2_combout\;
\inst5|ALT_INV_Mux17~1_combout\ <= NOT \inst5|Mux17~1_combout\;
\inst5|ALT_INV_Mux17~0_combout\ <= NOT \inst5|Mux17~0_combout\;
\inst4|inst5|ALT_INV_outputs[7]~19_combout\ <= NOT \inst4|inst5|outputs[7]~19_combout\;
\inst4|inst5|ALT_INV_outputs[7]~18_combout\ <= NOT \inst4|inst5|outputs[7]~18_combout\;
\inst4|inst5|ALT_INV_outputs[7]~17_combout\ <= NOT \inst4|inst5|outputs[7]~17_combout\;
\inst4|inst5|ALT_INV_outputs[7]~16_combout\ <= NOT \inst4|inst5|outputs[7]~16_combout\;
\inst4|inst5|ALT_INV_outputs[7]~15_combout\ <= NOT \inst4|inst5|outputs[7]~15_combout\;
\inst4|inst5|ALT_INV_outputs[7]~14_combout\ <= NOT \inst4|inst5|outputs[7]~14_combout\;
\inst4|inst5|ALT_INV_outputs[7]~13_combout\ <= NOT \inst4|inst5|outputs[7]~13_combout\;
\inst4|inst5|ALT_INV_outputs[7]~12_combout\ <= NOT \inst4|inst5|outputs[7]~12_combout\;
\inst4|inst5|ALT_INV_outputs[7]~11_combout\ <= NOT \inst4|inst5|outputs[7]~11_combout\;
\inst4|inst5|ALT_INV_outputs[7]~10_combout\ <= NOT \inst4|inst5|outputs[7]~10_combout\;
\inst4|inst5|ALT_INV_outputs[7]~9_combout\ <= NOT \inst4|inst5|outputs[7]~9_combout\;
\inst4|inst5|ALT_INV_outputs[7]~8_combout\ <= NOT \inst4|inst5|outputs[7]~8_combout\;
\inst4|inst5|ALT_INV_outputs[7]~7_combout\ <= NOT \inst4|inst5|outputs[7]~7_combout\;
\inst4|inst5|ALT_INV_outputs[7]~6_combout\ <= NOT \inst4|inst5|outputs[7]~6_combout\;
\inst4|inst5|ALT_INV_outputs[7]~5_combout\ <= NOT \inst4|inst5|outputs[7]~5_combout\;
\inst4|inst5|ALT_INV_outputs[7]~4_combout\ <= NOT \inst4|inst5|outputs[7]~4_combout\;
\inst5|ALT_INV_Mux20~combout\ <= NOT \inst5|Mux20~combout\;
\inst5|ALT_INV_Mux20~5_combout\ <= NOT \inst5|Mux20~5_combout\;
\inst5|ALT_INV_Mux20~4_combout\ <= NOT \inst5|Mux20~4_combout\;
\inst5|ALT_INV_Mux20~3_combout\ <= NOT \inst5|Mux20~3_combout\;
\inst5|ALT_INV_Mux20~2_combout\ <= NOT \inst5|Mux20~2_combout\;
\inst5|ALT_INV_Mux20~1_combout\ <= NOT \inst5|Mux20~1_combout\;
\inst5|ALT_INV_Mux20~0_combout\ <= NOT \inst5|Mux20~0_combout\;
\inst5|ALT_INV_Mux19~combout\ <= NOT \inst5|Mux19~combout\;
\inst5|ALT_INV_Mux19~5_combout\ <= NOT \inst5|Mux19~5_combout\;
\inst5|ALT_INV_Mux19~4_combout\ <= NOT \inst5|Mux19~4_combout\;
\inst5|ALT_INV_Mux19~3_combout\ <= NOT \inst5|Mux19~3_combout\;
\inst5|ALT_INV_Mux19~2_combout\ <= NOT \inst5|Mux19~2_combout\;
\inst5|ALT_INV_Mux19~1_combout\ <= NOT \inst5|Mux19~1_combout\;
\inst5|ALT_INV_Mux19~0_combout\ <= NOT \inst5|Mux19~0_combout\;
\inst4|inst5|ALT_INV_outputs[7]~3_combout\ <= NOT \inst4|inst5|outputs[7]~3_combout\;
\inst4|inst5|ALT_INV_outputs[7]~2_combout\ <= NOT \inst4|inst5|outputs[7]~2_combout\;
\inst4|inst5|ALT_INV_outputs[7]~1_combout\ <= NOT \inst4|inst5|outputs[7]~1_combout\;
\inst4|inst5|ALT_INV_outputs[7]~0_combout\ <= NOT \inst4|inst5|outputs[7]~0_combout\;
\inst5|ALT_INV_Mux22~combout\ <= NOT \inst5|Mux22~combout\;
\inst5|ALT_INV_Mux22~6_combout\ <= NOT \inst5|Mux22~6_combout\;
\inst5|ALT_INV_Mux22~5_combout\ <= NOT \inst5|Mux22~5_combout\;
\inst5|ALT_INV_Mux22~4_combout\ <= NOT \inst5|Mux22~4_combout\;
\inst5|ALT_INV_Mux22~3_combout\ <= NOT \inst5|Mux22~3_combout\;
\inst5|ALT_INV_Mux22~2_combout\ <= NOT \inst5|Mux22~2_combout\;
\inst5|ALT_INV_Mux22~1_combout\ <= NOT \inst5|Mux22~1_combout\;
\inst5|ALT_INV_Mux22~0_combout\ <= NOT \inst5|Mux22~0_combout\;
\inst5|ALT_INV_Mux21~combout\ <= NOT \inst5|Mux21~combout\;
\inst5|ALT_INV_Mux21~5_combout\ <= NOT \inst5|Mux21~5_combout\;
\inst5|ALT_INV_Mux21~4_combout\ <= NOT \inst5|Mux21~4_combout\;
\inst5|ALT_INV_Mux21~3_combout\ <= NOT \inst5|Mux21~3_combout\;
\inst5|ALT_INV_Mux21~2_combout\ <= NOT \inst5|Mux21~2_combout\;
\inst5|ALT_INV_Mux21~1_combout\ <= NOT \inst5|Mux21~1_combout\;
\inst5|ALT_INV_Mux21~0_combout\ <= NOT \inst5|Mux21~0_combout\;
\inst5|ALT_INV_Mux27~0_combout\ <= NOT \inst5|Mux27~0_combout\;
\inst4|inst6|ALT_INV_output[0][7]~2044_combout\ <= NOT \inst4|inst6|output[0][7]~2044_combout\;
\inst4|inst6|ALT_INV_output[2][7]~2040_combout\ <= NOT \inst4|inst6|output[2][7]~2040_combout\;
\inst4|inst6|ALT_INV_output[1][7]~2036_combout\ <= NOT \inst4|inst6|output[1][7]~2036_combout\;
\inst4|inst6|ALT_INV_output[3][7]~2032_combout\ <= NOT \inst4|inst6|output[3][7]~2032_combout\;
\inst4|inst6|ALT_INV_output[8][7]~2028_combout\ <= NOT \inst4|inst6|output[8][7]~2028_combout\;
\inst4|inst6|ALT_INV_output[10][7]~2024_combout\ <= NOT \inst4|inst6|output[10][7]~2024_combout\;
\inst4|inst6|ALT_INV_output[9][7]~2020_combout\ <= NOT \inst4|inst6|output[9][7]~2020_combout\;
\inst4|inst6|ALT_INV_output[11][7]~2016_combout\ <= NOT \inst4|inst6|output[11][7]~2016_combout\;
\inst4|inst6|ALT_INV_output[4][7]~2012_combout\ <= NOT \inst4|inst6|output[4][7]~2012_combout\;
\inst4|inst6|ALT_INV_output[6][7]~2008_combout\ <= NOT \inst4|inst6|output[6][7]~2008_combout\;
\inst4|inst6|ALT_INV_output[5][7]~2004_combout\ <= NOT \inst4|inst6|output[5][7]~2004_combout\;
\inst4|inst6|ALT_INV_output[7][7]~2000_combout\ <= NOT \inst4|inst6|output[7][7]~2000_combout\;
\inst4|inst6|ALT_INV_output[12][7]~1996_combout\ <= NOT \inst4|inst6|output[12][7]~1996_combout\;
\inst4|inst6|ALT_INV_output[14][7]~1992_combout\ <= NOT \inst4|inst6|output[14][7]~1992_combout\;
\inst4|inst6|ALT_INV_output[13][7]~1988_combout\ <= NOT \inst4|inst6|output[13][7]~1988_combout\;
\inst4|inst6|ALT_INV_output[15][7]~1984_combout\ <= NOT \inst4|inst6|output[15][7]~1984_combout\;
\inst4|inst6|ALT_INV_output[32][7]~1980_combout\ <= NOT \inst4|inst6|output[32][7]~1980_combout\;
\inst4|inst6|ALT_INV_output[34][7]~1976_combout\ <= NOT \inst4|inst6|output[34][7]~1976_combout\;
\inst4|inst6|ALT_INV_output[33][7]~1972_combout\ <= NOT \inst4|inst6|output[33][7]~1972_combout\;
\inst4|inst6|ALT_INV_output[35][7]~1968_combout\ <= NOT \inst4|inst6|output[35][7]~1968_combout\;
\inst4|inst6|ALT_INV_output[40][7]~1964_combout\ <= NOT \inst4|inst6|output[40][7]~1964_combout\;
\inst4|inst6|ALT_INV_output[42][7]~1960_combout\ <= NOT \inst4|inst6|output[42][7]~1960_combout\;
\inst4|inst6|ALT_INV_output[41][7]~1956_combout\ <= NOT \inst4|inst6|output[41][7]~1956_combout\;
\inst4|inst6|ALT_INV_output[43][7]~1952_combout\ <= NOT \inst4|inst6|output[43][7]~1952_combout\;
\inst4|inst6|ALT_INV_output[36][7]~1948_combout\ <= NOT \inst4|inst6|output[36][7]~1948_combout\;
\inst4|inst6|ALT_INV_output[38][7]~1944_combout\ <= NOT \inst4|inst6|output[38][7]~1944_combout\;
\inst4|inst6|ALT_INV_output[37][7]~1940_combout\ <= NOT \inst4|inst6|output[37][7]~1940_combout\;
\inst4|inst6|ALT_INV_output[39][7]~1936_combout\ <= NOT \inst4|inst6|output[39][7]~1936_combout\;
\inst4|inst6|ALT_INV_output[44][7]~1932_combout\ <= NOT \inst4|inst6|output[44][7]~1932_combout\;
\inst4|inst6|ALT_INV_output[46][7]~1928_combout\ <= NOT \inst4|inst6|output[46][7]~1928_combout\;
\inst4|inst6|ALT_INV_output[45][7]~1924_combout\ <= NOT \inst4|inst6|output[45][7]~1924_combout\;
\inst4|inst6|ALT_INV_output[47][7]~1920_combout\ <= NOT \inst4|inst6|output[47][7]~1920_combout\;
\inst4|inst6|ALT_INV_output[16][7]~1916_combout\ <= NOT \inst4|inst6|output[16][7]~1916_combout\;
\inst4|inst6|ALT_INV_output[18][7]~1912_combout\ <= NOT \inst4|inst6|output[18][7]~1912_combout\;
\inst4|inst6|ALT_INV_output[17][7]~1908_combout\ <= NOT \inst4|inst6|output[17][7]~1908_combout\;
\inst4|inst6|ALT_INV_output[19][7]~1904_combout\ <= NOT \inst4|inst6|output[19][7]~1904_combout\;
\inst4|inst6|ALT_INV_output[24][7]~1900_combout\ <= NOT \inst4|inst6|output[24][7]~1900_combout\;
\inst4|inst6|ALT_INV_output[26][7]~1896_combout\ <= NOT \inst4|inst6|output[26][7]~1896_combout\;
\inst4|inst6|ALT_INV_output[25][7]~1892_combout\ <= NOT \inst4|inst6|output[25][7]~1892_combout\;
\inst4|inst6|ALT_INV_output[27][7]~1888_combout\ <= NOT \inst4|inst6|output[27][7]~1888_combout\;
\inst4|inst6|ALT_INV_output[20][7]~1884_combout\ <= NOT \inst4|inst6|output[20][7]~1884_combout\;
\inst4|inst6|ALT_INV_output[22][7]~1880_combout\ <= NOT \inst4|inst6|output[22][7]~1880_combout\;
\inst4|inst6|ALT_INV_output[21][7]~1876_combout\ <= NOT \inst4|inst6|output[21][7]~1876_combout\;
\inst4|inst6|ALT_INV_output[23][7]~1872_combout\ <= NOT \inst4|inst6|output[23][7]~1872_combout\;
\inst4|inst6|ALT_INV_output[28][7]~1868_combout\ <= NOT \inst4|inst6|output[28][7]~1868_combout\;
\inst4|inst6|ALT_INV_output[30][7]~1864_combout\ <= NOT \inst4|inst6|output[30][7]~1864_combout\;
\inst4|inst6|ALT_INV_output[29][7]~1860_combout\ <= NOT \inst4|inst6|output[29][7]~1860_combout\;
\inst4|inst6|ALT_INV_output[31][7]~1856_combout\ <= NOT \inst4|inst6|output[31][7]~1856_combout\;
\inst4|inst6|ALT_INV_output[48][7]~1852_combout\ <= NOT \inst4|inst6|output[48][7]~1852_combout\;
\inst4|inst6|ALT_INV_output[56][7]~1848_combout\ <= NOT \inst4|inst6|output[56][7]~1848_combout\;
\inst4|inst6|ALT_INV_output[52][7]~1844_combout\ <= NOT \inst4|inst6|output[52][7]~1844_combout\;
\inst4|inst6|ALT_INV_output[60][7]~1840_combout\ <= NOT \inst4|inst6|output[60][7]~1840_combout\;
\inst4|inst6|ALT_INV_output[50][7]~1836_combout\ <= NOT \inst4|inst6|output[50][7]~1836_combout\;
\inst4|inst6|ALT_INV_output[58][7]~1832_combout\ <= NOT \inst4|inst6|output[58][7]~1832_combout\;
\inst4|inst6|ALT_INV_output[54][7]~1828_combout\ <= NOT \inst4|inst6|output[54][7]~1828_combout\;
\inst4|inst6|ALT_INV_output[62][7]~1824_combout\ <= NOT \inst4|inst6|output[62][7]~1824_combout\;
\inst4|inst6|ALT_INV_output[49][7]~1820_combout\ <= NOT \inst4|inst6|output[49][7]~1820_combout\;
\inst4|inst6|ALT_INV_output[57][7]~1816_combout\ <= NOT \inst4|inst6|output[57][7]~1816_combout\;
\inst4|inst6|ALT_INV_output[53][7]~1812_combout\ <= NOT \inst4|inst6|output[53][7]~1812_combout\;
\inst4|inst6|ALT_INV_output[61][7]~1808_combout\ <= NOT \inst4|inst6|output[61][7]~1808_combout\;
\inst4|inst6|ALT_INV_output[51][7]~1804_combout\ <= NOT \inst4|inst6|output[51][7]~1804_combout\;
\inst4|inst6|ALT_INV_output[59][7]~1800_combout\ <= NOT \inst4|inst6|output[59][7]~1800_combout\;
\inst4|inst6|ALT_INV_output[55][7]~1796_combout\ <= NOT \inst4|inst6|output[55][7]~1796_combout\;
\inst4|inst6|ALT_INV_output[63][7]~1792_combout\ <= NOT \inst4|inst6|output[63][7]~1792_combout\;
\inst4|inst6|ALT_INV_output[0][6]~1788_combout\ <= NOT \inst4|inst6|output[0][6]~1788_combout\;
\inst4|inst6|ALT_INV_output[8][6]~1784_combout\ <= NOT \inst4|inst6|output[8][6]~1784_combout\;
\inst4|inst6|ALT_INV_output[4][6]~1780_combout\ <= NOT \inst4|inst6|output[4][6]~1780_combout\;
\inst4|inst6|ALT_INV_output[12][6]~1776_combout\ <= NOT \inst4|inst6|output[12][6]~1776_combout\;
\inst4|inst6|ALT_INV_output[32][6]~1772_combout\ <= NOT \inst4|inst6|output[32][6]~1772_combout\;
\inst4|inst6|ALT_INV_output[40][6]~1768_combout\ <= NOT \inst4|inst6|output[40][6]~1768_combout\;
\inst4|inst6|ALT_INV_output[36][6]~1764_combout\ <= NOT \inst4|inst6|output[36][6]~1764_combout\;
\inst4|inst6|ALT_INV_output[44][6]~1760_combout\ <= NOT \inst4|inst6|output[44][6]~1760_combout\;
\inst4|inst6|ALT_INV_output[16][6]~1756_combout\ <= NOT \inst4|inst6|output[16][6]~1756_combout\;
\inst4|inst6|ALT_INV_output[24][6]~1752_combout\ <= NOT \inst4|inst6|output[24][6]~1752_combout\;
\inst4|inst6|ALT_INV_output[20][6]~1748_combout\ <= NOT \inst4|inst6|output[20][6]~1748_combout\;
\inst4|inst6|ALT_INV_output[28][6]~1744_combout\ <= NOT \inst4|inst6|output[28][6]~1744_combout\;
\inst4|inst6|ALT_INV_output[48][6]~1740_combout\ <= NOT \inst4|inst6|output[48][6]~1740_combout\;
\inst4|inst6|ALT_INV_output[56][6]~1736_combout\ <= NOT \inst4|inst6|output[56][6]~1736_combout\;
\inst4|inst6|ALT_INV_output[52][6]~1732_combout\ <= NOT \inst4|inst6|output[52][6]~1732_combout\;
\inst4|inst6|ALT_INV_output[60][6]~1728_combout\ <= NOT \inst4|inst6|output[60][6]~1728_combout\;
\inst4|inst6|ALT_INV_output[2][6]~1724_combout\ <= NOT \inst4|inst6|output[2][6]~1724_combout\;
\inst4|inst6|ALT_INV_output[10][6]~1720_combout\ <= NOT \inst4|inst6|output[10][6]~1720_combout\;
\inst4|inst6|ALT_INV_output[6][6]~1716_combout\ <= NOT \inst4|inst6|output[6][6]~1716_combout\;
\inst4|inst6|ALT_INV_output[14][6]~1712_combout\ <= NOT \inst4|inst6|output[14][6]~1712_combout\;
\inst4|inst6|ALT_INV_output[34][6]~1708_combout\ <= NOT \inst4|inst6|output[34][6]~1708_combout\;
\inst4|inst6|ALT_INV_output[42][6]~1704_combout\ <= NOT \inst4|inst6|output[42][6]~1704_combout\;
\inst4|inst6|ALT_INV_output[38][6]~1700_combout\ <= NOT \inst4|inst6|output[38][6]~1700_combout\;
\inst4|inst6|ALT_INV_output[46][6]~1696_combout\ <= NOT \inst4|inst6|output[46][6]~1696_combout\;
\inst4|inst6|ALT_INV_output[18][6]~1692_combout\ <= NOT \inst4|inst6|output[18][6]~1692_combout\;
\inst4|inst6|ALT_INV_output[26][6]~1688_combout\ <= NOT \inst4|inst6|output[26][6]~1688_combout\;
\inst4|inst6|ALT_INV_output[22][6]~1684_combout\ <= NOT \inst4|inst6|output[22][6]~1684_combout\;
\inst4|inst6|ALT_INV_output[30][6]~1680_combout\ <= NOT \inst4|inst6|output[30][6]~1680_combout\;
\inst4|inst6|ALT_INV_output[50][6]~1676_combout\ <= NOT \inst4|inst6|output[50][6]~1676_combout\;
\inst4|inst6|ALT_INV_output[58][6]~1672_combout\ <= NOT \inst4|inst6|output[58][6]~1672_combout\;
\inst4|inst6|ALT_INV_output[54][6]~1668_combout\ <= NOT \inst4|inst6|output[54][6]~1668_combout\;
\inst4|inst6|ALT_INV_output[62][6]~1664_combout\ <= NOT \inst4|inst6|output[62][6]~1664_combout\;
\inst4|inst6|ALT_INV_output[1][6]~1660_combout\ <= NOT \inst4|inst6|output[1][6]~1660_combout\;
\inst4|inst6|ALT_INV_output[33][6]~1656_combout\ <= NOT \inst4|inst6|output[33][6]~1656_combout\;
\inst4|inst6|ALT_INV_output[17][6]~1652_combout\ <= NOT \inst4|inst6|output[17][6]~1652_combout\;
\inst4|inst6|ALT_INV_output[49][6]~1648_combout\ <= NOT \inst4|inst6|output[49][6]~1648_combout\;
\inst4|inst6|ALT_INV_output[9][6]~1644_combout\ <= NOT \inst4|inst6|output[9][6]~1644_combout\;
\inst4|inst6|ALT_INV_output[41][6]~1640_combout\ <= NOT \inst4|inst6|output[41][6]~1640_combout\;
\inst4|inst6|ALT_INV_output[25][6]~1636_combout\ <= NOT \inst4|inst6|output[25][6]~1636_combout\;
\inst4|inst6|ALT_INV_output[57][6]~1632_combout\ <= NOT \inst4|inst6|output[57][6]~1632_combout\;
\inst4|inst6|ALT_INV_output[5][6]~1628_combout\ <= NOT \inst4|inst6|output[5][6]~1628_combout\;
\inst4|inst6|ALT_INV_output[37][6]~1624_combout\ <= NOT \inst4|inst6|output[37][6]~1624_combout\;
\inst4|inst6|ALT_INV_output[21][6]~1620_combout\ <= NOT \inst4|inst6|output[21][6]~1620_combout\;
\inst4|inst6|ALT_INV_output[53][6]~1616_combout\ <= NOT \inst4|inst6|output[53][6]~1616_combout\;
\inst4|inst6|ALT_INV_output[13][6]~1612_combout\ <= NOT \inst4|inst6|output[13][6]~1612_combout\;
\inst4|inst6|ALT_INV_output[45][6]~1608_combout\ <= NOT \inst4|inst6|output[45][6]~1608_combout\;
\inst4|inst6|ALT_INV_output[29][6]~1604_combout\ <= NOT \inst4|inst6|output[29][6]~1604_combout\;
\inst4|inst6|ALT_INV_output[61][6]~1600_combout\ <= NOT \inst4|inst6|output[61][6]~1600_combout\;
\inst4|inst6|ALT_INV_output[3][6]~1596_combout\ <= NOT \inst4|inst6|output[3][6]~1596_combout\;
\inst4|inst6|ALT_INV_output[11][6]~1592_combout\ <= NOT \inst4|inst6|output[11][6]~1592_combout\;
\inst4|inst6|ALT_INV_output[7][6]~1588_combout\ <= NOT \inst4|inst6|output[7][6]~1588_combout\;
\inst4|inst6|ALT_INV_output[15][6]~1584_combout\ <= NOT \inst4|inst6|output[15][6]~1584_combout\;
\inst4|inst6|ALT_INV_output[35][6]~1580_combout\ <= NOT \inst4|inst6|output[35][6]~1580_combout\;
\inst4|inst6|ALT_INV_output[43][6]~1576_combout\ <= NOT \inst4|inst6|output[43][6]~1576_combout\;
\inst4|inst6|ALT_INV_output[39][6]~1572_combout\ <= NOT \inst4|inst6|output[39][6]~1572_combout\;
\inst4|inst6|ALT_INV_output[47][6]~1568_combout\ <= NOT \inst4|inst6|output[47][6]~1568_combout\;
\inst4|inst6|ALT_INV_output[19][6]~1564_combout\ <= NOT \inst4|inst6|output[19][6]~1564_combout\;
\inst4|inst6|ALT_INV_output[27][6]~1560_combout\ <= NOT \inst4|inst6|output[27][6]~1560_combout\;
\inst4|inst6|ALT_INV_output[23][6]~1556_combout\ <= NOT \inst4|inst6|output[23][6]~1556_combout\;
\inst4|inst6|ALT_INV_output[31][6]~1552_combout\ <= NOT \inst4|inst6|output[31][6]~1552_combout\;
\inst4|inst6|ALT_INV_output[51][6]~1548_combout\ <= NOT \inst4|inst6|output[51][6]~1548_combout\;
\inst4|inst6|ALT_INV_output[59][6]~1544_combout\ <= NOT \inst4|inst6|output[59][6]~1544_combout\;
\inst4|inst6|ALT_INV_output[55][6]~1540_combout\ <= NOT \inst4|inst6|output[55][6]~1540_combout\;
\inst4|inst6|ALT_INV_output[63][6]~1536_combout\ <= NOT \inst4|inst6|output[63][6]~1536_combout\;
\inst4|inst6|ALT_INV_output[0][5]~1532_combout\ <= NOT \inst4|inst6|output[0][5]~1532_combout\;
\inst4|inst6|ALT_INV_output[32][5]~1528_combout\ <= NOT \inst4|inst6|output[32][5]~1528_combout\;
\inst4|inst6|ALT_INV_output[16][5]~1524_combout\ <= NOT \inst4|inst6|output[16][5]~1524_combout\;
\inst4|inst6|ALT_INV_output[48][5]~1520_combout\ <= NOT \inst4|inst6|output[48][5]~1520_combout\;
\inst4|inst6|ALT_INV_output[2][5]~1516_combout\ <= NOT \inst4|inst6|output[2][5]~1516_combout\;
\inst4|inst6|ALT_INV_output[34][5]~1512_combout\ <= NOT \inst4|inst6|output[34][5]~1512_combout\;
\inst4|inst6|ALT_INV_output[18][5]~1508_combout\ <= NOT \inst4|inst6|output[18][5]~1508_combout\;
\inst4|inst6|ALT_INV_output[50][5]~1504_combout\ <= NOT \inst4|inst6|output[50][5]~1504_combout\;
\inst4|inst6|ALT_INV_output[1][5]~1500_combout\ <= NOT \inst4|inst6|output[1][5]~1500_combout\;
\inst4|inst6|ALT_INV_output[33][5]~1496_combout\ <= NOT \inst4|inst6|output[33][5]~1496_combout\;
\inst4|inst6|ALT_INV_output[17][5]~1492_combout\ <= NOT \inst4|inst6|output[17][5]~1492_combout\;
\inst4|inst6|ALT_INV_output[49][5]~1488_combout\ <= NOT \inst4|inst6|output[49][5]~1488_combout\;
\inst4|inst6|ALT_INV_output[3][5]~1484_combout\ <= NOT \inst4|inst6|output[3][5]~1484_combout\;
\inst4|inst6|ALT_INV_output[35][5]~1480_combout\ <= NOT \inst4|inst6|output[35][5]~1480_combout\;
\inst4|inst6|ALT_INV_output[19][5]~1476_combout\ <= NOT \inst4|inst6|output[19][5]~1476_combout\;
\inst4|inst6|ALT_INV_output[51][5]~1472_combout\ <= NOT \inst4|inst6|output[51][5]~1472_combout\;
\inst4|inst6|ALT_INV_output[8][5]~1468_combout\ <= NOT \inst4|inst6|output[8][5]~1468_combout\;
\inst4|inst6|ALT_INV_output[40][5]~1464_combout\ <= NOT \inst4|inst6|output[40][5]~1464_combout\;
\inst4|inst6|ALT_INV_output[24][5]~1460_combout\ <= NOT \inst4|inst6|output[24][5]~1460_combout\;
\inst4|inst6|ALT_INV_output[56][5]~1456_combout\ <= NOT \inst4|inst6|output[56][5]~1456_combout\;
\inst4|inst6|ALT_INV_output[10][5]~1452_combout\ <= NOT \inst4|inst6|output[10][5]~1452_combout\;
\inst4|inst6|ALT_INV_output[42][5]~1448_combout\ <= NOT \inst4|inst6|output[42][5]~1448_combout\;
\inst4|inst6|ALT_INV_output[26][5]~1444_combout\ <= NOT \inst4|inst6|output[26][5]~1444_combout\;
\inst4|inst6|ALT_INV_output[58][5]~1440_combout\ <= NOT \inst4|inst6|output[58][5]~1440_combout\;
\inst4|inst6|ALT_INV_output[9][5]~1436_combout\ <= NOT \inst4|inst6|output[9][5]~1436_combout\;
\inst4|inst6|ALT_INV_output[41][5]~1432_combout\ <= NOT \inst4|inst6|output[41][5]~1432_combout\;
\inst4|inst6|ALT_INV_output[25][5]~1428_combout\ <= NOT \inst4|inst6|output[25][5]~1428_combout\;
\inst4|inst6|ALT_INV_output[57][5]~1424_combout\ <= NOT \inst4|inst6|output[57][5]~1424_combout\;
\inst4|inst6|ALT_INV_output[11][5]~1420_combout\ <= NOT \inst4|inst6|output[11][5]~1420_combout\;
\inst4|inst6|ALT_INV_output[43][5]~1416_combout\ <= NOT \inst4|inst6|output[43][5]~1416_combout\;
\inst4|inst6|ALT_INV_output[27][5]~1412_combout\ <= NOT \inst4|inst6|output[27][5]~1412_combout\;
\inst4|inst6|ALT_INV_output[59][5]~1408_combout\ <= NOT \inst4|inst6|output[59][5]~1408_combout\;
\inst4|inst6|ALT_INV_output[4][5]~1404_combout\ <= NOT \inst4|inst6|output[4][5]~1404_combout\;
\inst4|inst6|ALT_INV_output[36][5]~1400_combout\ <= NOT \inst4|inst6|output[36][5]~1400_combout\;
\inst4|inst6|ALT_INV_output[20][5]~1396_combout\ <= NOT \inst4|inst6|output[20][5]~1396_combout\;
\inst4|inst6|ALT_INV_output[52][5]~1392_combout\ <= NOT \inst4|inst6|output[52][5]~1392_combout\;
\inst4|inst6|ALT_INV_output[6][5]~1388_combout\ <= NOT \inst4|inst6|output[6][5]~1388_combout\;
\inst4|inst6|ALT_INV_output[38][5]~1384_combout\ <= NOT \inst4|inst6|output[38][5]~1384_combout\;
\inst4|inst6|ALT_INV_output[22][5]~1380_combout\ <= NOT \inst4|inst6|output[22][5]~1380_combout\;
\inst4|inst6|ALT_INV_output[54][5]~1376_combout\ <= NOT \inst4|inst6|output[54][5]~1376_combout\;
\inst4|inst6|ALT_INV_output[5][5]~1372_combout\ <= NOT \inst4|inst6|output[5][5]~1372_combout\;
\inst4|inst6|ALT_INV_output[37][5]~1368_combout\ <= NOT \inst4|inst6|output[37][5]~1368_combout\;
\inst4|inst6|ALT_INV_output[21][5]~1364_combout\ <= NOT \inst4|inst6|output[21][5]~1364_combout\;
\inst4|inst6|ALT_INV_output[53][5]~1360_combout\ <= NOT \inst4|inst6|output[53][5]~1360_combout\;
\inst4|inst6|ALT_INV_output[7][5]~1356_combout\ <= NOT \inst4|inst6|output[7][5]~1356_combout\;
\inst4|inst6|ALT_INV_output[39][5]~1352_combout\ <= NOT \inst4|inst6|output[39][5]~1352_combout\;
\inst4|inst6|ALT_INV_output[23][5]~1348_combout\ <= NOT \inst4|inst6|output[23][5]~1348_combout\;
\inst4|inst6|ALT_INV_output[55][5]~1344_combout\ <= NOT \inst4|inst6|output[55][5]~1344_combout\;
\inst4|inst6|ALT_INV_output[12][5]~1340_combout\ <= NOT \inst4|inst6|output[12][5]~1340_combout\;
\inst4|inst6|ALT_INV_output[14][5]~1336_combout\ <= NOT \inst4|inst6|output[14][5]~1336_combout\;
\inst4|inst6|ALT_INV_output[13][5]~1332_combout\ <= NOT \inst4|inst6|output[13][5]~1332_combout\;
\inst4|inst6|ALT_INV_output[15][5]~1328_combout\ <= NOT \inst4|inst6|output[15][5]~1328_combout\;
\inst4|inst6|ALT_INV_output[44][5]~1324_combout\ <= NOT \inst4|inst6|output[44][5]~1324_combout\;
\inst4|inst6|ALT_INV_output[46][5]~1320_combout\ <= NOT \inst4|inst6|output[46][5]~1320_combout\;
\inst4|inst6|ALT_INV_output[45][5]~1316_combout\ <= NOT \inst4|inst6|output[45][5]~1316_combout\;
\inst4|inst6|ALT_INV_output[47][5]~1312_combout\ <= NOT \inst4|inst6|output[47][5]~1312_combout\;
\inst4|inst6|ALT_INV_output[28][5]~1308_combout\ <= NOT \inst4|inst6|output[28][5]~1308_combout\;
\inst4|inst6|ALT_INV_output[30][5]~1304_combout\ <= NOT \inst4|inst6|output[30][5]~1304_combout\;
\inst4|inst6|ALT_INV_output[29][5]~1300_combout\ <= NOT \inst4|inst6|output[29][5]~1300_combout\;
\inst4|inst6|ALT_INV_output[31][5]~1296_combout\ <= NOT \inst4|inst6|output[31][5]~1296_combout\;
\inst4|inst6|ALT_INV_output[60][5]~1292_combout\ <= NOT \inst4|inst6|output[60][5]~1292_combout\;
\inst4|inst6|ALT_INV_output[62][5]~1288_combout\ <= NOT \inst4|inst6|output[62][5]~1288_combout\;
\inst4|inst6|ALT_INV_output[61][5]~1284_combout\ <= NOT \inst4|inst6|output[61][5]~1284_combout\;
\inst4|inst6|ALT_INV_output[63][5]~1280_combout\ <= NOT \inst4|inst6|output[63][5]~1280_combout\;
\inst4|inst6|ALT_INV_output[0][4]~1276_combout\ <= NOT \inst4|inst6|output[0][4]~1276_combout\;
\inst4|inst6|ALT_INV_output[2][4]~1272_combout\ <= NOT \inst4|inst6|output[2][4]~1272_combout\;
\inst4|inst6|ALT_INV_output[1][4]~1268_combout\ <= NOT \inst4|inst6|output[1][4]~1268_combout\;
\inst4|inst6|ALT_INV_output[3][4]~1264_combout\ <= NOT \inst4|inst6|output[3][4]~1264_combout\;
\inst4|inst6|ALT_INV_output[8][4]~1260_combout\ <= NOT \inst4|inst6|output[8][4]~1260_combout\;
\inst4|inst6|ALT_INV_output[10][4]~1256_combout\ <= NOT \inst4|inst6|output[10][4]~1256_combout\;
\inst4|inst6|ALT_INV_output[9][4]~1252_combout\ <= NOT \inst4|inst6|output[9][4]~1252_combout\;
\inst4|inst6|ALT_INV_output[11][4]~1248_combout\ <= NOT \inst4|inst6|output[11][4]~1248_combout\;
\inst4|inst6|ALT_INV_output[4][4]~1244_combout\ <= NOT \inst4|inst6|output[4][4]~1244_combout\;
\inst4|inst6|ALT_INV_output[6][4]~1240_combout\ <= NOT \inst4|inst6|output[6][4]~1240_combout\;
\inst4|inst6|ALT_INV_output[5][4]~1236_combout\ <= NOT \inst4|inst6|output[5][4]~1236_combout\;
\inst4|inst6|ALT_INV_output[7][4]~1232_combout\ <= NOT \inst4|inst6|output[7][4]~1232_combout\;
\inst4|inst6|ALT_INV_output[12][4]~1228_combout\ <= NOT \inst4|inst6|output[12][4]~1228_combout\;
\inst4|inst6|ALT_INV_output[14][4]~1224_combout\ <= NOT \inst4|inst6|output[14][4]~1224_combout\;
\inst4|inst6|ALT_INV_output[13][4]~1220_combout\ <= NOT \inst4|inst6|output[13][4]~1220_combout\;
\inst4|inst6|ALT_INV_output[15][4]~1216_combout\ <= NOT \inst4|inst6|output[15][4]~1216_combout\;
\inst4|inst6|ALT_INV_output[32][4]~1212_combout\ <= NOT \inst4|inst6|output[32][4]~1212_combout\;
\inst4|inst6|ALT_INV_output[34][4]~1208_combout\ <= NOT \inst4|inst6|output[34][4]~1208_combout\;
\inst4|inst6|ALT_INV_output[33][4]~1204_combout\ <= NOT \inst4|inst6|output[33][4]~1204_combout\;
\inst4|inst6|ALT_INV_output[35][4]~1200_combout\ <= NOT \inst4|inst6|output[35][4]~1200_combout\;
\inst4|inst6|ALT_INV_output[40][4]~1196_combout\ <= NOT \inst4|inst6|output[40][4]~1196_combout\;
\inst4|inst6|ALT_INV_output[42][4]~1192_combout\ <= NOT \inst4|inst6|output[42][4]~1192_combout\;
\inst4|inst6|ALT_INV_output[41][4]~1188_combout\ <= NOT \inst4|inst6|output[41][4]~1188_combout\;
\inst4|inst6|ALT_INV_output[43][4]~1184_combout\ <= NOT \inst4|inst6|output[43][4]~1184_combout\;
\inst4|inst6|ALT_INV_output[36][4]~1180_combout\ <= NOT \inst4|inst6|output[36][4]~1180_combout\;
\inst4|inst6|ALT_INV_output[38][4]~1176_combout\ <= NOT \inst4|inst6|output[38][4]~1176_combout\;
\inst4|inst6|ALT_INV_output[37][4]~1172_combout\ <= NOT \inst4|inst6|output[37][4]~1172_combout\;
\inst4|inst6|ALT_INV_output[39][4]~1168_combout\ <= NOT \inst4|inst6|output[39][4]~1168_combout\;
\inst4|inst6|ALT_INV_output[44][4]~1164_combout\ <= NOT \inst4|inst6|output[44][4]~1164_combout\;
\inst4|inst6|ALT_INV_output[46][4]~1160_combout\ <= NOT \inst4|inst6|output[46][4]~1160_combout\;
\inst4|inst6|ALT_INV_output[45][4]~1156_combout\ <= NOT \inst4|inst6|output[45][4]~1156_combout\;
\inst4|inst6|ALT_INV_output[47][4]~1152_combout\ <= NOT \inst4|inst6|output[47][4]~1152_combout\;
\inst4|inst6|ALT_INV_output[16][4]~1148_combout\ <= NOT \inst4|inst6|output[16][4]~1148_combout\;
\inst4|inst6|ALT_INV_output[18][4]~1144_combout\ <= NOT \inst4|inst6|output[18][4]~1144_combout\;
\inst4|inst6|ALT_INV_output[17][4]~1140_combout\ <= NOT \inst4|inst6|output[17][4]~1140_combout\;
\inst4|inst6|ALT_INV_output[19][4]~1136_combout\ <= NOT \inst4|inst6|output[19][4]~1136_combout\;
\inst4|inst6|ALT_INV_output[24][4]~1132_combout\ <= NOT \inst4|inst6|output[24][4]~1132_combout\;
\inst4|inst6|ALT_INV_output[26][4]~1128_combout\ <= NOT \inst4|inst6|output[26][4]~1128_combout\;
\inst4|inst6|ALT_INV_output[25][4]~1124_combout\ <= NOT \inst4|inst6|output[25][4]~1124_combout\;
\inst4|inst6|ALT_INV_output[27][4]~1120_combout\ <= NOT \inst4|inst6|output[27][4]~1120_combout\;
\inst4|inst6|ALT_INV_output[20][4]~1116_combout\ <= NOT \inst4|inst6|output[20][4]~1116_combout\;
\inst4|inst6|ALT_INV_output[22][4]~1112_combout\ <= NOT \inst4|inst6|output[22][4]~1112_combout\;
\inst4|inst6|ALT_INV_output[21][4]~1108_combout\ <= NOT \inst4|inst6|output[21][4]~1108_combout\;
\inst4|inst6|ALT_INV_output[23][4]~1104_combout\ <= NOT \inst4|inst6|output[23][4]~1104_combout\;
\inst4|inst6|ALT_INV_output[28][4]~1100_combout\ <= NOT \inst4|inst6|output[28][4]~1100_combout\;
\inst4|inst6|ALT_INV_output[30][4]~1096_combout\ <= NOT \inst4|inst6|output[30][4]~1096_combout\;
\inst4|inst6|ALT_INV_output[29][4]~1092_combout\ <= NOT \inst4|inst6|output[29][4]~1092_combout\;
\inst4|inst6|ALT_INV_output[31][4]~1088_combout\ <= NOT \inst4|inst6|output[31][4]~1088_combout\;
\inst4|inst6|ALT_INV_output[48][4]~1084_combout\ <= NOT \inst4|inst6|output[48][4]~1084_combout\;
\inst4|inst6|ALT_INV_output[56][4]~1080_combout\ <= NOT \inst4|inst6|output[56][4]~1080_combout\;
\inst4|inst6|ALT_INV_output[52][4]~1076_combout\ <= NOT \inst4|inst6|output[52][4]~1076_combout\;
\inst4|inst6|ALT_INV_output[60][4]~1072_combout\ <= NOT \inst4|inst6|output[60][4]~1072_combout\;
\inst4|inst6|ALT_INV_output[50][4]~1068_combout\ <= NOT \inst4|inst6|output[50][4]~1068_combout\;
\inst4|inst6|ALT_INV_output[58][4]~1064_combout\ <= NOT \inst4|inst6|output[58][4]~1064_combout\;
\inst4|inst6|ALT_INV_output[54][4]~1060_combout\ <= NOT \inst4|inst6|output[54][4]~1060_combout\;
\inst4|inst6|ALT_INV_output[62][4]~1056_combout\ <= NOT \inst4|inst6|output[62][4]~1056_combout\;
\inst4|inst6|ALT_INV_output[49][4]~1052_combout\ <= NOT \inst4|inst6|output[49][4]~1052_combout\;
\inst4|inst6|ALT_INV_output[57][4]~1048_combout\ <= NOT \inst4|inst6|output[57][4]~1048_combout\;
\inst4|inst6|ALT_INV_output[53][4]~1044_combout\ <= NOT \inst4|inst6|output[53][4]~1044_combout\;
\inst4|inst6|ALT_INV_output[61][4]~1040_combout\ <= NOT \inst4|inst6|output[61][4]~1040_combout\;
\inst4|inst6|ALT_INV_output[51][4]~1036_combout\ <= NOT \inst4|inst6|output[51][4]~1036_combout\;
\inst4|inst6|ALT_INV_output[59][4]~1032_combout\ <= NOT \inst4|inst6|output[59][4]~1032_combout\;
\inst4|inst6|ALT_INV_output[55][4]~1028_combout\ <= NOT \inst4|inst6|output[55][4]~1028_combout\;
\inst4|inst6|ALT_INV_output[63][4]~1024_combout\ <= NOT \inst4|inst6|output[63][4]~1024_combout\;
\inst4|inst6|ALT_INV_output[0][3]~1020_combout\ <= NOT \inst4|inst6|output[0][3]~1020_combout\;
\inst4|inst6|ALT_INV_output[8][3]~1016_combout\ <= NOT \inst4|inst6|output[8][3]~1016_combout\;
\inst4|inst6|ALT_INV_output[4][3]~1012_combout\ <= NOT \inst4|inst6|output[4][3]~1012_combout\;
\inst4|inst6|ALT_INV_output[12][3]~1008_combout\ <= NOT \inst4|inst6|output[12][3]~1008_combout\;
\inst4|inst6|ALT_INV_output[32][3]~1004_combout\ <= NOT \inst4|inst6|output[32][3]~1004_combout\;
\inst4|inst6|ALT_INV_output[40][3]~1000_combout\ <= NOT \inst4|inst6|output[40][3]~1000_combout\;
\inst4|inst6|ALT_INV_output[36][3]~996_combout\ <= NOT \inst4|inst6|output[36][3]~996_combout\;
\inst4|inst6|ALT_INV_output[44][3]~992_combout\ <= NOT \inst4|inst6|output[44][3]~992_combout\;
\inst4|inst6|ALT_INV_output[16][3]~988_combout\ <= NOT \inst4|inst6|output[16][3]~988_combout\;
\inst4|inst6|ALT_INV_output[24][3]~984_combout\ <= NOT \inst4|inst6|output[24][3]~984_combout\;
\inst4|inst6|ALT_INV_output[20][3]~980_combout\ <= NOT \inst4|inst6|output[20][3]~980_combout\;
\inst4|inst6|ALT_INV_output[28][3]~976_combout\ <= NOT \inst4|inst6|output[28][3]~976_combout\;
\inst4|inst6|ALT_INV_output[48][3]~972_combout\ <= NOT \inst4|inst6|output[48][3]~972_combout\;
\inst4|inst6|ALT_INV_output[56][3]~968_combout\ <= NOT \inst4|inst6|output[56][3]~968_combout\;
\inst4|inst6|ALT_INV_output[52][3]~964_combout\ <= NOT \inst4|inst6|output[52][3]~964_combout\;
\inst4|inst6|ALT_INV_output[60][3]~960_combout\ <= NOT \inst4|inst6|output[60][3]~960_combout\;
\inst4|inst6|ALT_INV_output[2][3]~956_combout\ <= NOT \inst4|inst6|output[2][3]~956_combout\;
\inst4|inst6|ALT_INV_output[10][3]~952_combout\ <= NOT \inst4|inst6|output[10][3]~952_combout\;
\inst4|inst6|ALT_INV_output[6][3]~948_combout\ <= NOT \inst4|inst6|output[6][3]~948_combout\;
\inst4|inst6|ALT_INV_output[14][3]~944_combout\ <= NOT \inst4|inst6|output[14][3]~944_combout\;
\inst4|inst6|ALT_INV_output[34][3]~940_combout\ <= NOT \inst4|inst6|output[34][3]~940_combout\;
\inst4|inst6|ALT_INV_output[42][3]~936_combout\ <= NOT \inst4|inst6|output[42][3]~936_combout\;
\inst4|inst6|ALT_INV_output[38][3]~932_combout\ <= NOT \inst4|inst6|output[38][3]~932_combout\;
\inst4|inst6|ALT_INV_output[46][3]~928_combout\ <= NOT \inst4|inst6|output[46][3]~928_combout\;
\inst4|inst6|ALT_INV_output[18][3]~924_combout\ <= NOT \inst4|inst6|output[18][3]~924_combout\;
\inst4|inst6|ALT_INV_output[26][3]~920_combout\ <= NOT \inst4|inst6|output[26][3]~920_combout\;
\inst4|inst6|ALT_INV_output[22][3]~916_combout\ <= NOT \inst4|inst6|output[22][3]~916_combout\;
\inst4|inst6|ALT_INV_output[30][3]~912_combout\ <= NOT \inst4|inst6|output[30][3]~912_combout\;
\inst4|inst6|ALT_INV_output[50][3]~908_combout\ <= NOT \inst4|inst6|output[50][3]~908_combout\;
\inst4|inst6|ALT_INV_output[58][3]~904_combout\ <= NOT \inst4|inst6|output[58][3]~904_combout\;
\inst4|inst6|ALT_INV_output[54][3]~900_combout\ <= NOT \inst4|inst6|output[54][3]~900_combout\;
\inst4|inst6|ALT_INV_output[62][3]~896_combout\ <= NOT \inst4|inst6|output[62][3]~896_combout\;
\inst4|inst6|ALT_INV_output[1][3]~892_combout\ <= NOT \inst4|inst6|output[1][3]~892_combout\;
\inst4|inst6|ALT_INV_output[9][3]~888_combout\ <= NOT \inst4|inst6|output[9][3]~888_combout\;
\inst4|inst6|ALT_INV_output[5][3]~884_combout\ <= NOT \inst4|inst6|output[5][3]~884_combout\;
\inst4|inst6|ALT_INV_output[13][3]~880_combout\ <= NOT \inst4|inst6|output[13][3]~880_combout\;
\inst4|inst6|ALT_INV_output[33][3]~876_combout\ <= NOT \inst4|inst6|output[33][3]~876_combout\;
\inst4|inst6|ALT_INV_output[41][3]~872_combout\ <= NOT \inst4|inst6|output[41][3]~872_combout\;
\inst4|inst6|ALT_INV_output[37][3]~868_combout\ <= NOT \inst4|inst6|output[37][3]~868_combout\;
\inst4|inst6|ALT_INV_output[45][3]~864_combout\ <= NOT \inst4|inst6|output[45][3]~864_combout\;
\inst4|inst6|ALT_INV_output[17][3]~860_combout\ <= NOT \inst4|inst6|output[17][3]~860_combout\;
\inst4|inst6|ALT_INV_output[25][3]~856_combout\ <= NOT \inst4|inst6|output[25][3]~856_combout\;
\inst4|inst6|ALT_INV_output[21][3]~852_combout\ <= NOT \inst4|inst6|output[21][3]~852_combout\;
\inst4|inst6|ALT_INV_output[29][3]~848_combout\ <= NOT \inst4|inst6|output[29][3]~848_combout\;
\inst4|inst6|ALT_INV_output[49][3]~844_combout\ <= NOT \inst4|inst6|output[49][3]~844_combout\;
\inst4|inst6|ALT_INV_output[57][3]~840_combout\ <= NOT \inst4|inst6|output[57][3]~840_combout\;
\inst4|inst6|ALT_INV_output[53][3]~836_combout\ <= NOT \inst4|inst6|output[53][3]~836_combout\;
\inst4|inst6|ALT_INV_output[61][3]~832_combout\ <= NOT \inst4|inst6|output[61][3]~832_combout\;
\inst4|inst6|ALT_INV_output[3][3]~828_combout\ <= NOT \inst4|inst6|output[3][3]~828_combout\;
\inst4|inst6|ALT_INV_output[11][3]~824_combout\ <= NOT \inst4|inst6|output[11][3]~824_combout\;
\inst4|inst6|ALT_INV_output[7][3]~820_combout\ <= NOT \inst4|inst6|output[7][3]~820_combout\;
\inst4|inst6|ALT_INV_output[15][3]~816_combout\ <= NOT \inst4|inst6|output[15][3]~816_combout\;
\inst4|inst6|ALT_INV_output[35][3]~812_combout\ <= NOT \inst4|inst6|output[35][3]~812_combout\;
\inst4|inst6|ALT_INV_output[43][3]~808_combout\ <= NOT \inst4|inst6|output[43][3]~808_combout\;
\inst4|inst6|ALT_INV_output[39][3]~804_combout\ <= NOT \inst4|inst6|output[39][3]~804_combout\;
\inst4|inst6|ALT_INV_output[47][3]~800_combout\ <= NOT \inst4|inst6|output[47][3]~800_combout\;
\inst4|inst6|ALT_INV_output[19][3]~796_combout\ <= NOT \inst4|inst6|output[19][3]~796_combout\;
\inst4|inst6|ALT_INV_output[27][3]~792_combout\ <= NOT \inst4|inst6|output[27][3]~792_combout\;
\inst4|inst6|ALT_INV_output[23][3]~788_combout\ <= NOT \inst4|inst6|output[23][3]~788_combout\;
\inst4|inst6|ALT_INV_output[31][3]~784_combout\ <= NOT \inst4|inst6|output[31][3]~784_combout\;
\inst4|inst6|ALT_INV_output[51][3]~780_combout\ <= NOT \inst4|inst6|output[51][3]~780_combout\;
\inst4|inst6|ALT_INV_output[59][3]~776_combout\ <= NOT \inst4|inst6|output[59][3]~776_combout\;
\inst4|inst6|ALT_INV_output[55][3]~772_combout\ <= NOT \inst4|inst6|output[55][3]~772_combout\;
\inst4|inst6|ALT_INV_output[63][3]~768_combout\ <= NOT \inst4|inst6|output[63][3]~768_combout\;
\inst4|inst6|ALT_INV_output[0][2]~764_combout\ <= NOT \inst4|inst6|output[0][2]~764_combout\;
\inst4|inst6|ALT_INV_output[32][2]~760_combout\ <= NOT \inst4|inst6|output[32][2]~760_combout\;
\inst4|inst6|ALT_INV_output[16][2]~756_combout\ <= NOT \inst4|inst6|output[16][2]~756_combout\;
\inst4|inst6|ALT_INV_output[48][2]~752_combout\ <= NOT \inst4|inst6|output[48][2]~752_combout\;
\inst4|inst6|ALT_INV_output[2][2]~748_combout\ <= NOT \inst4|inst6|output[2][2]~748_combout\;
\inst4|inst6|ALT_INV_output[34][2]~744_combout\ <= NOT \inst4|inst6|output[34][2]~744_combout\;
\inst4|inst6|ALT_INV_output[18][2]~740_combout\ <= NOT \inst4|inst6|output[18][2]~740_combout\;
\inst4|inst6|ALT_INV_output[50][2]~736_combout\ <= NOT \inst4|inst6|output[50][2]~736_combout\;
\inst4|inst6|ALT_INV_output[1][2]~732_combout\ <= NOT \inst4|inst6|output[1][2]~732_combout\;
\inst4|inst6|ALT_INV_output[33][2]~728_combout\ <= NOT \inst4|inst6|output[33][2]~728_combout\;
\inst4|inst6|ALT_INV_output[17][2]~724_combout\ <= NOT \inst4|inst6|output[17][2]~724_combout\;
\inst4|inst6|ALT_INV_output[49][2]~720_combout\ <= NOT \inst4|inst6|output[49][2]~720_combout\;
\inst4|inst6|ALT_INV_output[3][2]~716_combout\ <= NOT \inst4|inst6|output[3][2]~716_combout\;
\inst4|inst6|ALT_INV_output[35][2]~712_combout\ <= NOT \inst4|inst6|output[35][2]~712_combout\;
\inst4|inst6|ALT_INV_output[19][2]~708_combout\ <= NOT \inst4|inst6|output[19][2]~708_combout\;
\inst4|inst6|ALT_INV_output[51][2]~704_combout\ <= NOT \inst4|inst6|output[51][2]~704_combout\;
\inst4|inst6|ALT_INV_output[8][2]~700_combout\ <= NOT \inst4|inst6|output[8][2]~700_combout\;
\inst4|inst6|ALT_INV_output[40][2]~696_combout\ <= NOT \inst4|inst6|output[40][2]~696_combout\;
\inst4|inst6|ALT_INV_output[24][2]~692_combout\ <= NOT \inst4|inst6|output[24][2]~692_combout\;
\inst4|inst6|ALT_INV_output[56][2]~688_combout\ <= NOT \inst4|inst6|output[56][2]~688_combout\;
\inst4|inst6|ALT_INV_output[10][2]~684_combout\ <= NOT \inst4|inst6|output[10][2]~684_combout\;
\inst4|inst6|ALT_INV_output[42][2]~680_combout\ <= NOT \inst4|inst6|output[42][2]~680_combout\;
\inst4|inst6|ALT_INV_output[26][2]~676_combout\ <= NOT \inst4|inst6|output[26][2]~676_combout\;
\inst4|inst6|ALT_INV_output[58][2]~672_combout\ <= NOT \inst4|inst6|output[58][2]~672_combout\;
\inst4|inst6|ALT_INV_output[9][2]~668_combout\ <= NOT \inst4|inst6|output[9][2]~668_combout\;
\inst4|inst6|ALT_INV_output[41][2]~664_combout\ <= NOT \inst4|inst6|output[41][2]~664_combout\;
\inst4|inst6|ALT_INV_output[25][2]~660_combout\ <= NOT \inst4|inst6|output[25][2]~660_combout\;
\inst4|inst6|ALT_INV_output[57][2]~656_combout\ <= NOT \inst4|inst6|output[57][2]~656_combout\;
\inst4|inst6|ALT_INV_output[11][2]~652_combout\ <= NOT \inst4|inst6|output[11][2]~652_combout\;
\inst4|inst6|ALT_INV_output[43][2]~648_combout\ <= NOT \inst4|inst6|output[43][2]~648_combout\;
\inst4|inst6|ALT_INV_output[27][2]~644_combout\ <= NOT \inst4|inst6|output[27][2]~644_combout\;
\inst4|inst6|ALT_INV_output[59][2]~640_combout\ <= NOT \inst4|inst6|output[59][2]~640_combout\;
\inst4|inst6|ALT_INV_output[4][2]~636_combout\ <= NOT \inst4|inst6|output[4][2]~636_combout\;
\inst4|inst6|ALT_INV_output[6][2]~632_combout\ <= NOT \inst4|inst6|output[6][2]~632_combout\;
\inst4|inst6|ALT_INV_output[5][2]~628_combout\ <= NOT \inst4|inst6|output[5][2]~628_combout\;
\inst4|inst6|ALT_INV_output[7][2]~624_combout\ <= NOT \inst4|inst6|output[7][2]~624_combout\;
\inst4|inst6|ALT_INV_output[36][2]~620_combout\ <= NOT \inst4|inst6|output[36][2]~620_combout\;
\inst4|inst6|ALT_INV_output[38][2]~616_combout\ <= NOT \inst4|inst6|output[38][2]~616_combout\;
\inst4|inst6|ALT_INV_output[37][2]~612_combout\ <= NOT \inst4|inst6|output[37][2]~612_combout\;
\inst4|inst6|ALT_INV_output[39][2]~608_combout\ <= NOT \inst4|inst6|output[39][2]~608_combout\;
\inst4|inst6|ALT_INV_output[20][2]~604_combout\ <= NOT \inst4|inst6|output[20][2]~604_combout\;
\inst4|inst6|ALT_INV_output[22][2]~600_combout\ <= NOT \inst4|inst6|output[22][2]~600_combout\;
\inst4|inst6|ALT_INV_output[21][2]~596_combout\ <= NOT \inst4|inst6|output[21][2]~596_combout\;
\inst4|inst6|ALT_INV_output[23][2]~592_combout\ <= NOT \inst4|inst6|output[23][2]~592_combout\;
\inst4|inst6|ALT_INV_output[52][2]~588_combout\ <= NOT \inst4|inst6|output[52][2]~588_combout\;
\inst4|inst6|ALT_INV_output[54][2]~584_combout\ <= NOT \inst4|inst6|output[54][2]~584_combout\;
\inst4|inst6|ALT_INV_output[53][2]~580_combout\ <= NOT \inst4|inst6|output[53][2]~580_combout\;
\inst4|inst6|ALT_INV_output[55][2]~576_combout\ <= NOT \inst4|inst6|output[55][2]~576_combout\;
\inst4|inst6|ALT_INV_output[12][2]~572_combout\ <= NOT \inst4|inst6|output[12][2]~572_combout\;
\inst4|inst6|ALT_INV_output[44][2]~568_combout\ <= NOT \inst4|inst6|output[44][2]~568_combout\;
\inst4|inst6|ALT_INV_output[28][2]~564_combout\ <= NOT \inst4|inst6|output[28][2]~564_combout\;
\inst4|inst6|ALT_INV_output[60][2]~560_combout\ <= NOT \inst4|inst6|output[60][2]~560_combout\;
\inst4|inst6|ALT_INV_output[14][2]~556_combout\ <= NOT \inst4|inst6|output[14][2]~556_combout\;
\inst4|inst6|ALT_INV_output[46][2]~552_combout\ <= NOT \inst4|inst6|output[46][2]~552_combout\;
\inst4|inst6|ALT_INV_output[30][2]~548_combout\ <= NOT \inst4|inst6|output[30][2]~548_combout\;
\inst4|inst6|ALT_INV_output[62][2]~544_combout\ <= NOT \inst4|inst6|output[62][2]~544_combout\;
\inst4|inst6|ALT_INV_output[13][2]~540_combout\ <= NOT \inst4|inst6|output[13][2]~540_combout\;
\inst4|inst6|ALT_INV_output[45][2]~536_combout\ <= NOT \inst4|inst6|output[45][2]~536_combout\;
\inst4|inst6|ALT_INV_output[29][2]~532_combout\ <= NOT \inst4|inst6|output[29][2]~532_combout\;
\inst4|inst6|ALT_INV_output[61][2]~528_combout\ <= NOT \inst4|inst6|output[61][2]~528_combout\;
\inst4|inst6|ALT_INV_output[15][2]~524_combout\ <= NOT \inst4|inst6|output[15][2]~524_combout\;
\inst4|inst6|ALT_INV_output[47][2]~520_combout\ <= NOT \inst4|inst6|output[47][2]~520_combout\;
\inst4|inst6|ALT_INV_output[31][2]~516_combout\ <= NOT \inst4|inst6|output[31][2]~516_combout\;
\inst4|inst6|ALT_INV_output[63][2]~512_combout\ <= NOT \inst4|inst6|output[63][2]~512_combout\;
\inst4|inst6|ALT_INV_output[0][1]~508_combout\ <= NOT \inst4|inst6|output[0][1]~508_combout\;
\inst4|inst6|ALT_INV_output[2][1]~504_combout\ <= NOT \inst4|inst6|output[2][1]~504_combout\;
\inst4|inst6|ALT_INV_output[1][1]~500_combout\ <= NOT \inst4|inst6|output[1][1]~500_combout\;
\inst4|inst6|ALT_INV_output[3][1]~496_combout\ <= NOT \inst4|inst6|output[3][1]~496_combout\;
\inst4|inst6|ALT_INV_output[8][1]~492_combout\ <= NOT \inst4|inst6|output[8][1]~492_combout\;
\inst4|inst6|ALT_INV_output[10][1]~488_combout\ <= NOT \inst4|inst6|output[10][1]~488_combout\;
\inst4|inst6|ALT_INV_output[9][1]~484_combout\ <= NOT \inst4|inst6|output[9][1]~484_combout\;
\inst4|inst6|ALT_INV_output[11][1]~480_combout\ <= NOT \inst4|inst6|output[11][1]~480_combout\;
\inst4|inst6|ALT_INV_output[4][1]~476_combout\ <= NOT \inst4|inst6|output[4][1]~476_combout\;
\inst4|inst6|ALT_INV_output[6][1]~472_combout\ <= NOT \inst4|inst6|output[6][1]~472_combout\;
\inst4|inst6|ALT_INV_output[5][1]~468_combout\ <= NOT \inst4|inst6|output[5][1]~468_combout\;
\inst4|inst6|ALT_INV_output[7][1]~464_combout\ <= NOT \inst4|inst6|output[7][1]~464_combout\;
\inst4|inst6|ALT_INV_output[12][1]~460_combout\ <= NOT \inst4|inst6|output[12][1]~460_combout\;
\inst4|inst6|ALT_INV_output[14][1]~456_combout\ <= NOT \inst4|inst6|output[14][1]~456_combout\;
\inst4|inst6|ALT_INV_output[13][1]~452_combout\ <= NOT \inst4|inst6|output[13][1]~452_combout\;
\inst4|inst6|ALT_INV_output[15][1]~448_combout\ <= NOT \inst4|inst6|output[15][1]~448_combout\;
\inst4|inst6|ALT_INV_output[32][1]~444_combout\ <= NOT \inst4|inst6|output[32][1]~444_combout\;
\inst4|inst6|ALT_INV_output[34][1]~440_combout\ <= NOT \inst4|inst6|output[34][1]~440_combout\;
\inst4|inst6|ALT_INV_output[33][1]~436_combout\ <= NOT \inst4|inst6|output[33][1]~436_combout\;
\inst4|inst6|ALT_INV_output[35][1]~432_combout\ <= NOT \inst4|inst6|output[35][1]~432_combout\;
\inst4|inst6|ALT_INV_output[40][1]~428_combout\ <= NOT \inst4|inst6|output[40][1]~428_combout\;
\inst4|inst6|ALT_INV_output[42][1]~424_combout\ <= NOT \inst4|inst6|output[42][1]~424_combout\;
\inst4|inst6|ALT_INV_output[41][1]~420_combout\ <= NOT \inst4|inst6|output[41][1]~420_combout\;
\inst4|inst6|ALT_INV_output[43][1]~416_combout\ <= NOT \inst4|inst6|output[43][1]~416_combout\;
\inst4|inst6|ALT_INV_output[36][1]~412_combout\ <= NOT \inst4|inst6|output[36][1]~412_combout\;
\inst4|inst6|ALT_INV_output[38][1]~408_combout\ <= NOT \inst4|inst6|output[38][1]~408_combout\;
\inst4|inst6|ALT_INV_output[37][1]~404_combout\ <= NOT \inst4|inst6|output[37][1]~404_combout\;
\inst4|inst6|ALT_INV_output[39][1]~400_combout\ <= NOT \inst4|inst6|output[39][1]~400_combout\;
\inst4|inst6|ALT_INV_output[44][1]~396_combout\ <= NOT \inst4|inst6|output[44][1]~396_combout\;
\inst4|inst6|ALT_INV_output[46][1]~392_combout\ <= NOT \inst4|inst6|output[46][1]~392_combout\;
\inst4|inst6|ALT_INV_output[45][1]~388_combout\ <= NOT \inst4|inst6|output[45][1]~388_combout\;
\inst4|inst6|ALT_INV_output[47][1]~384_combout\ <= NOT \inst4|inst6|output[47][1]~384_combout\;
\inst4|inst6|ALT_INV_output[16][1]~380_combout\ <= NOT \inst4|inst6|output[16][1]~380_combout\;
\inst4|inst6|ALT_INV_output[18][1]~376_combout\ <= NOT \inst4|inst6|output[18][1]~376_combout\;
\inst4|inst6|ALT_INV_output[17][1]~372_combout\ <= NOT \inst4|inst6|output[17][1]~372_combout\;
\inst4|inst6|ALT_INV_output[19][1]~368_combout\ <= NOT \inst4|inst6|output[19][1]~368_combout\;
\inst4|inst6|ALT_INV_output[24][1]~364_combout\ <= NOT \inst4|inst6|output[24][1]~364_combout\;
\inst4|inst6|ALT_INV_output[26][1]~360_combout\ <= NOT \inst4|inst6|output[26][1]~360_combout\;
\inst4|inst6|ALT_INV_output[25][1]~356_combout\ <= NOT \inst4|inst6|output[25][1]~356_combout\;
\inst4|inst6|ALT_INV_output[27][1]~352_combout\ <= NOT \inst4|inst6|output[27][1]~352_combout\;
\inst4|inst6|ALT_INV_output[20][1]~348_combout\ <= NOT \inst4|inst6|output[20][1]~348_combout\;
\inst4|inst6|ALT_INV_output[22][1]~344_combout\ <= NOT \inst4|inst6|output[22][1]~344_combout\;
\inst4|inst6|ALT_INV_output[21][1]~340_combout\ <= NOT \inst4|inst6|output[21][1]~340_combout\;
\inst4|inst6|ALT_INV_output[23][1]~336_combout\ <= NOT \inst4|inst6|output[23][1]~336_combout\;
\inst4|inst6|ALT_INV_output[28][1]~332_combout\ <= NOT \inst4|inst6|output[28][1]~332_combout\;
\inst4|inst6|ALT_INV_output[30][1]~328_combout\ <= NOT \inst4|inst6|output[30][1]~328_combout\;
\inst4|inst6|ALT_INV_output[29][1]~324_combout\ <= NOT \inst4|inst6|output[29][1]~324_combout\;
\inst4|inst6|ALT_INV_output[31][1]~320_combout\ <= NOT \inst4|inst6|output[31][1]~320_combout\;
\inst4|inst6|ALT_INV_output[48][1]~316_combout\ <= NOT \inst4|inst6|output[48][1]~316_combout\;
\inst4|inst6|ALT_INV_output[50][1]~312_combout\ <= NOT \inst4|inst6|output[50][1]~312_combout\;
\inst4|inst6|ALT_INV_output[49][1]~308_combout\ <= NOT \inst4|inst6|output[49][1]~308_combout\;
\inst4|inst6|ALT_INV_output[51][1]~304_combout\ <= NOT \inst4|inst6|output[51][1]~304_combout\;
\inst4|inst6|ALT_INV_output[56][1]~300_combout\ <= NOT \inst4|inst6|output[56][1]~300_combout\;
\inst4|inst6|ALT_INV_output[58][1]~296_combout\ <= NOT \inst4|inst6|output[58][1]~296_combout\;
\inst4|inst6|ALT_INV_output[57][1]~292_combout\ <= NOT \inst4|inst6|output[57][1]~292_combout\;
\inst4|inst6|ALT_INV_output[59][1]~288_combout\ <= NOT \inst4|inst6|output[59][1]~288_combout\;
\inst4|inst6|ALT_INV_output[52][1]~284_combout\ <= NOT \inst4|inst6|output[52][1]~284_combout\;
\inst4|inst6|ALT_INV_output[54][1]~280_combout\ <= NOT \inst4|inst6|output[54][1]~280_combout\;
\inst4|inst6|ALT_INV_output[53][1]~276_combout\ <= NOT \inst4|inst6|output[53][1]~276_combout\;
\inst4|inst6|ALT_INV_output[55][1]~272_combout\ <= NOT \inst4|inst6|output[55][1]~272_combout\;
\inst4|inst6|ALT_INV_output[60][1]~268_combout\ <= NOT \inst4|inst6|output[60][1]~268_combout\;
\inst4|inst6|ALT_INV_output[62][1]~264_combout\ <= NOT \inst4|inst6|output[62][1]~264_combout\;
\inst4|inst6|ALT_INV_output[61][1]~260_combout\ <= NOT \inst4|inst6|output[61][1]~260_combout\;
\inst4|inst6|ALT_INV_output[63][1]~256_combout\ <= NOT \inst4|inst6|output[63][1]~256_combout\;
\inst4|inst6|ALT_INV_output[0][0]~252_combout\ <= NOT \inst4|inst6|output[0][0]~252_combout\;
\inst4|inst6|ALT_INV_output[32][0]~248_combout\ <= NOT \inst4|inst6|output[32][0]~248_combout\;
\inst4|inst6|ALT_INV_output[16][0]~244_combout\ <= NOT \inst4|inst6|output[16][0]~244_combout\;
\inst4|inst6|ALT_INV_output[48][0]~240_combout\ <= NOT \inst4|inst6|output[48][0]~240_combout\;
\inst4|inst6|ALT_INV_output[8][0]~236_combout\ <= NOT \inst4|inst6|output[8][0]~236_combout\;
\inst4|inst6|ALT_INV_output[40][0]~232_combout\ <= NOT \inst4|inst6|output[40][0]~232_combout\;
\inst4|inst6|ALT_INV_output[24][0]~228_combout\ <= NOT \inst4|inst6|output[24][0]~228_combout\;
\inst4|inst6|ALT_INV_output[56][0]~224_combout\ <= NOT \inst4|inst6|output[56][0]~224_combout\;
\inst4|inst6|ALT_INV_output[4][0]~220_combout\ <= NOT \inst4|inst6|output[4][0]~220_combout\;
\inst4|inst6|ALT_INV_output[36][0]~216_combout\ <= NOT \inst4|inst6|output[36][0]~216_combout\;
\inst4|inst6|ALT_INV_output[20][0]~212_combout\ <= NOT \inst4|inst6|output[20][0]~212_combout\;
\inst4|inst6|ALT_INV_output[52][0]~208_combout\ <= NOT \inst4|inst6|output[52][0]~208_combout\;
\inst4|inst6|ALT_INV_output[12][0]~204_combout\ <= NOT \inst4|inst6|output[12][0]~204_combout\;
\inst4|inst6|ALT_INV_output[44][0]~200_combout\ <= NOT \inst4|inst6|output[44][0]~200_combout\;
\inst4|inst6|ALT_INV_output[28][0]~196_combout\ <= NOT \inst4|inst6|output[28][0]~196_combout\;
\inst4|inst6|ALT_INV_output[60][0]~192_combout\ <= NOT \inst4|inst6|output[60][0]~192_combout\;
\inst4|inst6|ALT_INV_output[2][0]~188_combout\ <= NOT \inst4|inst6|output[2][0]~188_combout\;
\inst4|inst6|ALT_INV_output[34][0]~184_combout\ <= NOT \inst4|inst6|output[34][0]~184_combout\;
\inst4|inst6|ALT_INV_output[18][0]~180_combout\ <= NOT \inst4|inst6|output[18][0]~180_combout\;
\inst4|inst6|ALT_INV_output[50][0]~176_combout\ <= NOT \inst4|inst6|output[50][0]~176_combout\;
\inst4|inst6|ALT_INV_output[10][0]~172_combout\ <= NOT \inst4|inst6|output[10][0]~172_combout\;
\inst4|inst6|ALT_INV_output[42][0]~168_combout\ <= NOT \inst4|inst6|output[42][0]~168_combout\;
\inst4|inst6|ALT_INV_output[26][0]~164_combout\ <= NOT \inst4|inst6|output[26][0]~164_combout\;
\inst4|inst6|ALT_INV_output[58][0]~160_combout\ <= NOT \inst4|inst6|output[58][0]~160_combout\;
\inst4|inst6|ALT_INV_output[6][0]~156_combout\ <= NOT \inst4|inst6|output[6][0]~156_combout\;
\inst4|inst6|ALT_INV_output[38][0]~152_combout\ <= NOT \inst4|inst6|output[38][0]~152_combout\;
\inst4|inst6|ALT_INV_output[22][0]~148_combout\ <= NOT \inst4|inst6|output[22][0]~148_combout\;
\inst4|inst6|ALT_INV_output[54][0]~144_combout\ <= NOT \inst4|inst6|output[54][0]~144_combout\;
\inst4|inst6|ALT_INV_output[14][0]~140_combout\ <= NOT \inst4|inst6|output[14][0]~140_combout\;
\inst4|inst6|ALT_INV_output[46][0]~136_combout\ <= NOT \inst4|inst6|output[46][0]~136_combout\;
\inst4|inst6|ALT_INV_output[30][0]~132_combout\ <= NOT \inst4|inst6|output[30][0]~132_combout\;
\inst4|inst6|ALT_INV_output[62][0]~128_combout\ <= NOT \inst4|inst6|output[62][0]~128_combout\;
\inst4|inst6|ALT_INV_output[1][0]~124_combout\ <= NOT \inst4|inst6|output[1][0]~124_combout\;
\inst4|inst6|ALT_INV_output[9][0]~120_combout\ <= NOT \inst4|inst6|output[9][0]~120_combout\;
\inst4|inst6|ALT_INV_output[5][0]~116_combout\ <= NOT \inst4|inst6|output[5][0]~116_combout\;
\inst4|inst6|ALT_INV_output[13][0]~112_combout\ <= NOT \inst4|inst6|output[13][0]~112_combout\;
\inst4|inst6|ALT_INV_output[33][0]~108_combout\ <= NOT \inst4|inst6|output[33][0]~108_combout\;
\inst4|inst6|ALT_INV_output[41][0]~104_combout\ <= NOT \inst4|inst6|output[41][0]~104_combout\;
\inst4|inst6|ALT_INV_output[37][0]~100_combout\ <= NOT \inst4|inst6|output[37][0]~100_combout\;
\inst4|inst6|ALT_INV_output[45][0]~96_combout\ <= NOT \inst4|inst6|output[45][0]~96_combout\;
\inst4|inst6|ALT_INV_output[17][0]~92_combout\ <= NOT \inst4|inst6|output[17][0]~92_combout\;
\inst4|inst6|ALT_INV_output[25][0]~88_combout\ <= NOT \inst4|inst6|output[25][0]~88_combout\;
\inst4|inst6|ALT_INV_output[21][0]~84_combout\ <= NOT \inst4|inst6|output[21][0]~84_combout\;
\inst4|inst6|ALT_INV_output[29][0]~80_combout\ <= NOT \inst4|inst6|output[29][0]~80_combout\;
\inst4|inst6|ALT_INV_output[49][0]~76_combout\ <= NOT \inst4|inst6|output[49][0]~76_combout\;
\inst4|inst6|ALT_INV_output[57][0]~72_combout\ <= NOT \inst4|inst6|output[57][0]~72_combout\;
\inst4|inst6|ALT_INV_output[53][0]~68_combout\ <= NOT \inst4|inst6|output[53][0]~68_combout\;
\inst4|inst6|ALT_INV_output[61][0]~64_combout\ <= NOT \inst4|inst6|output[61][0]~64_combout\;
\inst4|inst6|ALT_INV_output[3][0]~60_combout\ <= NOT \inst4|inst6|output[3][0]~60_combout\;
\inst4|inst6|ALT_INV_output[35][0]~56_combout\ <= NOT \inst4|inst6|output[35][0]~56_combout\;
\inst4|inst6|ALT_INV_output[19][0]~52_combout\ <= NOT \inst4|inst6|output[19][0]~52_combout\;
\inst4|inst6|ALT_INV_output[51][0]~48_combout\ <= NOT \inst4|inst6|output[51][0]~48_combout\;
\inst4|inst6|ALT_INV_output[11][0]~44_combout\ <= NOT \inst4|inst6|output[11][0]~44_combout\;
\inst4|inst6|ALT_INV_output[43][0]~40_combout\ <= NOT \inst4|inst6|output[43][0]~40_combout\;
\inst4|inst6|ALT_INV_output[27][0]~36_combout\ <= NOT \inst4|inst6|output[27][0]~36_combout\;
\inst4|inst6|ALT_INV_output[59][0]~32_combout\ <= NOT \inst4|inst6|output[59][0]~32_combout\;
\inst4|inst6|ALT_INV_output[7][0]~28_combout\ <= NOT \inst4|inst6|output[7][0]~28_combout\;
\inst4|inst6|ALT_INV_output[39][0]~24_combout\ <= NOT \inst4|inst6|output[39][0]~24_combout\;
\inst4|inst6|ALT_INV_output[23][0]~20_combout\ <= NOT \inst4|inst6|output[23][0]~20_combout\;
\inst4|inst6|ALT_INV_output[55][0]~16_combout\ <= NOT \inst4|inst6|output[55][0]~16_combout\;
\inst4|inst6|ALT_INV_output[15][0]~12_combout\ <= NOT \inst4|inst6|output[15][0]~12_combout\;
\inst4|inst6|ALT_INV_output[47][0]~8_combout\ <= NOT \inst4|inst6|output[47][0]~8_combout\;
\inst4|inst6|ALT_INV_output[31][0]~4_combout\ <= NOT \inst4|inst6|output[31][0]~4_combout\;
\inst4|inst6|ALT_INV_output[63][0]~0_combout\ <= NOT \inst4|inst6|output[63][0]~0_combout\;
\inst1|ALT_INV_Add0~25_sumout\ <= NOT \inst1|Add0~25_sumout\;
\inst1|ALT_INV_Add1~25_sumout\ <= NOT \inst1|Add1~25_sumout\;
\inst1|ALT_INV_Add2~25_sumout\ <= NOT \inst1|Add2~25_sumout\;
\inst1|ALT_INV_Add0~21_sumout\ <= NOT \inst1|Add0~21_sumout\;
\inst1|ALT_INV_Add1~21_sumout\ <= NOT \inst1|Add1~21_sumout\;
\inst1|ALT_INV_Add2~21_sumout\ <= NOT \inst1|Add2~21_sumout\;
\inst1|ALT_INV_Add0~17_sumout\ <= NOT \inst1|Add0~17_sumout\;
\inst1|ALT_INV_Add1~17_sumout\ <= NOT \inst1|Add1~17_sumout\;
\inst1|ALT_INV_Add2~17_sumout\ <= NOT \inst1|Add2~17_sumout\;
\inst1|ALT_INV_Add0~13_sumout\ <= NOT \inst1|Add0~13_sumout\;
\inst1|ALT_INV_Add1~13_sumout\ <= NOT \inst1|Add1~13_sumout\;
\inst1|ALT_INV_Add2~13_sumout\ <= NOT \inst1|Add2~13_sumout\;
\inst1|ALT_INV_Add0~9_sumout\ <= NOT \inst1|Add0~9_sumout\;
\inst1|ALT_INV_Add1~9_sumout\ <= NOT \inst1|Add1~9_sumout\;
\inst1|ALT_INV_Add2~9_sumout\ <= NOT \inst1|Add2~9_sumout\;
\inst1|ALT_INV_Add0~5_sumout\ <= NOT \inst1|Add0~5_sumout\;
\inst1|ALT_INV_Add1~5_sumout\ <= NOT \inst1|Add1~5_sumout\;
\inst1|ALT_INV_Add2~5_sumout\ <= NOT \inst1|Add2~5_sumout\;
\inst1|ALT_INV_Add0~1_sumout\ <= NOT \inst1|Add0~1_sumout\;
\inst1|ALT_INV_Add1~1_sumout\ <= NOT \inst1|Add1~1_sumout\;
\inst1|ALT_INV_Add2~1_sumout\ <= NOT \inst1|Add2~1_sumout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(7);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(6);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(9);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(8);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(11);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(10);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(5);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(4);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(3);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(2);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(1);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(0);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(15);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(14);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(13);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(12);
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[1]_OTERM3107\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3107\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[1]_OTERM3105\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3105\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[1]_OTERM3103\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3103\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[1]_OTERM3101\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3101\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[1]_OTERM3099\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3099\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[3]_OTERM3097\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3097\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[3]_OTERM3095\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3095\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[3]_OTERM3093\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3093\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[3]_OTERM3091\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3091\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[3]_OTERM3089\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3089\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[3]_OTERM3087\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3087\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[2]_OTERM3085\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3085\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[2]_OTERM3083\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3083\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[2]_OTERM3081\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3081\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[2]_OTERM3079\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3079\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[2]_OTERM3077\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3077\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[2]_OTERM3075\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3075\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[1]_OTERM3073\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3073\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[1]_OTERM3071\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3071\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[1]_OTERM3069\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3069\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[3]_OTERM3067\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3067\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[3]_OTERM3065\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3065\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[3]_OTERM3063\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3063\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[2]_OTERM3061\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3061\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[2]_OTERM3059\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3059\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[2]_OTERM3057\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3057\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[2]_OTERM3055\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3055\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[2]_OTERM3053\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3053\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[2]_OTERM3051\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3051\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[2]_OTERM3049\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3049\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[2]_OTERM3047\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3047\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[2]_OTERM3045\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3045\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[1]_OTERM3043\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3043\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[1]_OTERM3041\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3041\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[1]_OTERM3039\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3039\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[1]_OTERM3037\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3037\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[1]_OTERM3035\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3035\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[1]_OTERM3033\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3033\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[1]_OTERM3031\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3031\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[1]_OTERM3029\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3029\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[1]_OTERM3027\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3027\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[0]_OTERM3025\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3025\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[0]_OTERM3023\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3023\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[0]_OTERM3021\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3021\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[4]_OTERM3019\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3019\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[4]_OTERM3017\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3017\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[4]_OTERM3015\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3015\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[4]_OTERM3013\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3013\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[4]_OTERM3011\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3011\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[4]_OTERM3009\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3009\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[4]_OTERM3007\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3007\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[4]_OTERM3005\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3005\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[4]_OTERM3003\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3003\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[3]_OTERM3001\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM3001\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[3]_OTERM2999\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM2999\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[3]_OTERM2997\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM2997\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[3]_OTERM2995\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2995\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[3]_OTERM2993\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2993\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[3]_OTERM2991\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2991\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[2]_OTERM2989\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2989\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[2]_OTERM2987\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2987\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[2]_OTERM2985\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2985\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[2]_OTERM2983\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2983\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[2]_OTERM2981\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2981\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[2]_OTERM2979\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2979\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[2]_OTERM2977\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2977\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[2]_OTERM2975\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2975\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[2]_OTERM2973\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2973\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[2]_OTERM2971\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2971\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[2]_OTERM2969\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2969\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[2]_OTERM2967\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2967\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[1]_OTERM2965\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2965\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[1]_OTERM2963\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2963\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[1]_OTERM2961\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2961\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[1]_OTERM2959\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2959\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[1]_OTERM2957\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2957\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[1]_OTERM2955\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2955\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[1]_OTERM2953\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2953\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[1]_OTERM2951\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2951\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[1]_OTERM2949\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2949\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[3]_OTERM2947\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2947\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[3]_OTERM2945\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2945\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[3]_OTERM2943\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2943\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[2]_OTERM2941\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2941\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[2]_OTERM2939\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2939\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[2]_OTERM2937\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2937\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[2]_OTERM2935\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2935\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[2]_OTERM2933\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2933\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[2]_OTERM2931\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2931\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[2]_OTERM2929\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2929\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[2]_OTERM2927\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2927\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[2]_OTERM2925\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2925\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[1]_OTERM2923\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2923\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[1]_OTERM2921\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2921\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[1]_OTERM2919\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2919\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[1]_OTERM2917\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2917\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[1]_OTERM2915\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2915\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[1]_OTERM2913\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2913\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[1]_OTERM2911\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2911\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[1]_OTERM2909\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2909\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[1]_OTERM2907\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2907\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[1]_OTERM2905\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2905\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[1]_OTERM2903\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2903\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[1]_OTERM2901\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2901\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[5]_OTERM2899\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2899\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[5]_OTERM2897\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2897\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[5]_OTERM2895\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2895\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[4]_OTERM2893\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2893\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[4]_OTERM2891\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2891\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[4]_OTERM2889\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2889\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[3]_OTERM2887\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2887\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[3]_OTERM2885\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2885\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[3]_OTERM2883\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2883\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[3]_OTERM2881\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2881\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[3]_OTERM2879\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2879\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[3]_OTERM2877\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2877\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[2]_OTERM2875\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2875\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[2]_OTERM2873\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2873\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[2]_OTERM2871\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2871\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[1]_OTERM2869\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2869\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[1]_OTERM2867\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2867\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[1]_OTERM2865\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2865\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[1]_OTERM2863\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2863\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[1]_OTERM2861\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2861\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[1]_OTERM2859\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2859\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[1]_OTERM2857\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2857\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[1]_OTERM2855\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2855\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[1]_OTERM2853\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2853\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[1]_OTERM2851\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2851\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[1]_OTERM2849\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2849\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[1]_OTERM2847\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2847\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[5]_OTERM2845\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2845\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[5]_OTERM2843\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2843\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[5]_OTERM2841\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2841\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[5]_OTERM2839\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2839\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[5]_OTERM2837\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2837\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[5]_OTERM2835\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2835\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[4]_OTERM2833\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2833\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[4]_OTERM2831\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2831\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[4]_OTERM2829\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2829\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[4]_OTERM2827\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2827\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[4]_OTERM2825\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2825\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[4]_OTERM2823\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2823\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[3]_OTERM2821\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2821\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[3]_OTERM2819\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2819\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[3]_OTERM2817\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2817\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[3]_OTERM2815\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2815\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[3]_OTERM2813\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2813\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[3]_OTERM2811\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2811\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[3]_OTERM2809\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2809\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[3]_OTERM2807\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2807\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[3]_OTERM2805\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2805\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[3]_OTERM2803\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2803\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[3]_OTERM2801\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2801\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[3]_OTERM2799\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2799\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[2]_OTERM2797\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2797\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[2]_OTERM2795\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2795\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[2]_OTERM2793\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2793\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[2]_OTERM2791\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2791\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[2]_OTERM2789\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2789\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[2]_OTERM2787\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2787\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[2]_OTERM2785\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2785\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[2]_OTERM2783\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2783\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[2]_OTERM2781\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2781\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[1]_OTERM2779\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2779\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[1]_OTERM2777\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2777\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[1]_OTERM2775\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2775\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[1]_OTERM2773\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2773\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[1]_OTERM2771\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2771\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[1]_OTERM2769\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2769\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[1]_OTERM2767\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2767\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[1]_OTERM2765\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2765\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[1]_OTERM2763\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2763\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[1]_OTERM2761\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2761\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[1]_OTERM2759\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2759\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[1]_OTERM2757\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2757\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[1]_OTERM2755\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2755\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[1]_OTERM2753\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2753\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[1]_OTERM2751\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2751\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[4]_OTERM2749\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2749\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[4]_OTERM2747\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2747\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[4]_OTERM2745\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2745\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[3]_OTERM2743\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2743\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[3]_OTERM2741\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2741\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[3]_OTERM2739\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2739\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[3]_OTERM2737\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2737\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[3]_OTERM2735\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2735\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[3]_OTERM2733\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2733\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[3]_OTERM2731\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2731\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[3]_OTERM2729\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2729\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[3]_OTERM2727\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2727\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[2]_OTERM2725\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2725\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[2]_OTERM2723\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2723\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[2]_OTERM2721\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2721\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[2]_OTERM2719\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2719\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[2]_OTERM2717\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2717\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[2]_OTERM2715\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2715\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[2]_OTERM2713\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2713\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[2]_OTERM2711\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2711\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[2]_OTERM2709\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2709\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[2]_OTERM2707\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2707\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[2]_OTERM2705\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2705\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[2]_OTERM2703\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2703\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[1]_OTERM2701\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2701\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[1]_OTERM2699\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2699\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[1]_OTERM2697\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2697\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[2]_OTERM2695\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2695\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[2]_OTERM2693\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2693\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[2]_OTERM2691\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2691\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[2]_OTERM2689\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2689\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[2]_OTERM2687\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2687\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[2]_OTERM2685\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2685\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[1]_OTERM2683\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2683\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[1]_OTERM2681\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2681\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[1]_OTERM2679\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2679\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[1]_OTERM2677\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2677\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[1]_OTERM2675\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2675\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[1]_OTERM2673\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2673\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[6]_OTERM2671\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2671\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[6]_OTERM2669\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2669\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[6]_OTERM2667\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2667\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[5]_OTERM2665\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2665\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[5]_OTERM2663\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2663\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[5]_OTERM2661\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2661\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[4]_OTERM2659\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2659\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[4]_OTERM2657\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2657\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[4]_OTERM2655\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2655\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[4]_OTERM2653\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2653\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[4]_OTERM2651\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2651\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[4]_OTERM2649\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2649\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[3]_OTERM2647\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2647\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[3]_OTERM2645\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2645\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[3]_OTERM2643\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2643\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[2]_OTERM2641\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2641\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[2]_OTERM2639\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2639\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[2]_OTERM2637\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2637\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[2]_OTERM2635\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2635\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[2]_OTERM2633\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2633\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[2]_OTERM2631\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2631\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[1]_OTERM2629\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2629\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[1]_OTERM2627\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2627\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[1]_OTERM2625\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2625\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[1]_OTERM2623\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2623\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[1]_OTERM2621\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2621\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[1]_OTERM2619\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2619\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[4]_OTERM2617\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2617\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[4]_OTERM2615\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2615\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[4]_OTERM2613\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2613\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[4]_OTERM2611\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2611\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[4]_OTERM2609\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2609\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[4]_OTERM2607\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2607\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[4]_OTERM2605\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2605\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[4]_OTERM2603\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2603\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[4]_OTERM2601\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2601\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[4]_OTERM2599\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2599\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[4]_OTERM2597\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2597\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[4]_OTERM2595\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2595\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[3]_OTERM2593\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2593\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[3]_OTERM2591\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2591\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[3]_OTERM2589\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2589\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[3]_OTERM2587\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2587\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[3]_OTERM2585\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2585\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[3]_OTERM2583\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2583\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[6]_OTERM2581\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2581\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[6]_OTERM2579\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2579\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[6]_OTERM2577\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2577\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[6]_OTERM2575\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2575\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[6]_OTERM2573\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2573\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[6]_OTERM2571\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2571\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[5]_OTERM2569\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2569\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[5]_OTERM2567\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2567\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[5]_OTERM2565\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2565\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[5]_OTERM2563\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2563\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[5]_OTERM2561\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2561\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[5]_OTERM2559\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2559\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[3]_OTERM2557\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2557\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[3]_OTERM2555\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2555\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[3]_OTERM2553\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2553\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[2]_OTERM2551\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2551\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[2]_OTERM2549\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2549\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[2]_OTERM2547\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2547\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[2]_OTERM2545\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2545\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[2]_OTERM2543\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2543\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[2]_OTERM2541\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2541\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[2]_OTERM2539\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2539\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[2]_OTERM2537\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2537\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[2]_OTERM2535\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2535\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[2]_OTERM2533\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2533\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[2]_OTERM2531\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2531\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[2]_OTERM2529\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2529\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[2]_OTERM2527\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2527\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[2]_OTERM2525\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2525\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[2]_OTERM2523\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2523\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[1]_OTERM2521\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2521\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[1]_OTERM2519\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2519\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[1]_OTERM2517\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2517\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[1]_OTERM2515\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2515\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[1]_OTERM2513\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2513\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[1]_OTERM2511\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2511\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[1]_OTERM2509\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2509\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[1]_OTERM2507\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2507\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[1]_OTERM2505\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2505\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[1]_OTERM2503\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2503\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[1]_OTERM2501\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2501\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[1]_OTERM2499\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2499\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[1]_OTERM2497\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2497\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[1]_OTERM2495\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2495\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[1]_OTERM2493\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2493\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[5]_OTERM2491\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2491\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[5]_OTERM2489\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2489\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[5]_OTERM2487\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2487\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[4]_OTERM2485\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2485\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[4]_OTERM2483\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2483\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[4]_OTERM2481\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2481\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[4]_OTERM2479\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2479\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[4]_OTERM2477\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2477\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[4]_OTERM2475\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2475\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[4]_OTERM2473\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2473\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[4]_OTERM2471\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2471\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[4]_OTERM2469\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2469\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[3]_OTERM2467\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2467\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[3]_OTERM2465\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2465\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[3]_OTERM2463\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2463\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[3]_OTERM2461\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2461\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[3]_OTERM2459\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2459\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[3]_OTERM2457\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2457\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[3]_OTERM2455\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2455\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[3]_OTERM2453\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2453\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[3]_OTERM2451\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2451\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[3]_OTERM2449\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2449\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[3]_OTERM2447\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2447\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[3]_OTERM2445\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2445\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[3]_OTERM2443\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2443\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[3]_OTERM2441\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2441\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[3]_OTERM2439\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2439\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[3]_OTERM2437\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2437\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[3]_OTERM2435\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2435\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[3]_OTERM2433\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2433\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[2]_OTERM2431\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2431\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[2]_OTERM2429\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2429\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[2]_OTERM2427\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2427\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[1]_OTERM2425\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2425\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[1]_OTERM2423\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2423\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[1]_OTERM2421\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2421\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[1]_OTERM2419\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2419\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[1]_OTERM2417\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2417\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[1]_OTERM2415\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2415\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[6]_OTERM2413\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2413\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[6]_OTERM2411\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2411\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[6]_OTERM2409\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2409\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[5]_OTERM2407\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2407\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[5]_OTERM2405\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2405\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[5]_OTERM2403\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2403\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[5]_OTERM2401\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2401\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[5]_OTERM2399\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2399\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[5]_OTERM2397\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2397\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[4]_OTERM2395\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2395\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[4]_OTERM2393\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2393\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[4]_OTERM2391\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2391\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[3]_OTERM2389\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2389\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[3]_OTERM2387\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2387\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[3]_OTERM2385\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2385\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[3]_OTERM2383\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2383\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[3]_OTERM2381\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2381\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[3]_OTERM2379\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2379\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[2]_OTERM2377\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2377\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[2]_OTERM2375\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2375\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[2]_OTERM2373\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2373\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[2]_OTERM2371\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2371\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[2]_OTERM2369\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2369\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[2]_OTERM2367\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2367\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[2]_OTERM2365\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2365\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[2]_OTERM2363\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2363\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[2]_OTERM2361\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2361\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[2]_OTERM2359\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2359\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[2]_OTERM2357\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2357\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[2]_OTERM2355\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2355\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[1]_OTERM2353\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2353\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[1]_OTERM2351\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2351\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[1]_OTERM2349\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2349\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[1]_OTERM2347\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2347\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[1]_OTERM2345\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2345\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[1]_OTERM2343\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2343\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[1]_OTERM2341\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2341\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[1]_OTERM2339\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2339\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[1]_OTERM2337\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2337\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[5]_OTERM2335\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2335\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[5]_OTERM2333\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2333\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[5]_OTERM2331\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2331\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[5]_OTERM2329\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2329\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[5]_OTERM2327\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2327\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[5]_OTERM2325\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2325\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[5]_OTERM2323\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2323\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[5]_OTERM2321\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2321\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[5]_OTERM2319\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2319\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[5]_OTERM2317\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2317\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[5]_OTERM2315\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2315\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[5]_OTERM2313\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2313\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[4]_OTERM2311\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2311\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[4]_OTERM2309\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2309\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[4]_OTERM2307\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2307\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[4]_OTERM2305\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2305\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[4]_OTERM2303\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2303\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[4]_OTERM2301\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2301\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[1]_OTERM2299\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2299\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[1]_OTERM2297\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2297\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[1]_OTERM2295\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2295\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[1]_OTERM2293\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2293\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[1]_OTERM2291\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2291\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[1]_OTERM2289\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2289\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[6]_OTERM2287\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2287\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[6]_OTERM2285\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2285\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[6]_OTERM2283\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2283\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[6]_OTERM2281\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2281\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[6]_OTERM2279\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2279\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[6]_OTERM2277\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2277\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[4]_OTERM2275\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2275\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[4]_OTERM2273\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2273\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[4]_OTERM2271\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2271\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[3]_OTERM2269\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2269\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[3]_OTERM2267\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2267\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[3]_OTERM2265\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2265\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[3]_OTERM2263\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2263\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[3]_OTERM2261\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2261\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[3]_OTERM2259\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2259\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[3]_OTERM2257\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2257\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[3]_OTERM2255\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2255\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[3]_OTERM2253\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2253\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[3]_OTERM2251\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2251\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[3]_OTERM2249\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2249\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[3]_OTERM2247\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2247\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[3]_OTERM2245\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2245\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[3]_OTERM2243\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2243\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[3]_OTERM2241\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2241\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[3]_OTERM2239\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2239\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[3]_OTERM2237\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2237\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[3]_OTERM2235\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2235\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[2]_OTERM2233\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2233\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[2]_OTERM2231\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2231\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[2]_OTERM2229\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2229\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[2]_OTERM2227\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2227\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[2]_OTERM2225\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2225\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[2]_OTERM2223\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2223\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[2]_OTERM2221\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2221\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[2]_OTERM2219\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2219\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[2]_OTERM2217\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2217\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[2]_OTERM2215\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2215\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[2]_OTERM2213\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2213\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[2]_OTERM2211\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2211\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[2]_OTERM2209\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2209\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[2]_OTERM2207\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2207\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[2]_OTERM2205\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2205\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[2]_OTERM2203\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2203\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[2]_OTERM2201\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2201\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[2]_OTERM2199\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2199\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[2]_OTERM2197\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2197\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[2]_OTERM2195\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2195\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[2]_OTERM2193\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2193\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[1]_OTERM2191\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2191\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[1]_OTERM2189\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2189\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[1]_OTERM2187\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2187\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[1]_OTERM2185\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2185\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[1]_OTERM2183\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2183\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[1]_OTERM2181\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2181\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[1]_OTERM2179\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2179\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[1]_OTERM2177\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2177\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[1]_OTERM2175\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2175\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[6]_OTERM2173\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2173\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[6]_OTERM2171\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2171\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[6]_OTERM2169\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2169\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[6]_OTERM2167\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2167\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[6]_OTERM2165\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2165\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[6]_OTERM2163\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2163\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[6]_OTERM2161\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2161\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[6]_OTERM2159\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2159\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[6]_OTERM2157\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2157\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[5]_OTERM2155\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2155\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[5]_OTERM2153\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2153\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[5]_OTERM2151\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2151\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[5]_OTERM2149\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2149\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[5]_OTERM2147\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2147\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[5]_OTERM2145\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2145\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[5]_OTERM2143\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2143\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[5]_OTERM2141\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2141\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[5]_OTERM2139\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2139\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[5]_OTERM2137\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2137\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[5]_OTERM2135\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2135\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[5]_OTERM2133\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2133\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[4]_OTERM2131\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2131\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[4]_OTERM2129\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2129\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[4]_OTERM2127\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2127\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[4]_OTERM2125\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2125\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[4]_OTERM2123\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2123\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[4]_OTERM2121\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2121\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[4]_OTERM2119\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2119\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[4]_OTERM2117\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2117\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[4]_OTERM2115\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2115\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[4]_OTERM2113\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2113\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[4]_OTERM2111\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2111\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[4]_OTERM2109\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2109\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[4]_OTERM2107\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2107\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[4]_OTERM2105\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2105\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[4]_OTERM2103\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2103\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[4]_OTERM2101\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2101\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[4]_OTERM2099\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2099\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[4]_OTERM2097\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2097\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[4]_OTERM2095\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2095\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[4]_OTERM2093\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2093\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[4]_OTERM2091\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2091\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[4]_OTERM2089\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2089\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[4]_OTERM2087\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2087\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[4]_OTERM2085\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2085\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[3]_OTERM2083\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2083\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[3]_OTERM2081\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2081\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[3]_OTERM2079\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2079\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[3]_OTERM2077\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2077\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[3]_OTERM2075\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2075\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[3]_OTERM2073\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2073\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[3]_OTERM2071\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2071\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[3]_OTERM2069\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2069\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[3]_OTERM2067\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2067\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[3]_OTERM2065\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2065\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[3]_OTERM2063\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2063\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[3]_OTERM2061\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2061\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[2]_OTERM2059\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2059\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[2]_OTERM2057\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2057\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[2]_OTERM2055\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2055\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[2]_OTERM2053\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2053\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[2]_OTERM2051\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2051\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[2]_OTERM2049\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2049\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[1]_OTERM2047\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2047\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[1]_OTERM2045\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2045\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[1]_OTERM2043\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2043\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[1]_OTERM2041\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2041\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[1]_OTERM2039\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2039\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[1]_OTERM2037\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2037\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[2]_OTERM2035\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2035\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[2]_OTERM2033\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2033\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[2]_OTERM2031\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2031\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[2]_OTERM2029\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2029\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[2]_OTERM2027\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2027\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[2]_OTERM2025\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2025\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[2]_OTERM2023\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2023\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[2]_OTERM2021\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2021\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[2]_OTERM2019\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2019\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[1]_OTERM2017\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2017\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[1]_OTERM2015\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2015\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[1]_OTERM2013\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2013\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[1]_OTERM2011\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2011\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[1]_OTERM2009\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2009\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[1]_OTERM2007\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2007\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[6]_OTERM2005\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2005\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[6]_OTERM2003\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2003\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[6]_OTERM2001\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2001\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[6]_OTERM1999\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1999\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[6]_OTERM1997\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1997\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[6]_OTERM1995\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1995\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[5]_OTERM1993\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1993\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[5]_OTERM1991\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1991\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[5]_OTERM1989\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1989\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[5]_OTERM1987\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1987\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[5]_OTERM1985\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1985\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[5]_OTERM1983\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1983\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[1]_OTERM1981\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1981\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[1]_OTERM1979\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1979\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[1]_OTERM1977\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1977\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[1]_OTERM1975\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1975\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[1]_OTERM1973\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1973\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[1]_OTERM1971\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1971\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[6]_OTERM1969\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1969\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[6]_OTERM1967\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1967\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[6]_OTERM1965\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1965\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[6]_OTERM1963\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1963\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[6]_OTERM1961\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1961\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[6]_OTERM1959\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1959\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[4]_OTERM1957\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1957\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[4]_OTERM1955\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1955\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[4]_OTERM1953\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1953\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[4]_OTERM1951\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1951\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[4]_OTERM1949\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1949\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[4]_OTERM1947\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1947\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[3]_OTERM1945\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1945\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[3]_OTERM1943\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1943\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[3]_OTERM1941\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1941\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[3]_OTERM1939\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1939\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[3]_OTERM1937\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1937\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[3]_OTERM1935\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1935\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[3]_OTERM1933\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1933\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[3]_OTERM1931\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1931\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[3]_OTERM1929\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1929\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[3]_OTERM1927\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1927\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[3]_OTERM1925\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1925\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[3]_OTERM1923\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1923\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[2]_OTERM1921\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1921\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[2]_OTERM1919\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1919\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[2]_OTERM1917\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1917\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[6]_OTERM1915\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1915\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[6]_OTERM1913\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1913\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[6]_OTERM1911\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1911\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[5]_OTERM1909\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1909\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[5]_OTERM1907\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1907\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[5]_OTERM1905\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1905\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[5]_OTERM1903\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1903\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[5]_OTERM1901\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1901\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[5]_OTERM1899\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1899\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[5]_OTERM1897\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1897\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[5]_OTERM1895\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1895\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[5]_OTERM1893\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1893\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[4]_OTERM1891\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1891\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[4]_OTERM1889\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1889\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[4]_OTERM1887\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1887\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[4]_OTERM1885\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1885\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[4]_OTERM1883\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1883\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[4]_OTERM1881\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1881\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[4]_OTERM1879\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1879\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[4]_OTERM1877\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1877\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[4]_OTERM1875\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1875\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[4]_OTERM1873\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1873\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[4]_OTERM1871\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1871\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[4]_OTERM1869\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1869\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[3]_OTERM1867\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1867\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[3]_OTERM1865\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1865\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[3]_OTERM1863\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1863\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[3]_OTERM1861\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1861\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[3]_OTERM1859\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1859\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[3]_OTERM1857\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1857\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[3]_OTERM1855\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1855\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[3]_OTERM1853\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1853\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[3]_OTERM1851\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1851\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[2]_OTERM1849\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1849\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[2]_OTERM1847\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1847\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[2]_OTERM1845\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1845\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[2]_OTERM1843\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1843\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[2]_OTERM1841\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1841\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[2]_OTERM1839\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1839\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[1]_OTERM1837\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1837\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[1]_OTERM1835\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1835\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[1]_OTERM1833\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1833\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[6]_OTERM1831\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1831\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[6]_OTERM1829\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1829\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[6]_OTERM1827\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1827\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[6]_OTERM1825\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1825\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[6]_OTERM1823\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1823\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[6]_OTERM1821\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1821\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[6]_OTERM1819\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1819\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[6]_OTERM1817\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1817\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[6]_OTERM1815\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1815\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[5]_OTERM1813\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1813\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[5]_OTERM1811\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1811\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[5]_OTERM1809\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1809\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[5]_OTERM1807\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1807\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[5]_OTERM1805\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1805\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[5]_OTERM1803\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1803\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[5]_OTERM1801\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1801\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[5]_OTERM1799\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1799\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[5]_OTERM1797\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1797\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[5]_OTERM1795\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1795\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[5]_OTERM1793\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1793\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[5]_OTERM1791\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1791\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[5]_OTERM1789\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1789\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[5]_OTERM1787\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1787\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[5]_OTERM1785\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1785\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[5]_OTERM1783\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1783\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[5]_OTERM1781\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1781\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[5]_OTERM1779\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1779\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[4]_OTERM1777\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1777\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[4]_OTERM1775\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1775\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[4]_OTERM1773\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1773\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[4]_OTERM1771\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1771\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[4]_OTERM1769\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1769\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[4]_OTERM1767\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1767\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[4]_OTERM1765\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1765\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[4]_OTERM1763\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1763\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[4]_OTERM1761\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1761\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[4]_OTERM1759\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1759\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[4]_OTERM1757\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1757\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[4]_OTERM1755\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1755\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[3]_OTERM1753\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1753\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[3]_OTERM1751\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1751\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[3]_OTERM1749\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1749\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[3]_OTERM1747\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1747\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[3]_OTERM1745\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1745\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[3]_OTERM1743\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1743\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[2]_OTERM1741\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1741\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[2]_OTERM1739\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1739\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[2]_OTERM1737\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1737\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[2]_OTERM1735\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1735\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[2]_OTERM1733\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1733\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[2]_OTERM1731\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1731\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[1]_OTERM1729\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1729\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[1]_OTERM1727\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1727\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[1]_OTERM1725\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1725\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[6]_OTERM1723\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1723\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[6]_OTERM1721\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1721\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[6]_OTERM1719\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1719\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[6]_OTERM1717\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1717\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[6]_OTERM1715\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1715\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[6]_OTERM1713\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1713\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[3]_OTERM1711\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1711\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[3]_OTERM1709\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1709\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[3]_OTERM1707\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1707\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[3]_OTERM1705\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1705\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[3]_OTERM1703\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1703\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[3]_OTERM1701\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1701\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[3]_OTERM1699\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1699\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[3]_OTERM1697\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1697\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[3]_OTERM1695\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1695\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[2]_OTERM1693\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1693\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[2]_OTERM1691\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1691\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[2]_OTERM1689\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1689\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[2]_OTERM1687\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1687\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[2]_OTERM1685\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1685\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[2]_OTERM1683\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1683\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[2]_OTERM1681\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1681\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[2]_OTERM1679\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1679\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[2]_OTERM1677\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1677\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[2]_OTERM1675\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1675\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[2]_OTERM1673\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1673\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[2]_OTERM1671\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1671\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[1]_OTERM1669\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1669\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[1]_OTERM1667\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1667\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[1]_OTERM1665\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1665\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[1]_OTERM1663\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1663\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[1]_OTERM1661\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1661\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[1]_OTERM1659\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1659\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[5]_OTERM1657\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1657\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[5]_OTERM1655\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1655\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[5]_OTERM1653\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1653\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[5]_OTERM1651\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1651\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[5]_OTERM1649\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1649\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[5]_OTERM1647\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1647\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[5]_OTERM1645\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1645\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[5]_OTERM1643\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1643\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[5]_OTERM1641\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1641\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[5]_OTERM1639\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1639\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[5]_OTERM1637\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1637\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[5]_OTERM1635\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1635\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[4]_OTERM1633\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1633\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[4]_OTERM1631\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1631\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[4]_OTERM1629\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1629\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[4]_OTERM1627\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1627\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[4]_OTERM1625\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1625\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[4]_OTERM1623\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1623\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[4]_OTERM1621\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1621\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[4]_OTERM1619\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1619\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[4]_OTERM1617\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1617\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[4]_OTERM1615\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1615\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[4]_OTERM1613\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1613\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[4]_OTERM1611\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1611\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[4]_OTERM1609\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1609\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[4]_OTERM1607\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1607\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[4]_OTERM1605\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1605\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[3]_OTERM1603\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1603\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[3]_OTERM1601\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1601\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[3]_OTERM1599\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1599\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[3]_OTERM1597\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1597\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[3]_OTERM1595\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1595\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[3]_OTERM1593\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1593\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[3]_OTERM1591\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1591\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[3]_OTERM1589\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1589\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[3]_OTERM1587\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1587\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[2]_OTERM1585\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1585\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[2]_OTERM1583\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1583\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[2]_OTERM1581\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1581\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[6]_OTERM1579\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1579\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[6]_OTERM1577\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1577\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[6]_OTERM1575\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1575\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[6]_OTERM1573\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1573\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[6]_OTERM1571\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1571\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[6]_OTERM1569\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1569\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[6]_OTERM1567\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1567\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[6]_OTERM1565\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1565\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[6]_OTERM1563\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1563\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[5]_OTERM1561\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1561\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[5]_OTERM1559\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1559\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[5]_OTERM1557\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1557\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[5]_OTERM1555\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1555\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[5]_OTERM1553\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1553\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[5]_OTERM1551\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1551\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[4]_OTERM1549\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1549\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[4]_OTERM1547\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1547\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[4]_OTERM1545\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1545\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[4]_OTERM1543\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1543\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[4]_OTERM1541\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1541\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[4]_OTERM1539\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1539\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[3]_OTERM1537\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1537\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[3]_OTERM1535\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1535\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[3]_OTERM1533\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1533\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[3]_OTERM1531\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1531\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[3]_OTERM1529\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1529\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[3]_OTERM1527\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1527\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[6]_OTERM1525\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1525\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[6]_OTERM1523\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1523\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[6]_OTERM1521\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1521\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[6]_OTERM1519\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1519\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[6]_OTERM1517\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1517\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[6]_OTERM1515\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1515\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[6]_OTERM1513\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1513\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[6]_OTERM1511\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1511\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[6]_OTERM1509\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1509\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[6]_OTERM1507\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1507\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[6]_OTERM1505\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1505\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[6]_OTERM1503\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1503\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[6]_OTERM1501\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1501\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[6]_OTERM1499\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1499\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[6]_OTERM1497\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1497\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[6]_OTERM1495\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1495\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[6]_OTERM1493\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1493\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[6]_OTERM1491\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1491\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[5]_OTERM1489\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1489\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[5]_OTERM1487\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1487\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[5]_OTERM1485\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1485\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[5]_OTERM1483\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1483\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[5]_OTERM1481\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1481\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[5]_OTERM1479\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1479\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[5]_OTERM1477\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1477\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[5]_OTERM1475\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1475\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[5]_OTERM1473\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1473\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[5]_OTERM1471\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1471\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[5]_OTERM1469\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1469\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[5]_OTERM1467\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1467\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[4]_OTERM1465\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1465\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[4]_OTERM1463\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1463\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[4]_OTERM1461\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1461\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[4]_OTERM1459\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1459\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[4]_OTERM1457\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1457\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[4]_OTERM1455\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1455\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[2]_OTERM1453\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1453\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[2]_OTERM1451\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1451\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[2]_OTERM1449\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1449\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[1]_OTERM1447\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1447\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[1]_OTERM1445\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1445\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[1]_OTERM1443\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1443\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[6]_OTERM1441\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1441\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[6]_OTERM1439\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1439\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[6]_OTERM1437\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1437\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[6]_OTERM1435\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1435\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[6]_OTERM1433\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1433\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[6]_OTERM1431\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1431\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[6]_OTERM1429\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1429\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[6]_OTERM1427\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1427\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[6]_OTERM1425\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1425\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[5]_OTERM1423\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1423\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[5]_OTERM1421\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1421\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[5]_OTERM1419\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1419\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[5]_OTERM1417\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1417\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[5]_OTERM1415\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1415\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[5]_OTERM1413\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1413\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[5]_OTERM1411\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1411\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[5]_OTERM1409\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1409\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[5]_OTERM1407\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1407\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[5]_OTERM1405\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1405\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[5]_OTERM1403\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1403\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[5]_OTERM1401\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1401\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[4]_OTERM1399\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1399\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[4]_OTERM1397\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1397\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[4]_OTERM1395\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1395\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[4]_OTERM1393\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1393\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[4]_OTERM1391\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1391\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[4]_OTERM1389\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1389\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[4]_OTERM1387\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1387\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[4]_OTERM1385\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1385\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[4]_OTERM1383\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1383\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[4]_OTERM1381\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1381\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[4]_OTERM1379\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1379\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[4]_OTERM1377\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1377\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[3]_OTERM1375\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1375\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[3]_OTERM1373\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1373\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[3]_OTERM1371\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1371\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[3]_OTERM1369\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1369\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[3]_OTERM1367\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1367\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[3]_OTERM1365\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1365\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[3]_OTERM1363\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1363\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[3]_OTERM1361\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1361\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[3]_OTERM1359\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1359\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[3]_OTERM1357\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1357\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[3]_OTERM1355\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1355\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[3]_OTERM1353\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1353\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[3]_OTERM1351\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1351\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[3]_OTERM1349\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1349\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[3]_OTERM1347\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1347\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[2]_OTERM1345\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1345\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[2]_OTERM1343\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1343\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[2]_OTERM1341\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1341\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[2]_OTERM1339\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1339\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[2]_OTERM1337\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1337\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[2]_OTERM1335\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1335\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[6]_OTERM1333\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1333\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[6]_OTERM1331\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1331\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[6]_OTERM1329\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1329\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[5]_OTERM1327\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1327\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[5]_OTERM1325\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1325\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[5]_OTERM1323\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1323\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[4]_OTERM1321\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1321\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[4]_OTERM1319\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1319\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[4]_OTERM1317\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1317\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[4]_OTERM1315\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1315\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[4]_OTERM1313\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1313\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[4]_OTERM1311\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1311\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[6]_OTERM1309\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1309\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[6]_OTERM1307\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1307\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[6]_OTERM1305\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1305\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[6]_OTERM1303\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1303\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[6]_OTERM1301\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1301\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[6]_OTERM1299\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1299\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[5]_OTERM1297\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1297\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[5]_OTERM1295\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1295\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[5]_OTERM1293\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1293\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[5]_OTERM1291\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1291\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[5]_OTERM1289\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1289\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[5]_OTERM1287\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1287\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[4]_OTERM1285\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1285\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[4]_OTERM1283\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1283\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[4]_OTERM1281\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1281\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[4]_OTERM1279\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1279\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[4]_OTERM1277\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1277\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[4]_OTERM1275\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1275\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[6]_OTERM1273\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1273\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[6]_OTERM1271\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1271\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[6]_OTERM1269\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1269\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[6]_OTERM1267\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1267\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[6]_OTERM1265\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1265\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[6]_OTERM1263\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1263\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[6]_OTERM1261\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1261\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[6]_OTERM1259\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1259\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[6]_OTERM1257\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1257\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[6]_OTERM1255\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1255\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[6]_OTERM1253\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1253\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[6]_OTERM1251\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1251\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[5]_OTERM1249\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1249\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[5]_OTERM1247\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1247\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[5]_OTERM1245\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1245\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[5]_OTERM1243\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1243\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[5]_OTERM1241\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1241\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[5]_OTERM1239\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1239\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[3]_OTERM1237\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1237\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[3]_OTERM1235\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1235\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[3]_OTERM1233\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1233\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[2]_OTERM1231\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1231\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[2]_OTERM1229\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1229\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[2]_OTERM1227\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1227\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1225\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1223\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1221\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1221\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1219\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1217\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1217\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1215\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1215\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1213\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[6]_OTERM1211\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1211\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[6]_OTERM1209\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1209\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[6]_OTERM1207\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1207\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[6]_OTERM1205\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1205\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[6]_OTERM1203\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1203\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[6]_OTERM1201\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1201\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[6]_OTERM1199\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1199\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[6]_OTERM1197\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1197\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[6]_OTERM1195\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1195\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[6]_OTERM1193\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1193\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[6]_OTERM1191\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1191\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[6]_OTERM1189\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1189\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[6]_OTERM1187\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1187\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[6]_OTERM1185\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1185\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[6]_OTERM1183\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1183\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[5]_OTERM1181\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1181\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[5]_OTERM1179\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1179\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[5]_OTERM1177\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1177\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[5]_OTERM1175\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1175\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[5]_OTERM1173\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1173\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[5]_OTERM1171\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1171\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[5]_OTERM1169\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1169\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[5]_OTERM1167\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1167\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[5]_OTERM1165\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1165\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[5]_OTERM1163\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1163\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[5]_OTERM1161\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1161\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[5]_OTERM1159\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1159\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[5]_OTERM1157\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1157\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[5]_OTERM1155\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1155\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[5]_OTERM1153\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1153\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[5]_OTERM1151\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1151\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[5]_OTERM1149\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1149\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[5]_OTERM1147\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1147\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[4]_OTERM1145\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1145\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[4]_OTERM1143\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1143\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[4]_OTERM1141\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1141\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[4]_OTERM1139\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1139\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[4]_OTERM1137\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1137\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[4]_OTERM1135\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1135\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[4]_OTERM1133\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1133\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[4]_OTERM1131\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1131\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[4]_OTERM1129\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1129\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[4]_OTERM1127\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1127\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[4]_OTERM1125\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1125\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[4]_OTERM1123\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1123\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[4]_OTERM1121\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1121\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[4]_OTERM1119\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1119\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[4]_OTERM1117\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1117\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[3]_OTERM1115\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1115\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[3]_OTERM1113\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1113\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[3]_OTERM1111\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1111\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[3]_OTERM1109\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1109\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[3]_OTERM1107\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1107\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[3]_OTERM1105\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1105\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[6]_OTERM1103\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1103\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[6]_OTERM1101\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1101\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[6]_OTERM1099\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1099\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[6]_OTERM1097\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1097\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[6]_OTERM1095\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1095\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[6]_OTERM1093\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1093\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[5]_OTERM1091\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1091\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[5]_OTERM1089\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1089\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[5]_OTERM1087\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1087\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[5]_OTERM1085\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1085\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[5]_OTERM1083\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1083\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[5]_OTERM1081\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1081\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1079\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1077\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1075\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1073\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1073\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1071\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1071\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1069\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1069\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1067\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1065\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1063\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1061\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1059\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1059\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1057\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1057\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1055\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1055\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1053\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[4]_OTERM1051\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1051\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[4]_OTERM1049\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1049\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[4]_OTERM1047\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1047\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[3]_OTERM1045\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1045\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[3]_OTERM1043\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1043\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[3]_OTERM1041\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1041\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1039\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1037\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1035\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1033\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1033\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1031\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1031\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1029\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1029\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1027\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[6]_OTERM1025\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1025\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[6]_OTERM1023\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1023\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[6]_OTERM1021\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1021\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[6]_OTERM1019\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1019\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[6]_OTERM1017\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1017\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[6]_OTERM1015\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1015\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[6]_OTERM1013\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1013\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[6]_OTERM1011\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1011\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[6]_OTERM1009\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1009\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[6]_OTERM1007\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1007\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[6]_OTERM1005\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1005\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[6]_OTERM1003\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1003\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[6]_OTERM1001\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM1001\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[6]_OTERM999\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM999\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[6]_OTERM997\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM997\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[6]_OTERM995\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM995\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[6]_OTERM993\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM993\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[6]_OTERM991\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM991\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[6]_OTERM989\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM989\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[6]_OTERM987\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM987\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[6]_OTERM985\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM985\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[6]_OTERM983\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM983\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[6]_OTERM981\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM981\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[6]_OTERM979\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM979\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[5]_OTERM977\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM977\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[5]_OTERM975\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM975\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[5]_OTERM973\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM973\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[5]_OTERM971\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM971\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[5]_OTERM969\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM969\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[5]_OTERM967\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM967\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[5]_OTERM965\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM965\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[5]_OTERM963\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM963\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[5]_OTERM961\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM961\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[5]_OTERM959\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM959\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[5]_OTERM957\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM957\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[5]_OTERM955\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM955\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[5]_OTERM953\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM953\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[5]_OTERM951\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM951\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[5]_OTERM949\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM949\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[4]_OTERM947\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM947\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[4]_OTERM945\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM945\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[4]_OTERM943\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM943\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[4]_OTERM941\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM941\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[4]_OTERM939\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM939\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[4]_OTERM937\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM937\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[6]_OTERM935\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM935\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[6]_OTERM933\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM933\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[6]_OTERM931\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM931\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[6]_OTERM929\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM929\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[6]_OTERM927\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM927\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[6]_OTERM925\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM925\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM923\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM921\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM919\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM917\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM917\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM915\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM915\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM913\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM913\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM911\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM909\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM907\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM905\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM903\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM903\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM901\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM901\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM899\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM899\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM897\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[5]_OTERM895\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM895\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[5]_OTERM893\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM893\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[5]_OTERM891\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM891\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[4]_OTERM889\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM889\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[4]_OTERM887\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM887\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[4]_OTERM885\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM885\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM883\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM881\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM879\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM877\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM877\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM875\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM875\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM873\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM873\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM871\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM869\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM867\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM865\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM863\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM863\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM861\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM861\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM859\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM859\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM857\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM855\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM853\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM851\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM849\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM849\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM847\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM847\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM845\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM845\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM843\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM841\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM839\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM837\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM835\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM835\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM833\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM833\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM831\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM831\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM829\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM827\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM825\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM823\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM821\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM821\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM819\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM819\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM817\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM817\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM815\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM813\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM811\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM809\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM807\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM807\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM805\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM805\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM803\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM803\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM801\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM799\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM797\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM795\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM793\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM793\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM791\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM791\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM789\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM789\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM787\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[6]_OTERM785\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM785\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[6]_OTERM783\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM783\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[6]_OTERM781\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM781\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[6]_OTERM779\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM779\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[6]_OTERM777\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM777\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[6]_OTERM775\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM775\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[6]_OTERM773\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM773\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[6]_OTERM771\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM771\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[6]_OTERM769\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM769\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[6]_OTERM767\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM767\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[6]_OTERM765\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM765\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[6]_OTERM763\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM763\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[6]_OTERM761\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM761\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[6]_OTERM759\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM759\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[6]_OTERM757\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM757\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[5]_OTERM755\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM755\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[5]_OTERM753\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM753\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[5]_OTERM751\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM751\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[5]_OTERM749\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM749\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[5]_OTERM747\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM747\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[5]_OTERM745\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM745\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[6]_OTERM743\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM743\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[6]_OTERM741\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM741\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[6]_OTERM739\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM739\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[5]_OTERM737\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM737\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[5]_OTERM735\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM735\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[5]_OTERM733\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM733\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM731\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM729\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM727\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM725\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM725\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM723\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM723\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM721\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM721\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM719\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM717\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM715\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM713\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM711\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM711\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM709\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM709\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM707\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM707\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM705\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM703\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM701\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM699\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM697\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM697\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM695\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM695\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM693\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM693\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM691\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM689\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM687\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM685\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM683\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM683\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM681\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM681\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM679\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM679\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM677\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM675\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM673\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM671\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM669\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM669\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM667\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM667\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM665\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM665\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM663\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM661\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM659\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM657\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM655\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM655\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM653\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM653\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM651\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM651\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM649\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[6]_OTERM647\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM647\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[6]_OTERM645\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM645\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[6]_OTERM643\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM643\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[6]_OTERM641\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM641\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[6]_OTERM639\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM639\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[6]_OTERM637\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM637\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM635\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM633\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM631\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM629\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM629\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM627\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM627\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM625\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM625\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM623\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[6]_OTERM621\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM621\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[6]_OTERM619\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM619\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[6]_OTERM617\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM617\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM615\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM613\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM611\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM609\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM609\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM607\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM607\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM605\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM605\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM603\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM601\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM599\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM597\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM595\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM595\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM593\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM593\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM591\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM591\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM589\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM587\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM585\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM583\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM581\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM581\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM579\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM579\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM577\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM577\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM575\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM573\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM571\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM569\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM567\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM567\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM565\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM565\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM563\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM563\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM561\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM559\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM557\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM555\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM553\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM553\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM551\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM551\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM549\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM549\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM547\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM545\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM543\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM541\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM539\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM539\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM537\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM537\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM535\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM535\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM533\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM531\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM529\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM527\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM525\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM525\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM523\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM523\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM521\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM521\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM519\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM517\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM515\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM513\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM511\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM511\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM509\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM509\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM507\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM507\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM505\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM503\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM501\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM499\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM497\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM497\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM495\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM495\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM493\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM493\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM491\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM489\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM487\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM485\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM483\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM483\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM481\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM481\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM479\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM479\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM477\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM475\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM473\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM471\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM469\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM469\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM467\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM467\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM465\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM465\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM463\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM461\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM459\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM457\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM455\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM455\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM453\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM453\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM451\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM451\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM449\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM447\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM445\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM443\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM441\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM441\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM439\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM439\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM437\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM437\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM435\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM433\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM431\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM429\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM427\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM427\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM425\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM425\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM423\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM423\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM421\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM419\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM417\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM415\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM413\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM413\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM411\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM411\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM409\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM409\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM407\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM405\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM403\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM401\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM399\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM399\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM397\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM397\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM395\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM395\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM393\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM391\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM389\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM387\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM385\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM385\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM383\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM383\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM381\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM381\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM379\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM377\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM375\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM373\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM371\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM371\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM369\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM369\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM367\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM367\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM365\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM363\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM361\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM359\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM357\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM357\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM355\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM355\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM353\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM353\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM351\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM349\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM347\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM345\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM343\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM343\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM341\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM341\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM339\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM339\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM337\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM335\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM333\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM331\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM329\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM329\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM327\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM327\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM325\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM325\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM323\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM321\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM319\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM317\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM315\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM315\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM313\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM313\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM311\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM311\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM309\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM307\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM305\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM303\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM301\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM301\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM299\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM299\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM297\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM297\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM295\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM293\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM291\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM289\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM287\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM287\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM285\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM285\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM283\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM283\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM281\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM279\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM277\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM275\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM273\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM273\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM271\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM271\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM269\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM269\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM267\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM265\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM263\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM261\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM259\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM259\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM257\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM257\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM255\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM255\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM253\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM251\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM249\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM247\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM245\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM245\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM243\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM243\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM241\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM241\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM239\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM237\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM235\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM233\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM231\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM231\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM229\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM229\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM227\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM227\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM225\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM223\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM221\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM219\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM217\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM217\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM215\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM215\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM213\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM213\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM211\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM209\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM207\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM205\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM203\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM203\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM201\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM201\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM199\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM199\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM197\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM195\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM193\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM191\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM189\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM189\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM187\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM187\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM185\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM185\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM183\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM181\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM179\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM177\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM175\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM175\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM173\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM173\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM171\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM171\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM169\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM167\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM165\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM163\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM161\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM161\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM159\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM159\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM157\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM157\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM155\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM153\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM151\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM149\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM147\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM147\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM145\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM145\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM143\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM143\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM141\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM139\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM137\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM135\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM133\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM133\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM131\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM131\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM129\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM129\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM127\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM125\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM123\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM121\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM119\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM119\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM117\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM117\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM115\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM115\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM113\ <= NOT \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM111\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM109\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM107\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM105\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM105\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM103\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM103\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM101\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM101\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM99\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM97\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM95\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM93\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM91\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM91\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM89\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM89\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM87\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM87\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM85\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM83\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM81\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM79\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM77\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM77\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM75\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM75\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM73\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM73\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM71\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM69\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM67\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM65\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM63\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM63\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM61\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM61\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM59\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM59\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM57\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM55\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM53\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM51\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM49\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM49\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM47\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM47\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM45\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM45\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM43\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM41\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM39\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM37\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM35\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM35\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM33\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM33\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM31\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM31\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM29\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM27\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM25\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM23\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM21\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM21\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM19\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM19\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM17\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM17\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM15\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM13\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM11\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM9\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM7\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM7\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM5\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM5\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM3\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM3\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM1\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\;
\ALT_INV_ClockIn~inputCLKENA0_outclk\ <= NOT \ClockIn~inputCLKENA0_outclk\;
\ALT_INV_ClockIn~input_o\ <= NOT \ClockIn~input_o\;
\inst5|ALT_INV_PCOut\(11) <= NOT \inst5|PCOut\(11);
\inst5|ALT_INV_PCOut\(10) <= NOT \inst5|PCOut\(10);
\inst5|ALT_INV_PCOut\(9) <= NOT \inst5|PCOut\(9);
\inst5|ALT_INV_PCOut\(8) <= NOT \inst5|PCOut\(8);
\inst5|ALT_INV_PCOut\(7) <= NOT \inst5|PCOut\(7);
\inst5|ALT_INV_PCOut\(6) <= NOT \inst5|PCOut\(6);
\inst5|ALT_INV_PCOut\(5) <= NOT \inst5|PCOut\(5);
\inst5|ALT_INV_PCOut\(4) <= NOT \inst5|PCOut\(4);
\inst5|ALT_INV_PCOut\(3) <= NOT \inst5|PCOut\(3);
\inst5|ALT_INV_PCOut\(2) <= NOT \inst5|PCOut\(2);
\inst5|ALT_INV_PCOut\(1) <= NOT \inst5|PCOut\(1);
\inst5|ALT_INV_EQ_LAT~combout\ <= NOT \inst5|EQ_LAT~combout\;
\inst5|ALT_INV_PCOut\(0) <= NOT \inst5|PCOut\(0);
\inst5|ALT_INV_Mux41~0_combout\ <= NOT \inst5|Mux41~0_combout\;
\inst5|ALT_INV_Mux40~0_combout\ <= NOT \inst5|Mux40~0_combout\;
\inst5|ALT_INV_Mux39~0_combout\ <= NOT \inst5|Mux39~0_combout\;
\inst5|ALT_INV_Mux38~0_combout\ <= NOT \inst5|Mux38~0_combout\;
\inst5|ALT_INV_Mux37~0_combout\ <= NOT \inst5|Mux37~0_combout\;
\inst5|ALT_INV_Mux36~0_combout\ <= NOT \inst5|Mux36~0_combout\;
\inst5|ALT_INV_Mux35~0_combout\ <= NOT \inst5|Mux35~0_combout\;
\inst5|ALT_INV_Mux34~0_combout\ <= NOT \inst5|Mux34~0_combout\;
\inst5|ALT_INV_Mux33~0_combout\ <= NOT \inst5|Mux33~0_combout\;
\inst5|ALT_INV_Mux32~0_combout\ <= NOT \inst5|Mux32~0_combout\;
\inst5|ALT_INV_Mux31~0_combout\ <= NOT \inst5|Mux31~0_combout\;
\inst5|ALT_INV_Mux29~0_combout\ <= NOT \inst5|Mux29~0_combout\;
\inst1|ALT_INV_Equal1~3_combout\ <= NOT \inst1|Equal1~3_combout\;
\inst1|ALT_INV_Equal1~2_combout\ <= NOT \inst1|Equal1~2_combout\;
\inst1|ALT_INV_Equal1~1_combout\ <= NOT \inst1|Equal1~1_combout\;
\inst1|ALT_INV_Equal1~0_combout\ <= NOT \inst1|Equal1~0_combout\;
\inst5|ALT_INV_Mux30~0_combout\ <= NOT \inst5|Mux30~0_combout\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1061~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM879~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM837~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM811~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM797~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797~DUPLICATE_q\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM727~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM715~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM705~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705~DUPLICATE_q\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM691~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM677~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM671~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671~DUPLICATE_q\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM623~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623~DUPLICATE_q\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM603~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603~DUPLICATE_q\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM597~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM569~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM561~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561~DUPLICATE_q\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM555~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM527~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527~DUPLICATE_q\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM515~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM505~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505~DUPLICATE_q\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM489~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM457~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM443~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM433~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM421~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM407~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407~DUPLICATE_q\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM379~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379~DUPLICATE_q\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM365~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365~DUPLICATE_q\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM351~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM331~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM323~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM295~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295~DUPLICATE_q\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM225~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225~DUPLICATE_q\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM211~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM169~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM163~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM149~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM85~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM79~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79~DUPLICATE_q\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM43~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43~DUPLICATE_q\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM41~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM29~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29~DUPLICATE_q\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM11~DUPLICATE_q\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\;
\inst|PC_register_R|ALT_INV_Q[1]_OTERM3659\ <= NOT \inst|PC_register_R|Q[1]_OTERM3659\;
\inst|PC_register_R|ALT_INV_Q[1]_OTERM3657\ <= NOT \inst|PC_register_R|Q[1]_OTERM3657\;
\inst|PC_register_R|ALT_INV_Q[2]_OTERM3655\ <= NOT \inst|PC_register_R|Q[2]_OTERM3655\;
\inst|PC_register_R|ALT_INV_Q[2]_OTERM3653\ <= NOT \inst|PC_register_R|Q[2]_OTERM3653\;
\inst|PC_register_R|ALT_INV_Q[3]_OTERM3651\ <= NOT \inst|PC_register_R|Q[3]_OTERM3651\;
\inst|PC_register_R|ALT_INV_Q[3]_OTERM3649\ <= NOT \inst|PC_register_R|Q[3]_OTERM3649\;
\inst|PC_register_R|ALT_INV_Q[4]_OTERM3647\ <= NOT \inst|PC_register_R|Q[4]_OTERM3647\;
\inst|PC_register_R|ALT_INV_Q[4]_OTERM3645\ <= NOT \inst|PC_register_R|Q[4]_OTERM3645\;
\inst|PC_register_R|ALT_INV_Q[5]_OTERM3643\ <= NOT \inst|PC_register_R|Q[5]_OTERM3643\;
\inst|PC_register_R|ALT_INV_Q[5]_OTERM3641\ <= NOT \inst|PC_register_R|Q[5]_OTERM3641\;
\inst|PC_register_R|ALT_INV_Q[6]_OTERM3639\ <= NOT \inst|PC_register_R|Q[6]_OTERM3639\;
\inst|PC_register_R|ALT_INV_Q[6]_OTERM3637\ <= NOT \inst|PC_register_R|Q[6]_OTERM3637\;
\inst|PC_register_R|ALT_INV_Q[7]_OTERM3635\ <= NOT \inst|PC_register_R|Q[7]_OTERM3635\;
\inst|PC_register_R|ALT_INV_Q[7]_OTERM3633\ <= NOT \inst|PC_register_R|Q[7]_OTERM3633\;
\inst|PC_register_R|ALT_INV_Q[8]_OTERM3631\ <= NOT \inst|PC_register_R|Q[8]_OTERM3631\;
\inst|PC_register_R|ALT_INV_Q[8]_OTERM3629\ <= NOT \inst|PC_register_R|Q[8]_OTERM3629\;
\inst|PC_register_R|ALT_INV_Q[9]_OTERM3627\ <= NOT \inst|PC_register_R|Q[9]_OTERM3627\;
\inst|PC_register_R|ALT_INV_Q[9]_OTERM3625\ <= NOT \inst|PC_register_R|Q[9]_OTERM3625\;
\inst|PC_register_R|ALT_INV_Q[10]_OTERM3623\ <= NOT \inst|PC_register_R|Q[10]_OTERM3623\;
\inst|PC_register_R|ALT_INV_Q[10]_OTERM3621\ <= NOT \inst|PC_register_R|Q[10]_OTERM3621\;
\inst|PC_register_R|ALT_INV_Q[11]_OTERM3619\ <= NOT \inst|PC_register_R|Q[11]_OTERM3619\;
\inst|PC_register_R|ALT_INV_Q[11]_OTERM3617\ <= NOT \inst|PC_register_R|Q[11]_OTERM3617\;
\inst|PC_register_R|ALT_INV_Q[0]_OTERM3613\ <= NOT \inst|PC_register_R|Q[0]_OTERM3613\;
\inst|PC_register_R|ALT_INV_Q[0]_OTERM3611\ <= NOT \inst|PC_register_R|Q[0]_OTERM3611\;
\inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\ <= NOT \inst|PC_register_R|Q[0]_OTERM3609\;
\inst|PC_register_R|ALT_INV_Q[0]_OTERM3607\ <= NOT \inst|PC_register_R|Q[0]_OTERM3607\;
\inst|PC_register_R|ALT_INV_Q[1]_OTERM3605\ <= NOT \inst|PC_register_R|Q[1]_OTERM3605\;
\inst|PC_register_R|ALT_INV_Q[2]_OTERM3603\ <= NOT \inst|PC_register_R|Q[2]_OTERM3603\;
\inst|PC_register_R|ALT_INV_Q[3]_OTERM3601\ <= NOT \inst|PC_register_R|Q[3]_OTERM3601\;
\inst|PC_register_R|ALT_INV_Q[4]_OTERM3599\ <= NOT \inst|PC_register_R|Q[4]_OTERM3599\;
\inst|PC_register_R|ALT_INV_Q[5]_OTERM3597\ <= NOT \inst|PC_register_R|Q[5]_OTERM3597\;
\inst|PC_register_R|ALT_INV_Q[6]_OTERM3595\ <= NOT \inst|PC_register_R|Q[6]_OTERM3595\;
\inst|PC_register_R|ALT_INV_Q[7]_OTERM3593\ <= NOT \inst|PC_register_R|Q[7]_OTERM3593\;
\inst|PC_register_R|ALT_INV_Q[8]_OTERM3591\ <= NOT \inst|PC_register_R|Q[8]_OTERM3591\;
\inst|PC_register_R|ALT_INV_Q[9]_OTERM3589\ <= NOT \inst|PC_register_R|Q[9]_OTERM3589\;
\inst|PC_register_R|ALT_INV_Q[10]_OTERM3587\ <= NOT \inst|PC_register_R|Q[10]_OTERM3587\;
\inst|PC_register_R|ALT_INV_Q[11]_OTERM3585\ <= NOT \inst|PC_register_R|Q[11]_OTERM3585\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[0]_OTERM3583\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3583\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[0]_OTERM3581\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3581\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[0]_OTERM3579\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3579\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[0]_OTERM3577\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3577\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[0]_OTERM3575\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3575\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[0]_OTERM3573\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3573\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[0]_OTERM3571\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3571\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[0]_OTERM3569\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3569\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[0]_OTERM3567\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3567\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[0]_OTERM3565\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3565\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[0]_OTERM3563\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3563\;
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[0]_OTERM3561\ <= NOT \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3561\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[0]_OTERM3559\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3559\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[0]_OTERM3557\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3557\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[0]_OTERM3555\ <= NOT \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3555\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[0]_OTERM3553\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3553\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[0]_OTERM3551\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3551\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[0]_OTERM3549\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3549\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[0]_OTERM3547\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3547\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[0]_OTERM3545\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3545\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[0]_OTERM3543\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3543\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[0]_OTERM3541\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3541\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[0]_OTERM3539\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3539\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[0]_OTERM3537\ <= NOT \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3537\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[0]_OTERM3535\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3535\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[0]_OTERM3533\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3533\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[0]_OTERM3531\ <= NOT \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3531\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[0]_OTERM3529\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3529\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[0]_OTERM3527\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3527\;
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[0]_OTERM3525\ <= NOT \inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3525\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[0]_OTERM3523\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3523\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[0]_OTERM3521\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3521\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[0]_OTERM3519\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3519\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[0]_OTERM3517\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3517\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[0]_OTERM3515\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3515\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[0]_OTERM3513\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3513\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[0]_OTERM3511\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3511\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[0]_OTERM3509\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3509\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[0]_OTERM3507\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3507\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[0]_OTERM3505\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3505\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[0]_OTERM3503\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3503\;
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[0]_OTERM3501\ <= NOT \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3501\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[0]_OTERM3499\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3499\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[0]_OTERM3497\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3497\;
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[0]_OTERM3495\ <= NOT \inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3495\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[0]_OTERM3493\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3493\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[0]_OTERM3491\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3491\;
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[0]_OTERM3489\ <= NOT \inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3489\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[0]_OTERM3487\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3487\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[0]_OTERM3485\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3485\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[0]_OTERM3483\ <= NOT \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3483\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[0]_OTERM3481\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3481\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[0]_OTERM3479\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3479\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[0]_OTERM3477\ <= NOT \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3477\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[0]_OTERM3475\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3475\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[0]_OTERM3473\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3473\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[0]_OTERM3471\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3471\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[0]_OTERM3469\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3469\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[0]_OTERM3467\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3467\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[0]_OTERM3465\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3465\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[0]_OTERM3463\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3463\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[0]_OTERM3461\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3461\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[0]_OTERM3459\ <= NOT \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3459\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[0]_OTERM3457\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3457\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[0]_OTERM3455\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3455\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[0]_OTERM3453\ <= NOT \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3453\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[0]_OTERM3451\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3451\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[0]_OTERM3449\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3449\;
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[0]_OTERM3447\ <= NOT \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3447\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[0]_OTERM3445\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3445\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[0]_OTERM3443\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3443\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[0]_OTERM3441\ <= NOT \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3441\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[0]_OTERM3439\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3439\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[0]_OTERM3437\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3437\;
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[0]_OTERM3435\ <= NOT \inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3435\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[0]_OTERM3433\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3433\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[0]_OTERM3431\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3431\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[0]_OTERM3429\ <= NOT \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3429\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[0]_OTERM3427\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3427\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[0]_OTERM3425\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3425\;
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[0]_OTERM3423\ <= NOT \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3423\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[0]_OTERM3421\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3421\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[0]_OTERM3419\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3419\;
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[0]_OTERM3417\ <= NOT \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3417\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[0]_OTERM3415\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3415\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[0]_OTERM3413\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3413\;
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[0]_OTERM3411\ <= NOT \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3411\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[0]_OTERM3409\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3409\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[0]_OTERM3407\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3407\;
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[0]_OTERM3405\ <= NOT \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3405\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[0]_OTERM3403\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3403\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[0]_OTERM3401\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3401\;
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[0]_OTERM3399\ <= NOT \inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3399\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[0]_OTERM3397\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3397\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[0]_OTERM3395\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3395\;
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[0]_OTERM3393\ <= NOT \inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3393\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[0]_OTERM3391\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3391\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[0]_OTERM3389\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3389\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[0]_OTERM3387\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3387\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[0]_OTERM3385\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3385\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[0]_OTERM3383\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3383\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[0]_OTERM3381\ <= NOT \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3381\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[0]_OTERM3379\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3379\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[0]_OTERM3377\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3377\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[0]_OTERM3375\ <= NOT \inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3375\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[0]_OTERM3373\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3373\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[0]_OTERM3371\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3371\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[0]_OTERM3369\ <= NOT \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3369\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[0]_OTERM3367\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3367\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[0]_OTERM3365\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3365\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[0]_OTERM3363\ <= NOT \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3363\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[0]_OTERM3361\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3361\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[0]_OTERM3359\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3359\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[0]_OTERM3357\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3357\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[0]_OTERM3355\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3355\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[0]_OTERM3353\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3353\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[0]_OTERM3351\ <= NOT \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3351\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[0]_OTERM3349\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3349\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[0]_OTERM3347\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3347\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[0]_OTERM3345\ <= NOT \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3345\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[0]_OTERM3343\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3343\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[0]_OTERM3341\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3341\;
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[0]_OTERM3339\ <= NOT \inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3339\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[0]_OTERM3337\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3337\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[0]_OTERM3335\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3335\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[0]_OTERM3333\ <= NOT \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3333\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[0]_OTERM3331\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3331\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[0]_OTERM3329\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3329\;
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[0]_OTERM3327\ <= NOT \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3327\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[0]_OTERM3325\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3325\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[0]_OTERM3323\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3323\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[0]_OTERM3321\ <= NOT \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3321\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[0]_OTERM3319\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3319\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[0]_OTERM3317\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3317\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[0]_OTERM3315\ <= NOT \inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3315\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[1]_OTERM3313\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3313\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[1]_OTERM3311\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3311\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[1]_OTERM3309\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3309\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[0]_OTERM3307\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3307\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[0]_OTERM3305\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3305\;
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[0]_OTERM3303\ <= NOT \inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3303\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[0]_OTERM3301\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3301\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[0]_OTERM3299\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3299\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[0]_OTERM3297\ <= NOT \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3297\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[0]_OTERM3295\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3295\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[0]_OTERM3293\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3293\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[0]_OTERM3291\ <= NOT \inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3291\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[0]_OTERM3289\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3289\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[0]_OTERM3287\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3287\;
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[0]_OTERM3285\ <= NOT \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3285\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[0]_OTERM3283\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3283\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[0]_OTERM3281\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3281\;
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[0]_OTERM3279\ <= NOT \inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3279\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[0]_OTERM3277\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3277\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[0]_OTERM3275\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3275\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[0]_OTERM3273\ <= NOT \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3273\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[1]_OTERM3271\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3271\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[1]_OTERM3269\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3269\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[1]_OTERM3267\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3267\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[1]_OTERM3265\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3265\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[1]_OTERM3263\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3263\;
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[1]_OTERM3261\ <= NOT \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3261\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[0]_OTERM3259\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3259\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[0]_OTERM3257\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3257\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[0]_OTERM3255\ <= NOT \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3255\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[0]_OTERM3253\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3253\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[0]_OTERM3251\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3251\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[0]_OTERM3249\ <= NOT \inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3249\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[0]_OTERM3247\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3247\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[0]_OTERM3245\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3245\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[0]_OTERM3243\ <= NOT \inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3243\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[0]_OTERM3241\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3241\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[0]_OTERM3239\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3239\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[0]_OTERM3237\ <= NOT \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3237\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[2]_OTERM3235\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3235\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[2]_OTERM3233\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3233\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[2]_OTERM3231\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3231\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[1]_OTERM3229\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3229\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[1]_OTERM3227\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3227\;
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[1]_OTERM3225\ <= NOT \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3225\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[0]_OTERM3223\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3223\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[0]_OTERM3221\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3221\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[0]_OTERM3219\ <= NOT \inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3219\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[0]_OTERM3217\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3217\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[0]_OTERM3215\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3215\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[0]_OTERM3213\ <= NOT \inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3213\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[0]_OTERM3211\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3211\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[0]_OTERM3209\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3209\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[0]_OTERM3207\ <= NOT \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3207\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[0]_OTERM3205\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3205\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[0]_OTERM3203\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3203\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[0]_OTERM3201\ <= NOT \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3201\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[0]_OTERM3199\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3199\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[0]_OTERM3197\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3197\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[0]_OTERM3195\ <= NOT \inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3195\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[2]_OTERM3193\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3193\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[2]_OTERM3191\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3191\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[2]_OTERM3189\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3189\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[2]_OTERM3187\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3187\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[2]_OTERM3185\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3185\;
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[2]_OTERM3183\ <= NOT \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3183\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[1]_OTERM3181\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3181\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[1]_OTERM3179\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3179\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[1]_OTERM3177\ <= NOT \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3177\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[1]_OTERM3175\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3175\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[1]_OTERM3173\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3173\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[1]_OTERM3171\ <= NOT \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3171\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[1]_OTERM3169\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3169\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[1]_OTERM3167\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3167\;
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[1]_OTERM3165\ <= NOT \inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3165\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[0]_OTERM3163\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3163\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[0]_OTERM3161\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3161\;
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[0]_OTERM3159\ <= NOT \inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3159\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[3]_OTERM3157\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3157\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[3]_OTERM3155\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3155\;
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[3]_OTERM3153\ <= NOT \inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3153\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[2]_OTERM3151\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3151\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[2]_OTERM3149\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3149\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[2]_OTERM3147\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3147\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[1]_OTERM3145\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3145\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[1]_OTERM3143\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3143\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[1]_OTERM3141\ <= NOT \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3141\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[1]_OTERM3139\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3139\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[1]_OTERM3137\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3137\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[1]_OTERM3135\ <= NOT \inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3135\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[0]_OTERM3133\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3133\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[0]_OTERM3131\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3131\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[0]_OTERM3129\ <= NOT \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3129\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[0]_OTERM3127\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3127\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[0]_OTERM3125\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3125\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[0]_OTERM3123\ <= NOT \inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3123\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[1]_OTERM3121\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3121\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[1]_OTERM3119\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3119\;
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[1]_OTERM3117\ <= NOT \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3117\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[1]_OTERM3115\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3115\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[1]_OTERM3113\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3113\;
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[1]_OTERM3111\ <= NOT \inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3111\;
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[1]_OTERM3109\ <= NOT \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3109\;

-- Location: IOOBUF_X0_Y18_N79
\ALUO[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux0~2_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(7));

-- Location: IOOBUF_X0_Y18_N96
\ALUO[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux1~2_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(6));

-- Location: IOOBUF_X0_Y18_N62
\ALUO[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux2~2_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(5));

-- Location: IOOBUF_X0_Y18_N45
\ALUO[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux3~2_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(4));

-- Location: IOOBUF_X0_Y19_N39
\ALUO[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux4~2_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(3));

-- Location: IOOBUF_X0_Y19_N56
\ALUO[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux5~2_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(2));

-- Location: IOOBUF_X0_Y19_N5
\ALUO[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux6~2_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(1));

-- Location: IOOBUF_X0_Y19_N22
\ALUO[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux7~2_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(0));

-- Location: IOIBUF_X22_Y0_N1
\ClockIn~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ClockIn,
	o => \ClockIn~input_o\);

-- Location: CLKCTRL_G6
\ClockIn~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \ClockIn~input_o\,
	outclk => \ClockIn~inputCLKENA0_outclk\);

-- Location: MLABCELL_X9_Y9_N0
\inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~2\ = CARRY(( \inst|PC_register_R|Q[0]_OTERM3607\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3607\,
	cin => GND,
	cout => \inst|Add0~2\);

-- Location: MLABCELL_X9_Y9_N3
\inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~5_sumout\ = SUM(( \inst|PC_register_R|Q[1]_OTERM3605\ ) + ( GND ) + ( \inst|Add0~2\ ))
-- \inst|Add0~6\ = CARRY(( \inst|PC_register_R|Q[1]_OTERM3605\ ) + ( GND ) + ( \inst|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[1]_OTERM3605\,
	cin => \inst|Add0~2\,
	sumout => \inst|Add0~5_sumout\,
	cout => \inst|Add0~6\);

-- Location: FF_X9_Y9_N5
\inst|PC_register_R|Q[1]_NEW_REG3656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[1]_OTERM3657\);

-- Location: MLABCELL_X9_Y9_N6
\inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~9_sumout\ = SUM(( \inst|PC_register_R|Q[2]_OTERM3603\ ) + ( GND ) + ( \inst|Add0~6\ ))
-- \inst|Add0~10\ = CARRY(( \inst|PC_register_R|Q[2]_OTERM3603\ ) + ( GND ) + ( \inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[2]_OTERM3603\,
	cin => \inst|Add0~6\,
	sumout => \inst|Add0~9_sumout\,
	cout => \inst|Add0~10\);

-- Location: MLABCELL_X9_Y9_N9
\inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~13_sumout\ = SUM(( \inst|PC_register_R|Q[3]_OTERM3601\ ) + ( GND ) + ( \inst|Add0~10\ ))
-- \inst|Add0~14\ = CARRY(( \inst|PC_register_R|Q[3]_OTERM3601\ ) + ( GND ) + ( \inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[3]_OTERM3601\,
	cin => \inst|Add0~10\,
	sumout => \inst|Add0~13_sumout\,
	cout => \inst|Add0~14\);

-- Location: FF_X9_Y9_N11
\inst|PC_register_R|Q[3]_NEW_REG3648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[3]_OTERM3649\);

-- Location: MLABCELL_X9_Y9_N12
\inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~17_sumout\ = SUM(( \inst|PC_register_R|Q[4]_OTERM3599\ ) + ( GND ) + ( \inst|Add0~14\ ))
-- \inst|Add0~18\ = CARRY(( \inst|PC_register_R|Q[4]_OTERM3599\ ) + ( GND ) + ( \inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[4]_OTERM3599\,
	cin => \inst|Add0~14\,
	sumout => \inst|Add0~17_sumout\,
	cout => \inst|Add0~18\);

-- Location: MLABCELL_X9_Y9_N15
\inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~21_sumout\ = SUM(( \inst|PC_register_R|Q[5]_OTERM3597\ ) + ( GND ) + ( \inst|Add0~18\ ))
-- \inst|Add0~22\ = CARRY(( \inst|PC_register_R|Q[5]_OTERM3597\ ) + ( GND ) + ( \inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[5]_OTERM3597\,
	cin => \inst|Add0~18\,
	sumout => \inst|Add0~21_sumout\,
	cout => \inst|Add0~22\);

-- Location: FF_X9_Y9_N17
\inst|PC_register_R|Q[5]_NEW_REG3640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[5]_OTERM3641\);

-- Location: MLABCELL_X9_Y9_N18
\inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~25_sumout\ = SUM(( \inst|PC_register_R|Q[6]_OTERM3595\ ) + ( GND ) + ( \inst|Add0~22\ ))
-- \inst|Add0~26\ = CARRY(( \inst|PC_register_R|Q[6]_OTERM3595\ ) + ( GND ) + ( \inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[6]_OTERM3595\,
	cin => \inst|Add0~22\,
	sumout => \inst|Add0~25_sumout\,
	cout => \inst|Add0~26\);

-- Location: FF_X9_Y9_N19
\inst|PC_register_R|Q[6]_NEW_REG3636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[6]_OTERM3637\);

-- Location: MLABCELL_X9_Y9_N21
\inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~29_sumout\ = SUM(( \inst|PC_register_R|Q[7]_OTERM3593\ ) + ( GND ) + ( \inst|Add0~26\ ))
-- \inst|Add0~30\ = CARRY(( \inst|PC_register_R|Q[7]_OTERM3593\ ) + ( GND ) + ( \inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[7]_OTERM3593\,
	cin => \inst|Add0~26\,
	sumout => \inst|Add0~29_sumout\,
	cout => \inst|Add0~30\);

-- Location: MLABCELL_X9_Y9_N24
\inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~33_sumout\ = SUM(( \inst|PC_register_R|Q[8]_OTERM3591\ ) + ( GND ) + ( \inst|Add0~30\ ))
-- \inst|Add0~34\ = CARRY(( \inst|PC_register_R|Q[8]_OTERM3591\ ) + ( GND ) + ( \inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[8]_OTERM3591\,
	cin => \inst|Add0~30\,
	sumout => \inst|Add0~33_sumout\,
	cout => \inst|Add0~34\);

-- Location: MLABCELL_X9_Y9_N27
\inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~37_sumout\ = SUM(( \inst|PC_register_R|Q[9]_OTERM3589\ ) + ( GND ) + ( \inst|Add0~34\ ))
-- \inst|Add0~38\ = CARRY(( \inst|PC_register_R|Q[9]_OTERM3589\ ) + ( GND ) + ( \inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[9]_OTERM3589\,
	cin => \inst|Add0~34\,
	sumout => \inst|Add0~37_sumout\,
	cout => \inst|Add0~38\);

-- Location: FF_X9_Y9_N28
\inst|PC_register_R|Q[9]_NEW_REG3624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[9]_OTERM3625\);

-- Location: MLABCELL_X9_Y9_N30
\inst|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~41_sumout\ = SUM(( \inst|PC_register_R|Q[10]_OTERM3587\ ) + ( GND ) + ( \inst|Add0~38\ ))
-- \inst|Add0~42\ = CARRY(( \inst|PC_register_R|Q[10]_OTERM3587\ ) + ( GND ) + ( \inst|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[10]_OTERM3587\,
	cin => \inst|Add0~38\,
	sumout => \inst|Add0~41_sumout\,
	cout => \inst|Add0~42\);

-- Location: MLABCELL_X9_Y9_N33
\inst|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~45_sumout\ = SUM(( \inst|PC_register_R|Q[11]_OTERM3585\ ) + ( GND ) + ( \inst|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[11]_OTERM3585\,
	cin => \inst|Add0~42\,
	sumout => \inst|Add0~45_sumout\);

-- Location: FF_X9_Y9_N35
\inst|PC_register_R|Q[11]_NEW_REG3616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[11]_OTERM3617\);

-- Location: M10K_X22_Y6_N0
\inst2|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X21_Y7_N36
\inst5|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux41~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(11)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & 
-- ( \inst2|altsyncram_component|auto_generated|q_a\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux41~0_combout\);

-- Location: LABCELL_X21_Y7_N12
\inst5|PCOut[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(11) = ( \inst5|Mux42~0_combout\ & ( \inst5|Mux41~0_combout\ ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PCOut\(11),
	datac => \inst5|ALT_INV_Mux41~0_combout\,
	dataf => \inst5|ALT_INV_Mux42~0_combout\,
	combout => \inst5|PCOut\(11));

-- Location: FF_X21_Y7_N14
\inst|PC_register_R|Q[11]_NEW_REG3618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[11]_OTERM3619\);

-- Location: MLABCELL_X9_Y9_N36
\inst|PC_register_R|Q[11]_NEW3584\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[11]_OTERM3585\ = ( \inst|PC_register_R|Q[11]_OTERM3619\ & ( (\inst|PC_register_R|Q[11]_OTERM3617\) # (\inst|PC_register_R|Q[0]_OTERM3609\) ) ) # ( !\inst|PC_register_R|Q[11]_OTERM3619\ & ( (!\inst|PC_register_R|Q[0]_OTERM3609\ & 
-- \inst|PC_register_R|Q[11]_OTERM3617\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\,
	datac => \inst|PC_register_R|ALT_INV_Q[11]_OTERM3617\,
	dataf => \inst|PC_register_R|ALT_INV_Q[11]_OTERM3619\,
	combout => \inst|PC_register_R|Q[11]_OTERM3585\);

-- Location: LABCELL_X20_Y8_N48
\inst5|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux40~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(10) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (!\inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \inst5|Mux40~0_combout\);

-- Location: LABCELL_X7_Y8_N6
\inst5|PCOut[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(10) = ( \inst5|PCOut\(10) & ( (!\inst5|Mux42~0_combout\) # (\inst5|Mux40~0_combout\) ) ) # ( !\inst5|PCOut\(10) & ( (\inst5|Mux40~0_combout\ & \inst5|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux40~0_combout\,
	datad => \inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst5|ALT_INV_PCOut\(10),
	combout => \inst5|PCOut\(10));

-- Location: FF_X7_Y8_N7
\inst|PC_register_R|Q[10]_NEW_REG3622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[10]_OTERM3623\);

-- Location: FF_X9_Y9_N32
\inst|PC_register_R|Q[10]_NEW_REG3620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[10]_OTERM3621\);

-- Location: LABCELL_X7_Y8_N9
\inst|PC_register_R|Q[10]_NEW3586\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[10]_OTERM3587\ = ( \inst|PC_register_R|Q[10]_OTERM3621\ & ( (!\inst|PC_register_R|Q[0]_OTERM3609\) # (\inst|PC_register_R|Q[10]_OTERM3623\) ) ) # ( !\inst|PC_register_R|Q[10]_OTERM3621\ & ( (\inst|PC_register_R|Q[10]_OTERM3623\ & 
-- \inst|PC_register_R|Q[0]_OTERM3609\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[10]_OTERM3623\,
	datac => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\,
	dataf => \inst|PC_register_R|ALT_INV_Q[10]_OTERM3621\,
	combout => \inst|PC_register_R|Q[10]_OTERM3587\);

-- Location: M10K_X22_Y10_N0
\inst2|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X21_Y8_N21
\inst5|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux39~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(9) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \inst5|Mux39~0_combout\);

-- Location: LABCELL_X7_Y8_N24
\inst5|PCOut[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(9) = ( \inst5|Mux42~0_combout\ & ( \inst5|PCOut\(9) & ( \inst5|Mux39~0_combout\ ) ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(9) ) ) # ( \inst5|Mux42~0_combout\ & ( !\inst5|PCOut\(9) & ( \inst5|Mux39~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux39~0_combout\,
	datae => \inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst5|ALT_INV_PCOut\(9),
	combout => \inst5|PCOut\(9));

-- Location: FF_X7_Y8_N25
\inst|PC_register_R|Q[9]_NEW_REG3626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[9]_OTERM3627\);

-- Location: MLABCELL_X9_Y9_N57
\inst|PC_register_R|Q[9]_NEW3588\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[9]_OTERM3589\ = ( \inst|PC_register_R|Q[9]_OTERM3627\ & ( (\inst|PC_register_R|Q[9]_OTERM3625\) # (\inst|PC_register_R|Q[0]_OTERM3609\) ) ) # ( !\inst|PC_register_R|Q[9]_OTERM3627\ & ( (!\inst|PC_register_R|Q[0]_OTERM3609\ & 
-- \inst|PC_register_R|Q[9]_OTERM3625\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\,
	datac => \inst|PC_register_R|ALT_INV_Q[9]_OTERM3625\,
	dataf => \inst|PC_register_R|ALT_INV_Q[9]_OTERM3627\,
	combout => \inst|PC_register_R|Q[9]_OTERM3589\);

-- Location: LABCELL_X19_Y8_N45
\inst5|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux38~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(8)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & 
-- ( \inst2|altsyncram_component|auto_generated|q_a\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux38~0_combout\);

-- Location: LABCELL_X7_Y8_N18
\inst5|PCOut[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(8) = ( \inst5|Mux42~0_combout\ & ( \inst5|PCOut\(8) & ( \inst5|Mux38~0_combout\ ) ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(8) ) ) # ( \inst5|Mux42~0_combout\ & ( !\inst5|PCOut\(8) & ( \inst5|Mux38~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux38~0_combout\,
	datae => \inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst5|ALT_INV_PCOut\(8),
	combout => \inst5|PCOut\(8));

-- Location: FF_X7_Y8_N19
\inst|PC_register_R|Q[8]_NEW_REG3630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[8]_OTERM3631\);

-- Location: FF_X9_Y9_N26
\inst|PC_register_R|Q[8]_NEW_REG3628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[8]_OTERM3629\);

-- Location: MLABCELL_X9_Y9_N48
\inst|PC_register_R|Q[8]_NEW3590\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[8]_OTERM3591\ = ( \inst|PC_register_R|Q[8]_OTERM3629\ & ( (!\inst|PC_register_R|Q[0]_OTERM3609\) # (\inst|PC_register_R|Q[8]_OTERM3631\) ) ) # ( !\inst|PC_register_R|Q[8]_OTERM3629\ & ( (\inst|PC_register_R|Q[0]_OTERM3609\ & 
-- \inst|PC_register_R|Q[8]_OTERM3631\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\,
	datac => \inst|PC_register_R|ALT_INV_Q[8]_OTERM3631\,
	dataf => \inst|PC_register_R|ALT_INV_Q[8]_OTERM3629\,
	combout => \inst|PC_register_R|Q[8]_OTERM3591\);

-- Location: M10K_X22_Y9_N0
\inst2|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LABCELL_X17_Y8_N0
\inst5|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux37~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(7)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & 
-- ( \inst2|altsyncram_component|auto_generated|q_a\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000010100000101000001111000011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux37~0_combout\);

-- Location: LABCELL_X7_Y8_N12
\inst5|PCOut[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(7) = ( \inst5|PCOut\(7) & ( (!\inst5|Mux42~0_combout\) # (\inst5|Mux37~0_combout\) ) ) # ( !\inst5|PCOut\(7) & ( (\inst5|Mux37~0_combout\ & \inst5|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux37~0_combout\,
	datad => \inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst5|ALT_INV_PCOut\(7),
	combout => \inst5|PCOut\(7));

-- Location: FF_X7_Y8_N13
\inst|PC_register_R|Q[7]_NEW_REG3634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[7]_OTERM3635\);

-- Location: FF_X9_Y9_N23
\inst|PC_register_R|Q[7]_NEW_REG3632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[7]_OTERM3633\);

-- Location: MLABCELL_X9_Y9_N39
\inst|PC_register_R|Q[7]_NEW3592\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[7]_OTERM3593\ = (!\inst|PC_register_R|Q[0]_OTERM3609\ & ((\inst|PC_register_R|Q[7]_OTERM3633\))) # (\inst|PC_register_R|Q[0]_OTERM3609\ & (\inst|PC_register_R|Q[7]_OTERM3635\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[7]_OTERM3635\,
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\,
	datad => \inst|PC_register_R|ALT_INV_Q[7]_OTERM3633\,
	combout => \inst|PC_register_R|Q[7]_OTERM3593\);

-- Location: LABCELL_X19_Y8_N3
\inst5|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux36~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(6)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & 
-- ( \inst2|altsyncram_component|auto_generated|q_a\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux36~0_combout\);

-- Location: LABCELL_X7_Y8_N30
\inst5|PCOut[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(6) = ( \inst5|PCOut\(6) & ( (!\inst5|Mux42~0_combout\) # (\inst5|Mux36~0_combout\) ) ) # ( !\inst5|PCOut\(6) & ( (\inst5|Mux36~0_combout\ & \inst5|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux36~0_combout\,
	datad => \inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst5|ALT_INV_PCOut\(6),
	combout => \inst5|PCOut\(6));

-- Location: FF_X7_Y8_N31
\inst|PC_register_R|Q[6]_NEW_REG3638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[6]_OTERM3639\);

-- Location: LABCELL_X7_Y8_N33
\inst|PC_register_R|Q[6]_NEW3594\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[6]_OTERM3595\ = ( \inst|PC_register_R|Q[6]_OTERM3639\ & ( (\inst|PC_register_R|Q[0]_OTERM3609\) # (\inst|PC_register_R|Q[6]_OTERM3637\) ) ) # ( !\inst|PC_register_R|Q[6]_OTERM3639\ & ( (\inst|PC_register_R|Q[6]_OTERM3637\ & 
-- !\inst|PC_register_R|Q[0]_OTERM3609\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[6]_OTERM3637\,
	datac => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\,
	dataf => \inst|PC_register_R|ALT_INV_Q[6]_OTERM3639\,
	combout => \inst|PC_register_R|Q[6]_OTERM3595\);

-- Location: M10K_X11_Y7_N0
\inst2|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X21_Y7_N54
\inst5|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux35~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(5)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & 
-- ( \inst2|altsyncram_component|auto_generated|q_a\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux35~0_combout\);

-- Location: LABCELL_X21_Y7_N3
\inst5|PCOut[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(5) = ( \inst5|Mux42~0_combout\ & ( \inst5|Mux35~0_combout\ ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux35~0_combout\,
	datad => \inst5|ALT_INV_PCOut\(5),
	dataf => \inst5|ALT_INV_Mux42~0_combout\,
	combout => \inst5|PCOut\(5));

-- Location: FF_X21_Y7_N4
\inst|PC_register_R|Q[5]_NEW_REG3642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[5]_OTERM3643\);

-- Location: MLABCELL_X9_Y9_N51
\inst|PC_register_R|Q[5]_NEW3596\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[5]_OTERM3597\ = ( \inst|PC_register_R|Q[5]_OTERM3643\ & ( (\inst|PC_register_R|Q[5]_OTERM3641\) # (\inst|PC_register_R|Q[0]_OTERM3609\) ) ) # ( !\inst|PC_register_R|Q[5]_OTERM3643\ & ( (!\inst|PC_register_R|Q[0]_OTERM3609\ & 
-- \inst|PC_register_R|Q[5]_OTERM3641\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\,
	datac => \inst|PC_register_R|ALT_INV_Q[5]_OTERM3641\,
	dataf => \inst|PC_register_R|ALT_INV_Q[5]_OTERM3643\,
	combout => \inst|PC_register_R|Q[5]_OTERM3597\);

-- Location: LABCELL_X19_Y8_N54
\inst5|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux34~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(4) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (!\inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \inst5|Mux34~0_combout\);

-- Location: LABCELL_X7_Y8_N48
\inst5|PCOut[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(4) = ( \inst5|Mux42~0_combout\ & ( \inst5|PCOut\(4) & ( \inst5|Mux34~0_combout\ ) ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(4) ) ) # ( \inst5|Mux42~0_combout\ & ( !\inst5|PCOut\(4) & ( \inst5|Mux34~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux34~0_combout\,
	datae => \inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst5|ALT_INV_PCOut\(4),
	combout => \inst5|PCOut\(4));

-- Location: FF_X7_Y8_N49
\inst|PC_register_R|Q[4]_NEW_REG3646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[4]_OTERM3647\);

-- Location: FF_X9_Y9_N13
\inst|PC_register_R|Q[4]_NEW_REG3644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[4]_OTERM3645\);

-- Location: LABCELL_X7_Y8_N15
\inst|PC_register_R|Q[4]_NEW3598\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[4]_OTERM3599\ = ( \inst|PC_register_R|Q[4]_OTERM3645\ & ( (!\inst|PC_register_R|Q[0]_OTERM3609\) # (\inst|PC_register_R|Q[4]_OTERM3647\) ) ) # ( !\inst|PC_register_R|Q[4]_OTERM3645\ & ( (\inst|PC_register_R|Q[4]_OTERM3647\ & 
-- \inst|PC_register_R|Q[0]_OTERM3609\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[4]_OTERM3647\,
	datac => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\,
	dataf => \inst|PC_register_R|ALT_INV_Q[4]_OTERM3645\,
	combout => \inst|PC_register_R|Q[4]_OTERM3599\);

-- Location: M10K_X22_Y7_N0
\inst2|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: MLABCELL_X23_Y7_N27
\inst5|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux33~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000100010101010100010001010101010001000101010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux33~0_combout\);

-- Location: MLABCELL_X23_Y7_N48
\inst5|PCOut[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(3) = ( \inst5|PCOut\(3) & ( (!\inst5|Mux42~0_combout\) # (\inst5|Mux33~0_combout\) ) ) # ( !\inst5|PCOut\(3) & ( (\inst5|Mux33~0_combout\ & \inst5|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux33~0_combout\,
	datad => \inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst5|ALT_INV_PCOut\(3),
	combout => \inst5|PCOut\(3));

-- Location: FF_X23_Y7_N50
\inst|PC_register_R|Q[3]_NEW_REG3650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[3]_OTERM3651\);

-- Location: MLABCELL_X9_Y9_N45
\inst|PC_register_R|Q[3]_NEW3600\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[3]_OTERM3601\ = ( \inst|PC_register_R|Q[3]_OTERM3651\ & ( (\inst|PC_register_R|Q[3]_OTERM3649\) # (\inst|PC_register_R|Q[0]_OTERM3609\) ) ) # ( !\inst|PC_register_R|Q[3]_OTERM3651\ & ( (!\inst|PC_register_R|Q[0]_OTERM3609\ & 
-- \inst|PC_register_R|Q[3]_OTERM3649\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\,
	datac => \inst|PC_register_R|ALT_INV_Q[3]_OTERM3649\,
	dataf => \inst|PC_register_R|ALT_INV_Q[3]_OTERM3651\,
	combout => \inst|PC_register_R|Q[3]_OTERM3601\);

-- Location: MLABCELL_X23_Y7_N21
\inst5|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux32~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (!\inst2|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst5|Mux32~0_combout\);

-- Location: MLABCELL_X23_Y7_N12
\inst5|PCOut[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(2) = ( \inst5|PCOut\(2) & ( (!\inst5|Mux42~0_combout\) # (\inst5|Mux32~0_combout\) ) ) # ( !\inst5|PCOut\(2) & ( (\inst5|Mux32~0_combout\ & \inst5|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux32~0_combout\,
	datad => \inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst5|ALT_INV_PCOut\(2),
	combout => \inst5|PCOut\(2));

-- Location: FF_X23_Y7_N14
\inst|PC_register_R|Q[2]_NEW_REG3654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[2]_OTERM3655\);

-- Location: FF_X9_Y9_N8
\inst|PC_register_R|Q[2]_NEW_REG3652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[2]_OTERM3653\);

-- Location: MLABCELL_X9_Y9_N54
\inst|PC_register_R|Q[2]_NEW3602\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[2]_OTERM3603\ = ( \inst|PC_register_R|Q[2]_OTERM3653\ & ( (!\inst|PC_register_R|Q[0]_OTERM3609\) # (\inst|PC_register_R|Q[2]_OTERM3655\) ) ) # ( !\inst|PC_register_R|Q[2]_OTERM3653\ & ( (\inst|PC_register_R|Q[0]_OTERM3609\ & 
-- \inst|PC_register_R|Q[2]_OTERM3655\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\,
	datac => \inst|PC_register_R|ALT_INV_Q[2]_OTERM3655\,
	dataf => \inst|PC_register_R|ALT_INV_Q[2]_OTERM3653\,
	combout => \inst|PC_register_R|Q[2]_OTERM3603\);

-- Location: M10K_X22_Y8_N0
\inst2|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000096A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X22_Y5_N0
\inst2|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E4",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X23_Y7_N45
\inst5|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux31~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (!\inst2|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \inst5|Mux31~0_combout\);

-- Location: MLABCELL_X23_Y7_N9
\inst5|PCOut[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(1) = ( \inst5|PCOut\(1) & ( (!\inst5|Mux42~0_combout\) # (\inst5|Mux31~0_combout\) ) ) # ( !\inst5|PCOut\(1) & ( (\inst5|Mux31~0_combout\ & \inst5|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux31~0_combout\,
	datad => \inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst5|ALT_INV_PCOut\(1),
	combout => \inst5|PCOut\(1));

-- Location: FF_X23_Y7_N10
\inst|PC_register_R|Q[1]_NEW_REG3658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[1]_OTERM3659\);

-- Location: MLABCELL_X9_Y9_N42
\inst|PC_register_R|Q[1]_NEW3604\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[1]_OTERM3605\ = ( \inst|PC_register_R|Q[1]_OTERM3659\ & ( (\inst|PC_register_R|Q[1]_OTERM3657\) # (\inst|PC_register_R|Q[0]_OTERM3609\) ) ) # ( !\inst|PC_register_R|Q[1]_OTERM3659\ & ( (!\inst|PC_register_R|Q[0]_OTERM3609\ & 
-- \inst|PC_register_R|Q[1]_OTERM3657\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\,
	datac => \inst|PC_register_R|ALT_INV_Q[1]_OTERM3657\,
	dataf => \inst|PC_register_R|ALT_INV_Q[1]_OTERM3659\,
	combout => \inst|PC_register_R|Q[1]_OTERM3605\);

-- Location: MLABCELL_X23_Y7_N6
\inst5|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~5_combout\ = ( !\inst2|altsyncram_component|auto_generated|q_a\(0) & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst5|Mux22~5_combout\);

-- Location: M10K_X22_Y4_N0
\inst2|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: MLABCELL_X23_Y7_N24
\inst5|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~0_combout\ = ( !\inst2|altsyncram_component|auto_generated|q_a\(0) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst5|Mux22~0_combout\);

-- Location: MLABCELL_X23_Y7_N33
\inst5|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~4_combout\ = ( \inst5|Mux22~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(0)) # (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux22~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(0) 
-- & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux22~0_combout\,
	combout => \inst5|Mux22~4_combout\);

-- Location: MLABCELL_X23_Y7_N51
\inst5|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~6_combout\ = ( \inst5|Mux22~4_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (\inst5|Mux22~5_combout\) ) ) # ( !\inst5|Mux22~4_combout\ & ( (\inst5|Mux22~5_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(14)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux22~5_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux22~4_combout\,
	combout => \inst5|Mux22~6_combout\);

-- Location: MLABCELL_X23_Y7_N15
\inst5|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(0) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst5|Mux22~1_combout\);

-- Location: MLABCELL_X23_Y7_N42
\inst5|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~2_combout\ = ( \inst5|Mux22~1_combout\ & ( (\inst5|Mux22~0_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux22~1_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(13)) # (\inst5|Mux22~0_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux22~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux22~1_combout\,
	combout => \inst5|Mux22~2_combout\);

-- Location: MLABCELL_X23_Y7_N18
\inst5|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~3_combout\ = ( \inst5|Mux22~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(0)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux22~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux22~2_combout\,
	combout => \inst5|Mux22~3_combout\);

-- Location: MLABCELL_X23_Y7_N3
\inst5|Mux22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~combout\ = ( \inst5|Mux22~3_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst5|Mux22~6_combout\) ) ) # ( !\inst5|Mux22~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15)) # (!\inst5|Mux22~6_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111111111010101001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst5|ALT_INV_Mux22~6_combout\,
	dataf => \inst5|ALT_INV_Mux22~3_combout\,
	combout => \inst5|Mux22~combout\);

-- Location: MLABCELL_X23_Y5_N6
\inst5|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux21~0_combout\);

-- Location: MLABCELL_X23_Y5_N30
\inst5|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~1_combout\ = ( !\inst5|Mux21~0_combout\ & ( \inst5|Mux21~0_combout\ & ( !\inst2|altsyncram_component|auto_generated|q_a\(13) ) ) ) # ( \inst5|Mux21~0_combout\ & ( !\inst5|Mux21~0_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|q_a\(13) ) ) ) # ( !\inst5|Mux21~0_combout\ & ( !\inst5|Mux21~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111111110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datae => \inst5|ALT_INV_Mux21~0_combout\,
	dataf => \inst5|ALT_INV_Mux21~0_combout\,
	combout => \inst5|Mux21~1_combout\);

-- Location: MLABCELL_X23_Y5_N39
\inst5|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~2_combout\ = ( \inst5|Mux21~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(1)) ) ) # ( !\inst5|Mux21~1_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \inst5|ALT_INV_Mux21~1_combout\,
	combout => \inst5|Mux21~2_combout\);

-- Location: MLABCELL_X23_Y5_N51
\inst5|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux21~4_combout\);

-- Location: MLABCELL_X23_Y5_N48
\inst5|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~3_combout\ = ( \inst5|Mux21~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(1) & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux21~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(1)) 
-- # (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux21~0_combout\,
	combout => \inst5|Mux21~3_combout\);

-- Location: MLABCELL_X23_Y5_N24
\inst5|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~5_combout\ = ( \inst5|Mux21~4_combout\ & ( \inst5|Mux21~3_combout\ & ( !\inst2|altsyncram_component|auto_generated|q_a\(14) ) ) ) # ( !\inst5|Mux21~4_combout\ & ( \inst5|Mux21~3_combout\ ) ) # ( !\inst5|Mux21~4_combout\ & ( 
-- !\inst5|Mux21~3_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000011111111111111111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datae => \inst5|ALT_INV_Mux21~4_combout\,
	dataf => \inst5|ALT_INV_Mux21~3_combout\,
	combout => \inst5|Mux21~5_combout\);

-- Location: MLABCELL_X23_Y5_N9
\inst5|Mux21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~combout\ = ( \inst5|Mux21~5_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst5|Mux21~2_combout\) ) ) # ( !\inst5|Mux21~5_combout\ & ( (!\inst5|Mux21~2_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst5|ALT_INV_Mux21~2_combout\,
	dataf => \inst5|ALT_INV_Mux21~5_combout\,
	combout => \inst5|Mux21~combout\);

-- Location: LABCELL_X20_Y7_N51
\inst5|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux10~0_combout\ = ( !\inst2|altsyncram_component|auto_generated|q_a\(14) & ( !\inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \inst5|Mux10~0_combout\);

-- Location: LABCELL_X20_Y7_N12
\inst5|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux26~1_combout\ = ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst2|altsyncram_component|auto_generated|q_a\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux26~1_combout\);

-- Location: LABCELL_X20_Y7_N57
\inst5|Mux10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux10~combout\ = ( \inst5|Mux26~1_combout\ & ( (!\inst5|Mux10~0_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux26~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst5|Mux10~0_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst5|ALT_INV_Mux10~0_combout\,
	dataf => \inst5|ALT_INV_Mux26~1_combout\,
	combout => \inst5|Mux10~combout\);

-- Location: LABCELL_X20_Y7_N36
\inst5|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux1~0_combout\ = ( !\inst2|altsyncram_component|auto_generated|q_a\(15) & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst5|Mux10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst5|ALT_INV_Mux10~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \inst5|Mux1~0_combout\);

-- Location: LABCELL_X20_Y7_N39
\inst5|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux19~0_combout\);

-- Location: LABCELL_X20_Y7_N24
\inst5|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~1_combout\ = ( \inst5|Mux19~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux19~0_combout\) ) ) # ( !\inst5|Mux19~0_combout\ & ( (!\inst5|Mux19~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001111001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux19~0_combout\,
	dataf => \inst5|ALT_INV_Mux19~0_combout\,
	combout => \inst5|Mux19~1_combout\);

-- Location: LABCELL_X20_Y7_N18
\inst5|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~2_combout\ = ( \inst5|Mux19~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(3)) ) ) # ( !\inst5|Mux19~1_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \inst5|ALT_INV_Mux19~1_combout\,
	combout => \inst5|Mux19~2_combout\);

-- Location: LABCELL_X20_Y7_N30
\inst5|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~3_combout\ = ( \inst5|Mux19~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst2|altsyncram_component|auto_generated|q_a\(3)) ) ) # ( !\inst5|Mux19~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(3)) 
-- # (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \inst5|ALT_INV_Mux19~0_combout\,
	combout => \inst5|Mux19~3_combout\);

-- Location: LABCELL_X21_Y7_N45
\inst5|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux19~4_combout\);

-- Location: LABCELL_X20_Y7_N33
\inst5|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~5_combout\ = ( \inst5|Mux19~4_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14) & \inst5|Mux19~3_combout\) ) ) # ( !\inst5|Mux19~4_combout\ & ( (\inst5|Mux19~3_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(14)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst5|ALT_INV_Mux19~3_combout\,
	dataf => \inst5|ALT_INV_Mux19~4_combout\,
	combout => \inst5|Mux19~5_combout\);

-- Location: LABCELL_X20_Y7_N21
\inst5|Mux19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~combout\ = ( \inst5|Mux19~5_combout\ & ( (!\inst5|Mux19~2_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux19~5_combout\ & ( (!\inst5|Mux19~2_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux19~5_combout\,
	combout => \inst5|Mux19~combout\);

-- Location: LABCELL_X20_Y8_N33
\inst5|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux18~4_combout\);

-- Location: LABCELL_X20_Y8_N30
\inst5|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(4) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \inst5|Mux18~0_combout\);

-- Location: LABCELL_X20_Y8_N6
\inst5|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~3_combout\ = ( \inst5|Mux18~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst2|altsyncram_component|auto_generated|q_a\(4)) ) ) # ( !\inst5|Mux18~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(4)) 
-- # (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst5|ALT_INV_Mux18~0_combout\,
	combout => \inst5|Mux18~3_combout\);

-- Location: LABCELL_X20_Y8_N27
\inst5|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~5_combout\ = ( \inst5|Mux18~3_combout\ & ( (!\inst5|Mux18~4_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux18~3_combout\ & ( (!\inst5|Mux18~4_combout\ & 
-- \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~4_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux18~3_combout\,
	combout => \inst5|Mux18~5_combout\);

-- Location: LABCELL_X20_Y8_N57
\inst5|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~1_combout\ = ( \inst5|Mux18~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux18~0_combout\) ) ) # ( !\inst5|Mux18~0_combout\ & ( (!\inst5|Mux18~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst5|ALT_INV_Mux18~0_combout\,
	dataf => \inst5|ALT_INV_Mux18~0_combout\,
	combout => \inst5|Mux18~1_combout\);

-- Location: LABCELL_X20_Y8_N42
\inst5|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~2_combout\ = ( \inst5|Mux18~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(4)) ) ) # ( !\inst5|Mux18~1_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst5|ALT_INV_Mux18~1_combout\,
	combout => \inst5|Mux18~2_combout\);

-- Location: LABCELL_X20_Y8_N45
\inst5|Mux18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~combout\ = ( \inst5|Mux18~2_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst5|Mux18~5_combout\) ) ) # ( !\inst5|Mux18~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15)) # (!\inst5|Mux18~5_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111111111010101001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst5|ALT_INV_Mux18~5_combout\,
	dataf => \inst5|ALT_INV_Mux18~2_combout\,
	combout => \inst5|Mux18~combout\);

-- Location: LABCELL_X20_Y7_N54
\inst5|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux20~0_combout\);

-- Location: LABCELL_X20_Y7_N9
\inst5|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~1_combout\ = ( \inst5|Mux20~0_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux20~0_combout\) ) ) # ( !\inst5|Mux20~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13)) # 
-- (!\inst5|Mux20~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux20~0_combout\,
	dataf => \inst5|ALT_INV_Mux20~0_combout\,
	combout => \inst5|Mux20~1_combout\);

-- Location: LABCELL_X20_Y7_N15
\inst5|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~2_combout\ = ( \inst5|Mux20~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(2)) ) ) # ( !\inst5|Mux20~1_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \inst5|ALT_INV_Mux20~1_combout\,
	combout => \inst5|Mux20~2_combout\);

-- Location: LABCELL_X20_Y7_N3
\inst5|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux20~4_combout\);

-- Location: LABCELL_X20_Y7_N48
\inst5|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~3_combout\ = (!\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst2|altsyncram_component|auto_generated|q_a\(2)))) # (\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000110000111111000011000011111100001100001111110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst5|ALT_INV_Mux20~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst5|Mux20~3_combout\);

-- Location: LABCELL_X20_Y7_N42
\inst5|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~5_combout\ = ( \inst5|Mux20~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst5|Mux20~4_combout\) ) ) # ( !\inst5|Mux20~3_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(14) & 
-- !\inst5|Mux20~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst5|ALT_INV_Mux20~4_combout\,
	dataf => \inst5|ALT_INV_Mux20~3_combout\,
	combout => \inst5|Mux20~5_combout\);

-- Location: LABCELL_X20_Y7_N6
\inst5|Mux20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~combout\ = ( \inst5|Mux20~5_combout\ & ( (!\inst5|Mux20~2_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux20~5_combout\ & ( (!\inst5|Mux20~2_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux20~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux20~5_combout\,
	combout => \inst5|Mux20~combout\);

-- Location: LABCELL_X21_Y7_N48
\inst5|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux17~4_combout\);

-- Location: LABCELL_X21_Y7_N24
\inst5|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux17~0_combout\);

-- Location: LABCELL_X21_Y7_N27
\inst5|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~3_combout\ = ( \inst5|Mux17~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst2|altsyncram_component|auto_generated|q_a\(5)) ) ) # ( !\inst5|Mux17~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(5)) 
-- # (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst5|ALT_INV_Mux17~0_combout\,
	combout => \inst5|Mux17~3_combout\);

-- Location: LABCELL_X21_Y7_N9
\inst5|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~5_combout\ = ( \inst5|Mux17~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst5|Mux17~4_combout\) ) ) # ( !\inst5|Mux17~3_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(14) & 
-- !\inst5|Mux17~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst5|ALT_INV_Mux17~4_combout\,
	dataf => \inst5|ALT_INV_Mux17~3_combout\,
	combout => \inst5|Mux17~5_combout\);

-- Location: LABCELL_X21_Y7_N51
\inst5|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~1_combout\ = ( \inst5|Mux17~0_combout\ & ( (!\inst5|Mux17~0_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux17~0_combout\ & ( (!\inst5|Mux17~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux17~0_combout\,
	combout => \inst5|Mux17~1_combout\);

-- Location: LABCELL_X21_Y7_N18
\inst5|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~2_combout\ = ( \inst5|Mux17~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(5)) ) ) # ( !\inst5|Mux17~1_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst5|ALT_INV_Mux17~1_combout\,
	combout => \inst5|Mux17~2_combout\);

-- Location: LABCELL_X21_Y7_N21
\inst5|Mux17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~combout\ = ( \inst5|Mux17~2_combout\ & ( (!\inst5|Mux17~5_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux17~2_combout\ & ( (!\inst5|Mux17~5_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux17~5_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux17~2_combout\,
	combout => \inst5|Mux17~combout\);

-- Location: LABCELL_X20_Y10_N39
\inst4|inst5|Equal0~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~62_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux22~combout\ & ( (\inst5|Mux21~combout\ & (!\inst5|Mux19~combout\ & (\inst5|Mux18~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~62_combout\);

-- Location: LABCELL_X20_Y8_N24
\inst5|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(10) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \inst5|Mux12~0_combout\);

-- Location: LABCELL_X20_Y8_N9
\inst5|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~1_combout\ = ( \inst5|Mux12~0_combout\ & ( (!\inst5|Mux12~0_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux12~0_combout\ & ( (!\inst5|Mux12~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux12~0_combout\,
	combout => \inst5|Mux12~1_combout\);

-- Location: LABCELL_X20_Y8_N18
\inst5|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~2_combout\ = ( \inst5|Mux12~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(10)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux12~1_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(10) & \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux12~1_combout\,
	combout => \inst5|Mux12~2_combout\);

-- Location: LABCELL_X20_Y8_N0
\inst5|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~3_combout\ = ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( \inst5|Mux12~0_combout\ & ( !\inst2|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( 
-- !\inst5|Mux12~0_combout\ ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst5|Mux12~0_combout\ & ( !\inst2|altsyncram_component|auto_generated|q_a\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111111111111111111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux12~0_combout\,
	combout => \inst5|Mux12~3_combout\);

-- Location: LABCELL_X20_Y8_N12
\inst5|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(4) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (\inst2|altsyncram_component|auto_generated|q_a\(10)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(4) & 
-- ( (\inst2|altsyncram_component|auto_generated|q_a\(10) & \inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \inst5|Mux12~4_combout\);

-- Location: LABCELL_X20_Y8_N39
\inst5|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~5_combout\ = ( \inst5|Mux12~4_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux12~4_combout\,
	combout => \inst5|Mux12~5_combout\);

-- Location: LABCELL_X20_Y8_N15
\inst5|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~6_combout\ = ( \inst5|Mux12~5_combout\ & ( (\inst5|Mux12~3_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux12~5_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(14)) # (\inst5|Mux12~3_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~3_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux12~5_combout\,
	combout => \inst5|Mux12~6_combout\);

-- Location: LABCELL_X20_Y8_N21
\inst5|Mux12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~combout\ = ( \inst5|Mux12~6_combout\ & ( (!\inst5|Mux12~2_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux12~6_combout\ & ( (!\inst5|Mux12~2_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux12~6_combout\,
	combout => \inst5|Mux12~combout\);

-- Location: LABCELL_X19_Y8_N18
\inst5|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(6) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \inst5|Mux16~0_combout\);

-- Location: LABCELL_X19_Y8_N27
\inst5|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~4_combout\ = ( \inst5|Mux16~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst2|altsyncram_component|auto_generated|q_a\(6)) ) ) # ( !\inst5|Mux16~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(6)) 
-- # (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \inst5|ALT_INV_Mux16~0_combout\,
	combout => \inst5|Mux16~4_combout\);

-- Location: LABCELL_X19_Y8_N12
\inst5|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~5_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (\inst2|altsyncram_component|auto_generated|q_a\(6)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(0) & 
-- ( (\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst5|Mux16~5_combout\);

-- Location: LABCELL_X19_Y8_N39
\inst5|Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~6_combout\ = ( \inst5|Mux16~5_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux16~5_combout\,
	combout => \inst5|Mux16~6_combout\);

-- Location: LABCELL_X19_Y8_N51
\inst5|Mux16~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~7_combout\ = ( \inst5|Mux16~6_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14) & \inst5|Mux16~4_combout\) ) ) # ( !\inst5|Mux16~6_combout\ & ( (\inst5|Mux16~4_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(14)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst5|ALT_INV_Mux16~4_combout\,
	dataf => \inst5|ALT_INV_Mux16~6_combout\,
	combout => \inst5|Mux16~7_combout\);

-- Location: LABCELL_X19_Y8_N30
\inst5|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(6) & ( (\inst2|altsyncram_component|auto_generated|q_a\(12)) # (\inst2|altsyncram_component|auto_generated|q_a\(8)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(6) & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(8) & !\inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \inst5|Mux16~1_combout\);

-- Location: LABCELL_X19_Y8_N57
\inst5|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~2_combout\ = ( \inst5|Mux16~1_combout\ & ( (!\inst5|Mux16~0_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux16~1_combout\ & ( (!\inst5|Mux16~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~0_combout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux16~1_combout\,
	combout => \inst5|Mux16~2_combout\);

-- Location: LABCELL_X19_Y8_N42
\inst5|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~3_combout\ = ( \inst5|Mux16~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(6)) ) ) # ( !\inst5|Mux16~2_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \inst5|ALT_INV_Mux16~2_combout\,
	combout => \inst5|Mux16~3_combout\);

-- Location: LABCELL_X19_Y8_N36
\inst5|Mux16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~combout\ = ( \inst5|Mux16~3_combout\ & ( (!\inst5|Mux16~7_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux16~3_combout\ & ( (!\inst5|Mux16~7_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux16~7_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux16~3_combout\,
	combout => \inst5|Mux16~combout\);

-- Location: LABCELL_X19_Y8_N0
\inst5|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux14~0_combout\);

-- Location: LABCELL_X19_Y8_N6
\inst5|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~4_combout\ = (!\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst2|altsyncram_component|auto_generated|q_a\(8)))) # (\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000110000111111000011000011111100001100001111110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst5|ALT_INV_Mux14~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \inst5|Mux14~4_combout\);

-- Location: LABCELL_X21_Y8_N45
\inst5|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~5_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (\inst2|altsyncram_component|auto_generated|q_a\(8)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(2) & 
-- ( (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst5|Mux14~5_combout\);

-- Location: LABCELL_X20_Y8_N51
\inst5|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~6_combout\ = ( \inst5|Mux14~5_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux14~5_combout\,
	combout => \inst5|Mux14~6_combout\);

-- Location: LABCELL_X19_Y8_N33
\inst5|Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~7_combout\ = ( \inst5|Mux14~6_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14) & \inst5|Mux14~4_combout\) ) ) # ( !\inst5|Mux14~6_combout\ & ( (\inst5|Mux14~4_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(14)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst5|ALT_INV_Mux14~4_combout\,
	dataf => \inst5|ALT_INV_Mux14~6_combout\,
	combout => \inst5|Mux14~7_combout\);

-- Location: LABCELL_X19_Y8_N24
\inst5|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(8) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux14~1_combout\);

-- Location: LABCELL_X19_Y8_N9
\inst5|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~2_combout\ = ( \inst5|Mux14~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux14~0_combout\) ) ) # ( !\inst5|Mux14~1_combout\ & ( (!\inst5|Mux14~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001111001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux14~0_combout\,
	dataf => \inst5|ALT_INV_Mux14~1_combout\,
	combout => \inst5|Mux14~2_combout\);

-- Location: LABCELL_X19_Y8_N15
\inst5|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~3_combout\ = ( \inst5|Mux14~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(8)) ) ) # ( !\inst5|Mux14~2_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \inst5|ALT_INV_Mux14~2_combout\,
	combout => \inst5|Mux14~3_combout\);

-- Location: LABCELL_X19_Y8_N48
\inst5|Mux14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~combout\ = ( \inst5|Mux14~3_combout\ & ( (!\inst5|Mux14~7_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux14~3_combout\ & ( (!\inst5|Mux14~7_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux14~7_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux14~3_combout\,
	combout => \inst5|Mux14~combout\);

-- Location: LABCELL_X21_Y8_N48
\inst5|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~5_combout\ = (!\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(3)))) # (\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux13~5_combout\);

-- Location: LABCELL_X21_Y8_N15
\inst5|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~6_combout\ = ( \inst5|Mux13~5_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux13~5_combout\,
	combout => \inst5|Mux13~6_combout\);

-- Location: LABCELL_X21_Y8_N42
\inst5|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(9) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \inst5|Mux13~0_combout\);

-- Location: LABCELL_X21_Y8_N24
\inst5|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(9) & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux13~0_combout\) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(9) & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (!\inst5|Mux13~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux13~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \inst5|Mux13~4_combout\);

-- Location: LABCELL_X21_Y8_N3
\inst5|Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~7_combout\ = ( \inst5|Mux13~4_combout\ & ( (!\inst5|Mux13~6_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux13~4_combout\ & ( (!\inst5|Mux13~6_combout\ & 
-- \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux13~6_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux13~4_combout\,
	combout => \inst5|Mux13~7_combout\);

-- Location: LABCELL_X21_Y8_N12
\inst5|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(9) & ( (\inst2|altsyncram_component|auto_generated|q_a\(11)) # (\inst2|altsyncram_component|auto_generated|q_a\(12)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(9) & 
-- ( (!\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \inst5|Mux13~1_combout\);

-- Location: LABCELL_X21_Y8_N27
\inst5|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~2_combout\ = ( \inst5|Mux13~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux13~0_combout\) ) ) # ( !\inst5|Mux13~1_combout\ & ( (!\inst5|Mux13~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux13~0_combout\,
	dataf => \inst5|ALT_INV_Mux13~1_combout\,
	combout => \inst5|Mux13~2_combout\);

-- Location: LABCELL_X21_Y8_N51
\inst5|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~3_combout\ = ( \inst5|Mux13~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(9)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux13~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(9) & \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux13~2_combout\,
	combout => \inst5|Mux13~3_combout\);

-- Location: LABCELL_X21_Y8_N54
\inst5|Mux13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~combout\ = ( \inst5|Mux13~3_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst5|Mux13~7_combout\) ) ) # ( !\inst5|Mux13~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15)) # (!\inst5|Mux13~7_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst5|ALT_INV_Mux13~7_combout\,
	dataf => \inst5|ALT_INV_Mux13~3_combout\,
	combout => \inst5|Mux13~combout\);

-- Location: LABCELL_X21_Y7_N0
\inst5|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux11~0_combout\);

-- Location: LABCELL_X21_Y7_N33
\inst5|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~1_combout\ = (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux11~0_combout\)) # (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110001000101110111000100010111011100010001011101110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~0_combout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux11~0_combout\,
	combout => \inst5|Mux11~1_combout\);

-- Location: LABCELL_X21_Y7_N6
\inst5|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~2_combout\ = ( \inst5|Mux11~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(11)) ) ) # ( !\inst5|Mux11~1_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst5|ALT_INV_Mux11~1_combout\,
	combout => \inst5|Mux11~2_combout\);

-- Location: LABCELL_X21_Y7_N42
\inst5|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~3_combout\ = (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|q_a\(11))) # (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111000000111100111100000011110011110000001111001111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \inst5|ALT_INV_Mux11~0_combout\,
	combout => \inst5|Mux11~3_combout\);

-- Location: LABCELL_X21_Y7_N30
\inst5|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(11) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux11~4_combout\);

-- Location: LABCELL_X21_Y7_N15
\inst5|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~5_combout\ = ( \inst5|Mux11~4_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux11~4_combout\,
	combout => \inst5|Mux11~5_combout\);

-- Location: LABCELL_X21_Y7_N39
\inst5|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~6_combout\ = ( \inst5|Mux11~5_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14) & \inst5|Mux11~3_combout\) ) ) # ( !\inst5|Mux11~5_combout\ & ( (\inst5|Mux11~3_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(14)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst5|ALT_INV_Mux11~3_combout\,
	dataf => \inst5|ALT_INV_Mux11~5_combout\,
	combout => \inst5|Mux11~6_combout\);

-- Location: LABCELL_X21_Y7_N57
\inst5|Mux11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~combout\ = ( \inst5|Mux11~6_combout\ & ( (!\inst5|Mux11~2_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux11~6_combout\ & ( (!\inst5|Mux11~2_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux11~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux11~6_combout\,
	combout => \inst5|Mux11~combout\);

-- Location: LABCELL_X21_Y8_N18
\inst5|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~5_combout\ = (!\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(1)))) # (\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \inst5|Mux15~5_combout\);

-- Location: LABCELL_X21_Y8_N39
\inst5|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~6_combout\ = ( \inst5|Mux15~5_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux15~5_combout\,
	combout => \inst5|Mux15~6_combout\);

-- Location: LABCELL_X21_Y8_N0
\inst5|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \inst5|Mux15~0_combout\);

-- Location: LABCELL_X21_Y8_N9
\inst5|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~4_combout\ = (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|q_a\(7))) # (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111000000110011111100000011001111110000001100111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux15~0_combout\,
	combout => \inst5|Mux15~4_combout\);

-- Location: LABCELL_X21_Y8_N33
\inst5|Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~7_combout\ = ( \inst5|Mux15~4_combout\ & ( (!\inst5|Mux15~6_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux15~4_combout\ & ( (!\inst5|Mux15~6_combout\ & 
-- \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux15~6_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux15~4_combout\,
	combout => \inst5|Mux15~7_combout\);

-- Location: LABCELL_X21_Y8_N30
\inst5|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(9) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (\inst2|altsyncram_component|auto_generated|q_a\(7)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(9) & 
-- ( (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \inst5|Mux15~1_combout\);

-- Location: LABCELL_X21_Y8_N57
\inst5|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~2_combout\ = ( \inst5|Mux15~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux15~0_combout\) ) ) # ( !\inst5|Mux15~1_combout\ & ( (!\inst5|Mux15~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001111001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux15~0_combout\,
	dataf => \inst5|ALT_INV_Mux15~1_combout\,
	combout => \inst5|Mux15~2_combout\);

-- Location: LABCELL_X21_Y8_N6
\inst5|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~3_combout\ = ( \inst5|Mux15~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(7)) ) ) # ( !\inst5|Mux15~2_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \inst5|ALT_INV_Mux15~2_combout\,
	combout => \inst5|Mux15~3_combout\);

-- Location: LABCELL_X21_Y8_N36
\inst5|Mux15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~combout\ = ( \inst5|Mux15~3_combout\ & ( (!\inst5|Mux15~7_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux15~3_combout\ & ( (!\inst5|Mux15~7_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux15~7_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux15~3_combout\,
	combout => \inst5|Mux15~combout\);

-- Location: LABCELL_X20_Y10_N48
\inst4|inst4|Equal0~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~62_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux15~combout\ & ( (\inst5|Mux12~combout\ & (\inst5|Mux16~combout\ & (\inst5|Mux14~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~62_combout\);

-- Location: LABCELL_X20_Y10_N18
\inst4|inst1|clkout[55]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(55) = LCELL(( \ClockIn~input_o\ & ( \inst4|inst4|Equal0~62_combout\ & ( ((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~62_combout\)) # (\inst5|Mux1~0_combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst4|inst4|Equal0~62_combout\ & ( 
-- (\inst5|Mux10~combout\ & \inst4|inst5|Equal0~62_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux10~combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~62_combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst4|inst4|ALT_INV_Equal0~62_combout\,
	combout => \inst4|inst1|clkout\(55));

-- Location: FF_X20_Y10_N41
\inst4|inst7|GEN_REG:55:REGX|Q[7]_NEW_REG26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst5|Equal0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\);

-- Location: LABCELL_X20_Y7_N27
\inst5|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux2~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst5|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst5|Mux2~0_combout\);

-- Location: FF_X20_Y10_N25
\inst4|inst7|GEN_REG:55:REGX|Q[6]_NEW_REG982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM983\);

-- Location: MLABCELL_X18_Y11_N18
\inst4|inst4|Equal0~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~48_combout\ = ( !\inst5|Mux14~combout\ & ( \inst5|Mux11~combout\ & ( (!\inst5|Mux16~combout\ & (!\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|Equal0~48_combout\);

-- Location: LABCELL_X16_Y9_N0
\inst4|inst5|Equal0~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~48_combout\ = ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( (\inst5|Mux17~combout\ & (!\inst5|Mux20~combout\ & (\inst5|Mux18~combout\ & !\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~48_combout\);

-- Location: MLABCELL_X18_Y11_N36
\inst4|inst1|clkout[48]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(48) = LCELL(( \inst4|inst5|Equal0~48_combout\ & ( \inst5|Mux10~combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst4|inst5|Equal0~48_combout\ & ( \inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~48_combout\ & 
-- \ClockIn~input_o\)) ) ) ) # ( \inst4|inst5|Equal0~48_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~48_combout\ & \ClockIn~input_o\)) ) ) ) # ( !\inst4|inst5|Equal0~48_combout\ & ( !\inst5|Mux10~combout\ & ( 
-- (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~48_combout\ & \ClockIn~input_o\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~48_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst4|inst5|ALT_INV_Equal0~48_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(48));

-- Location: FF_X16_Y9_N2
\inst4|inst7|GEN_REG:48:REGX|Q[7]_NEW_REG614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst5|Equal0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\);

-- Location: FF_X18_Y11_N14
\inst4|inst7|GEN_REG:48:REGX|Q[7]_NEW_REG612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst4|inst4|Equal0~48_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\);

-- Location: FF_X18_Y11_N5
\inst4|inst7|GEN_REG:48:REGX|Q[6]_NEW_REG2276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2277\);

-- Location: MLABCELL_X23_Y5_N36
\inst5|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux25~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(15) & ( (\inst2|altsyncram_component|auto_generated|q_a\(14) & \inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \inst5|Mux25~0_combout\);

-- Location: FF_X18_Y11_N49
\inst4|inst7|GEN_REG:48:REGX|Q[7]_NEW_REG610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\);

-- Location: LABCELL_X20_Y8_N54
\inst5|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux27~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(14) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (!\inst2|altsyncram_component|auto_generated|q_a\(12)))) 
-- ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(14) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (\inst2|altsyncram_component|auto_generated|q_a\(15) & \inst2|altsyncram_component|auto_generated|q_a\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \inst5|Mux27~0_combout\);

-- Location: FF_X16_Y9_N4
\inst4|inst7|GEN_REG:48:REGX|Q[7]_NEW_REG602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\);

-- Location: FF_X18_Y11_N44
\inst4|inst7|GEN_REG:48:REGX|Q[6]_NEW_REG2280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2281\);

-- Location: LABCELL_X20_Y8_N36
\inst5|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux28~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(14) & ( (\inst2|altsyncram_component|auto_generated|q_a\(12) & !\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(14) & 
-- ( (\inst2|altsyncram_component|auto_generated|q_a\(12) & (!\inst2|altsyncram_component|auto_generated|q_a\(13) $ (!\inst2|altsyncram_component|auto_generated|q_a\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \inst5|Mux28~0_combout\);

-- Location: LABCELL_X20_Y10_N12
\inst4|inst4|Equal0~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~51_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux13~combout\ & ( (\inst5|Mux14~combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux12~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~51_combout\);

-- Location: LABCELL_X20_Y10_N30
\inst4|inst5|Equal0~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~51_combout\ = ( !\inst5|Mux22~combout\ & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux21~combout\ & (\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & \inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~51_combout\);

-- Location: LABCELL_X20_Y10_N9
\inst4|inst1|clkout[60]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(60) = LCELL(( \ClockIn~input_o\ & ( \inst5|Mux10~combout\ & ( ((\inst4|inst4|Equal0~51_combout\ & \inst5|Mux1~0_combout\)) # (\inst4|inst5|Equal0~51_combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst5|Mux10~combout\ & ( 
-- (\inst4|inst4|Equal0~51_combout\ & \inst5|Mux1~0_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|ALT_INV_Equal0~51_combout\,
	datac => \inst4|inst5|ALT_INV_Equal0~51_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(60));

-- Location: FF_X20_Y10_N14
\inst4|inst7|GEN_REG:60:REGX|Q[7]_NEW_REG248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst4|Equal0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\);

-- Location: FF_X20_Y10_N32
\inst4|inst7|GEN_REG:60:REGX|Q[7]_NEW_REG250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst5|Equal0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\);

-- Location: LABCELL_X26_Y7_N12
\inst4|inst4|Equal0~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~52_combout\ = ( !\inst5|Mux16~combout\ & ( !\inst5|Mux14~combout\ & ( (\inst5|Mux15~combout\ & (\inst5|Mux11~combout\ & (!\inst5|Mux13~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~52_combout\);

-- Location: LABCELL_X26_Y7_N0
\inst4|inst5|Equal0~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~52_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux20~combout\ & (!\inst5|Mux22~combout\ & (\inst5|Mux18~combout\ & !\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~52_combout\);

-- Location: LABCELL_X26_Y7_N39
\inst4|inst1|clkout[50]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(50) = LCELL(( \inst4|inst5|Equal0~52_combout\ & ( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & ((\inst5|Mux10~combout\) # (\inst4|inst4|Equal0~52_combout\))) ) ) ) # ( !\inst4|inst5|Equal0~52_combout\ & ( \inst5|Mux1~0_combout\ & ( 
-- (\inst4|inst4|Equal0~52_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst4|inst5|Equal0~52_combout\ & ( !\inst5|Mux1~0_combout\ & ( (\inst5|Mux10~combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000001100110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|ALT_INV_Equal0~52_combout\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst4|inst5|ALT_INV_Equal0~52_combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(50));

-- Location: FF_X26_Y7_N14
\inst4|inst7|GEN_REG:50:REGX|Q[7]_NEW_REG556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst4|Equal0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\);

-- Location: FF_X26_Y7_N2
\inst4|inst7|GEN_REG:50:REGX|Q[7]_NEW_REG558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst5|Equal0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\);

-- Location: FF_X26_Y7_N17
\inst4|inst7|GEN_REG:50:REGX|Q[5]_NEW_REG2402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2403\);

-- Location: LABCELL_X20_Y7_N45
\inst5|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux3~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst5|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst5|Mux3~0_combout\);

-- Location: FF_X31_Y6_N32
\inst4|inst7|GEN_REG:50:REGX|Q[5]_NEW_REG2406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2407\);

-- Location: FF_X26_Y7_N22
\inst4|inst7|GEN_REG:50:REGX|Q[7]_NEW_REG546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\);

-- Location: FF_X31_Y6_N41
\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\);

-- Location: LABCELL_X21_Y5_N12
\inst4|inst5|Equal0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~32_combout\ = ( \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux21~combout\ & (!\inst5|Mux19~combout\ & !\inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~32_combout\);

-- Location: LABCELL_X21_Y5_N57
\inst4|inst4|Equal0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~32_combout\ = ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux16~combout\ & (!\inst5|Mux14~combout\ & (!\inst5|Mux15~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~32_combout\);

-- Location: LABCELL_X21_Y5_N0
\inst4|inst1|clkout[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(16) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~32_combout\) # (\inst4|inst5|Equal0~32_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\inst4|inst5|Equal0~32_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~32_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000001100110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|ALT_INV_Equal0~32_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~32_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(16));

-- Location: FF_X21_Y5_N59
\inst4|inst7|GEN_REG:16:REGX|Q[7]_NEW_REG632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst4|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\);

-- Location: LABCELL_X19_Y8_N21
\inst5|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux4~0_combout\ = ( \inst5|Mux1~0_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst5|Mux4~0_combout\);

-- Location: FF_X29_Y8_N8
\inst4|inst7|GEN_REG:16:REGX|Q[4]_NEW_REG2274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2275\);

-- Location: LABCELL_X24_Y9_N36
\inst4|inst4|Equal0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~26_combout\ = ( \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux15~combout\ & (\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & \inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~26_combout\);

-- Location: LABCELL_X24_Y9_N24
\inst4|inst5|Equal0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~26_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux21~combout\ & (\inst5|Mux20~combout\ & (!\inst5|Mux19~combout\ & !\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~26_combout\);

-- Location: LABCELL_X24_Y9_N18
\inst4|inst1|clkout[37]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(37) = LCELL(( \inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~26_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~26_combout\ & ( (\inst4|inst4|Equal0~26_combout\ & (\ClockIn~input_o\ & 
-- \inst5|Mux1~0_combout\)) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~26_combout\ & ( (\inst4|inst4|Equal0~26_combout\ & (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ) ) # ( !\inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~26_combout\ & ( 
-- (\inst4|inst4|Equal0~26_combout\ & (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~26_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~26_combout\,
	combout => \inst4|inst1|clkout\(37));

-- Location: FF_X24_Y9_N38
\inst4|inst7|GEN_REG:37:REGX|Q[7]_NEW_REG234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst4|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\);

-- Location: FF_X23_Y13_N44
\inst4|inst7|GEN_REG:37:REGX|Q[4]_NEW_REG1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1399\);

-- Location: MLABCELL_X23_Y13_N3
\inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1395~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1395~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1395~feeder_combout\);

-- Location: FF_X23_Y13_N5
\inst4|inst7|GEN_REG:37:REGX|Q[4]_NEW_REG1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1395~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1395\);

-- Location: FF_X24_Y9_N26
\inst4|inst7|GEN_REG:37:REGX|Q[7]_NEW_REG236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst5|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\);

-- Location: FF_X24_Y9_N28
\inst4|inst7|GEN_REG:37:REGX|Q[7]_NEW_REG224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\);

-- Location: FF_X24_Y9_N35
\inst4|inst7|GEN_REG:37:REGX|Q[7]_NEW_REG232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\);

-- Location: LABCELL_X19_Y5_N48
\inst4|inst4|Equal0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~16_combout\ = ( !\inst5|Mux14~combout\ & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux12~combout\ & (!\inst5|Mux13~combout\ & (!\inst5|Mux15~combout\ & \inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~16_combout\);

-- Location: LABCELL_X19_Y5_N30
\inst4|inst5|Equal0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~16_combout\ = ( !\inst5|Mux22~combout\ & ( !\inst5|Mux18~combout\ & ( (\inst5|Mux17~combout\ & (!\inst5|Mux21~combout\ & (!\inst5|Mux19~combout\ & !\inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~16_combout\);

-- Location: LABCELL_X19_Y5_N54
\inst4|inst1|clkout[32]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(32) = LCELL(( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst5|Equal0~16_combout\ & \inst5|Mux10~combout\)) # (\inst4|inst4|Equal0~16_combout\))) ) ) # ( !\inst5|Mux1~0_combout\ & ( (\inst4|inst5|Equal0~16_combout\ & 
-- (\ClockIn~input_o\ & \inst5|Mux10~combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000101000001110000010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~16_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~16_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(32));

-- Location: FF_X19_Y5_N50
\inst4|inst7|GEN_REG:32:REGX|Q[7]_NEW_REG824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst4|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\);

-- Location: FF_X19_Y5_N32
\inst4|inst7|GEN_REG:32:REGX|Q[7]_NEW_REG826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst5|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\);

-- Location: LABCELL_X25_Y7_N18
\inst4|inst4|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~2_combout\ = ( !\inst5|Mux12~combout\ & ( !\inst5|Mux13~combout\ & ( (!\inst5|Mux14~combout\ & (\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\ & !\inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~2_combout\);

-- Location: LABCELL_X25_Y7_N12
\inst4|inst5|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~2_combout\ = ( !\inst5|Mux18~combout\ & ( !\inst5|Mux19~combout\ & ( (!\inst5|Mux21~combout\ & (\inst5|Mux22~combout\ & (!\inst5|Mux20~combout\ & !\inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~2_combout\);

-- Location: LABCELL_X25_Y7_N24
\inst4|inst1|clkout[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(1) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst4|inst5|Equal0~2_combout\ & ( (\ClockIn~input_o\ & ((\inst5|Mux10~combout\) # (\inst4|inst4|Equal0~2_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst4|inst5|Equal0~2_combout\ & ( 
-- (\ClockIn~input_o\ & \inst5|Mux10~combout\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst4|inst5|Equal0~2_combout\ & ( (\inst4|inst4|Equal0~2_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~2_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~2_combout\,
	combout => \inst4|inst1|clkout\(1));

-- Location: LABCELL_X20_Y7_N0
\inst5|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux5~0_combout\ = (\inst5|Mux1~0_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \inst5|Mux5~0_combout\);

-- Location: FF_X29_Y6_N31
\inst4|inst7|GEN_REG:1:REGX|Q[3]_NEW_REG2556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2557\);

-- Location: FF_X25_Y7_N20
\inst4|inst7|GEN_REG:1:REGX|Q[7]_NEW_REG880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst4|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\);

-- Location: LABCELL_X29_Y6_N21
\inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2553~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2553~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2553~feeder_combout\);

-- Location: FF_X29_Y6_N23
\inst4|inst7|GEN_REG:1:REGX|Q[3]_NEW_REG2552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2553~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2553\);

-- Location: FF_X25_Y7_N14
\inst4|inst7|GEN_REG:1:REGX|Q[7]_NEW_REG882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\);

-- Location: FF_X25_Y5_N40
\inst4|inst7|GEN_REG:1:REGX|Q[7]_NEW_REG870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\);

-- Location: FF_X25_Y5_N58
\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\);

-- Location: LABCELL_X20_Y2_N54
\inst4|inst5|Equal0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~53_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( (!\inst5|Mux22~combout\ & (\inst5|Mux21~combout\ & (!\inst5|Mux20~combout\ & \inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~53_combout\);

-- Location: LABCELL_X20_Y2_N51
\inst4|inst4|Equal0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~53_combout\ = ( \inst5|Mux15~combout\ & ( !\inst5|Mux14~combout\ & ( (\inst5|Mux11~combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux12~combout\ & \inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~53_combout\);

-- Location: LABCELL_X20_Y2_N42
\inst4|inst1|clkout[58]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(58) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~53_combout\) # (\inst4|inst5|Equal0~53_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\inst4|inst5|Equal0~53_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~53_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000010101010000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~53_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~53_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(58));

-- Location: FF_X20_Y2_N56
\inst4|inst7|GEN_REG:58:REGX|Q[7]_NEW_REG306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst5|Equal0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\);

-- Location: LABCELL_X21_Y2_N9
\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305~feeder_combout\ = ( \inst4|inst4|Equal0~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst4|inst4|ALT_INV_Equal0~53_combout\,
	combout => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305~feeder_combout\);

-- Location: FF_X21_Y2_N11
\inst4|inst7|GEN_REG:58:REGX|Q[7]_NEW_REG304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\);

-- Location: LABCELL_X21_Y4_N24
\inst4|inst5|Equal0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~58_combout\ = ( !\inst5|Mux21~combout\ & ( \inst5|Mux18~combout\ & ( (\inst5|Mux17~combout\ & (!\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & \inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~58_combout\);

-- Location: LABCELL_X21_Y4_N54
\inst4|inst4|Equal0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~58_combout\ = ( !\inst5|Mux15~combout\ & ( \inst5|Mux12~combout\ & ( (\inst5|Mux11~combout\ & (\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & \inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~58_combout\);

-- Location: LABCELL_X21_Y4_N9
\inst4|inst1|clkout[53]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(53) = LCELL(( \inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~58_combout\) # (\inst4|inst5|Equal0~58_combout\))) ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( 
-- (\ClockIn~input_o\ & \inst4|inst4|Equal0~58_combout\) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst5|Mux1~0_combout\ & ( (\inst4|inst5|Equal0~58_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~58_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst4|ALT_INV_Equal0~58_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(53));

-- Location: FF_X21_Y4_N56
\inst4|inst7|GEN_REG:53:REGX|Q[7]_NEW_REG108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst4|Equal0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\);

-- Location: FF_X21_Y4_N26
\inst4|inst7|GEN_REG:53:REGX|Q[7]_NEW_REG110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst5|Equal0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\);

-- Location: LABCELL_X21_Y1_N39
\inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1683~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1683~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1683~feeder_combout\);

-- Location: FF_X21_Y1_N40
\inst4|inst7|GEN_REG:53:REGX|Q[2]_NEW_REG1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1683~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1683\);

-- Location: FF_X21_Y1_N41
\inst4|inst7|GEN_REG:53:REGX|Q[7]_NEW_REG106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\);

-- Location: FF_X21_Y1_N38
\inst4|inst7|GEN_REG:53:REGX|Q[7]_NEW_REG98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\);

-- Location: MLABCELL_X18_Y8_N18
\inst5|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux6~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(2) & ( \inst5|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst5|Mux6~0_combout\);

-- Location: FF_X21_Y1_N50
\inst4|inst7|GEN_REG:53:REGX|Q[2]_NEW_REG1686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1687\);

-- Location: LABCELL_X25_Y8_N24
\inst4|inst5|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~6_combout\ = ( !\inst5|Mux20~combout\ & ( !\inst5|Mux17~combout\ & ( (\inst5|Mux22~combout\ & (\inst5|Mux19~combout\ & (!\inst5|Mux18~combout\ & !\inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~6_combout\);

-- Location: LABCELL_X14_Y4_N15
\inst4|inst4|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~6_combout\ = ( \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( (!\inst5|Mux11~combout\ & (!\inst5|Mux14~combout\ & (!\inst5|Mux12~combout\ & \inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~6_combout\);

-- Location: LABCELL_X16_Y4_N36
\inst4|inst1|clkout[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(9) = LCELL(( \inst4|inst5|Equal0~6_combout\ & ( \inst4|inst4|Equal0~6_combout\ & ( (\ClockIn~input_o\ & ((\inst5|Mux10~combout\) # (\inst5|Mux1~0_combout\))) ) ) ) # ( !\inst4|inst5|Equal0~6_combout\ & ( \inst4|inst4|Equal0~6_combout\ 
-- & ( (\ClockIn~input_o\ & \inst5|Mux1~0_combout\) ) ) ) # ( \inst4|inst5|Equal0~6_combout\ & ( !\inst4|inst4|Equal0~6_combout\ & ( (\ClockIn~input_o\ & \inst5|Mux10~combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000101000001010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	datae => \inst4|inst5|ALT_INV_Equal0~6_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~6_combout\,
	combout => \inst4|inst1|clkout\(9));

-- Location: FF_X25_Y8_N53
\inst4|inst7|GEN_REG:9:REGX|Q[7]_NEW_REG526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\);

-- Location: FF_X25_Y8_N26
\inst4|inst7|GEN_REG:9:REGX|Q[7]_NEW_REG530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst5|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\);

-- Location: LABCELL_X19_Y11_N57
\inst4|inst4|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~3_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux13~combout\ & (!\inst5|Mux12~combout\ & (!\inst5|Mux14~combout\ & !\inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~3_combout\);

-- Location: LABCELL_X19_Y11_N42
\inst4|inst5|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~3_combout\ = ( \inst5|Mux22~combout\ & ( !\inst5|Mux19~combout\ & ( (!\inst5|Mux17~combout\ & (\inst5|Mux21~combout\ & (!\inst5|Mux20~combout\ & !\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~3_combout\);

-- Location: LABCELL_X19_Y11_N36
\inst4|inst1|clkout[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(3) = LCELL(( \ClockIn~input_o\ & ( \inst5|Mux1~0_combout\ & ( ((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~3_combout\)) # (\inst4|inst4|Equal0~3_combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst5|Mux1~0_combout\ & ( 
-- (\inst5|Mux10~combout\ & \inst4|inst5|Equal0~3_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|ALT_INV_Equal0~3_combout\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~3_combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(3));

-- Location: FF_X19_Y11_N59
\inst4|inst7|GEN_REG:3:REGX|Q[7]_NEW_REG920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst4|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\);

-- Location: FF_X19_Y14_N58
\inst4|inst7|GEN_REG:3:REGX|Q[7]_NEW_REG918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\);

-- Location: LABCELL_X19_Y14_N30
\inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3177~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3177~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3177~feeder_combout\);

-- Location: FF_X19_Y14_N32
\inst4|inst7|GEN_REG:3:REGX|Q[1]_NEW_REG3176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3177~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3177\);

-- Location: LABCELL_X21_Y6_N18
\inst5|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux7~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst5|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst5|Mux7~0_combout\);

-- Location: FF_X19_Y14_N44
\inst4|inst7|GEN_REG:3:REGX|Q[1]_NEW_REG3180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3181\);

-- Location: LABCELL_X19_Y14_N54
\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911~feeder_combout\ = ( \inst5|Mux27~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911~feeder_combout\);

-- Location: FF_X19_Y14_N56
\inst4|inst7|GEN_REG:3:REGX|Q[7]_NEW_REG910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\);

-- Location: FF_X19_Y11_N44
\inst4|inst7|GEN_REG:3:REGX|Q[7]_NEW_REG922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst5|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\);

-- Location: LABCELL_X19_Y6_N36
\inst4|inst5|Equal0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~50_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux22~combout\ & (\inst5|Mux18~combout\ & (!\inst5|Mux21~combout\ & !\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~50_combout\);

-- Location: LABCELL_X19_Y6_N54
\inst4|inst4|Equal0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~50_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux14~combout\ & ( (!\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\ & (\inst5|Mux11~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~50_combout\);

-- Location: LABCELL_X19_Y6_N24
\inst4|inst1|clkout[52]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(52) = LCELL(( \ClockIn~input_o\ & ( \inst5|Mux10~combout\ & ( ((\inst4|inst4|Equal0~50_combout\ & \inst5|Mux1~0_combout\)) # (\inst4|inst5|Equal0~50_combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst5|Mux10~combout\ & ( 
-- (\inst4|inst4|Equal0~50_combout\ & \inst5|Mux1~0_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~50_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~50_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(52));

-- Location: FF_X19_Y6_N56
\inst4|inst7|GEN_REG:52:REGX|Q[7]_NEW_REG136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst4|Equal0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\);

-- Location: FF_X19_Y6_N1
\inst4|inst7|GEN_REG:52:REGX|Q[7]_NEW_REG134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\);

-- Location: FF_X21_Y4_N40
\inst4|inst7|GEN_REG:53:REGX|Q[0]_NEW_REG3212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3213\);

-- Location: MLABCELL_X18_Y7_N6
\inst5|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux8~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(0) & ( \inst5|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst5|Mux8~0_combout\);

-- Location: FF_X21_Y1_N14
\inst4|inst7|GEN_REG:53:REGX|Q[0]_NEW_REG3216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3217\);

-- Location: MLABCELL_X18_Y7_N9
\inst1|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux7~1_combout\ = ( \inst4|inst5|outputs[0]~167_combout\ & ( !\inst4|inst4|outputs[0]~167_combout\ $ (((!\inst5|Mux28~0_combout\ & !\inst5|Mux26~0_combout\))) ) ) # ( !\inst4|inst5|outputs[0]~167_combout\ & ( !\inst4|inst4|outputs[0]~167_combout\ $ 
-- (((!\inst5|Mux26~0_combout\) # (\inst5|Mux28~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110100101000011111010010101011010111100000101101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux28~0_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[0]~167_combout\,
	datad => \inst5|ALT_INV_Mux26~0_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[0]~167_combout\,
	combout => \inst1|Mux7~1_combout\);

-- Location: FF_X21_Y4_N37
\inst4|inst7|GEN_REG:53:REGX|Q[0]_NEW_REG3214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3215\);

-- Location: LABCELL_X21_Y1_N12
\inst4|inst6|output[53][0]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][0]~68_combout\ = ( !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3215\ & 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\)))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3215\ & \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3217\))) ) ) # ( \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3213\ & 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\)))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3213\ & \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[0]_OTERM3217\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM109\,
	datab => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM107\,
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[0]_OTERM3213\,
	datad => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM111\,
	datae => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM99\,
	dataf => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[0]_OTERM3217\,
	datag => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[0]_OTERM3215\,
	combout => \inst4|inst6|output[53][0]~68_combout\);

-- Location: LABCELL_X19_Y9_N0
\inst4|inst5|Equal0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~54_combout\ = ( \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( (\inst5|Mux20~combout\ & (\inst5|Mux18~combout\ & (\inst5|Mux17~combout\ & !\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~54_combout\);

-- Location: LABCELL_X19_Y9_N6
\inst4|inst4|Equal0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~54_combout\ = ( !\inst5|Mux16~combout\ & ( \inst5|Mux14~combout\ & ( (!\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & (\inst5|Mux11~combout\ & \inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~54_combout\);

-- Location: LABCELL_X19_Y9_N15
\inst4|inst1|clkout[54]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(54) = LCELL(( \ClockIn~input_o\ & ( (!\inst4|inst5|Equal0~54_combout\ & (\inst4|inst4|Equal0~54_combout\ & ((\inst5|Mux1~0_combout\)))) # (\inst4|inst5|Equal0~54_combout\ & (((\inst4|inst4|Equal0~54_combout\ & \inst5|Mux1~0_combout\)) 
-- # (\inst5|Mux10~combout\))) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~54_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~54_combout\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \ALT_INV_ClockIn~input_o\,
	combout => \inst4|inst1|clkout\(54));

-- Location: FF_X14_Y5_N49
\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79~DUPLICATE_q\);

-- Location: LABCELL_X12_Y4_N9
\inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3355~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3355~feeder_combout\ = ( \inst5|Mux8~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux8~0_combout\,
	combout => \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3355~feeder_combout\);

-- Location: FF_X12_Y4_N11
\inst4|inst7|GEN_REG:54:REGX|Q[0]_NEW_REG3354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3355~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3355\);

-- Location: LABCELL_X12_Y4_N54
\inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3351~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3351~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3351~feeder_combout\);

-- Location: FF_X12_Y4_N56
\inst4|inst7|GEN_REG:54:REGX|Q[0]_NEW_REG3350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3351~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3351\);

-- Location: FF_X19_Y9_N2
\inst4|inst7|GEN_REG:54:REGX|Q[7]_NEW_REG82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst5|Equal0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\);

-- Location: FF_X19_Y9_N17
\inst4|inst7|GEN_REG:54:REGX|Q[7]_NEW_REG70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\);

-- Location: FF_X19_Y9_N8
\inst4|inst7|GEN_REG:54:REGX|Q[7]_NEW_REG80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst4|Equal0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\);

-- Location: FF_X12_Y4_N14
\inst4|inst7|GEN_REG:54:REGX|Q[0]_NEW_REG3352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3353\);

-- Location: LABCELL_X12_Y4_N39
\inst4|inst6|output[54][0]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][0]~144_combout\ = ( !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3355\ & (!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3353\ & 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\)))) # (\inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3355\ & (((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3353\ & \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\))) ) ) # ( \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3355\ & (!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3351\ 
-- & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\)))) # (\inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3355\ & (((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:54:REGX|Q[0]_OTERM3351\ & \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\))) 
-- # (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM79~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[0]_OTERM3355\,
	datac => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[0]_OTERM3351\,
	datad => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM83\,
	datae => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM71\,
	dataf => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM81\,
	datag => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[0]_OTERM3353\,
	combout => \inst4|inst6|output[54][0]~144_combout\);

-- Location: FF_X20_Y10_N50
\inst4|inst7|GEN_REG:55:REGX|Q[7]_NEW_REG24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst4|Equal0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\);

-- Location: LABCELL_X14_Y10_N9
\inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3129~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3129~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3129~feeder_combout\);

-- Location: FF_X14_Y10_N10
\inst4|inst7|GEN_REG:55:REGX|Q[0]_NEW_REG3128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3129~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3129\);

-- Location: FF_X14_Y10_N25
\inst4|inst7|GEN_REG:55:REGX|Q[0]_NEW_REG3132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3133\);

-- Location: LABCELL_X20_Y10_N54
\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15~feeder_combout\ = \inst5|Mux27~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15~feeder_combout\);

-- Location: FF_X20_Y10_N56
\inst4|inst7|GEN_REG:55:REGX|Q[7]_NEW_REG14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\);

-- Location: FF_X20_Y10_N37
\inst4|inst7|GEN_REG:55:REGX|Q[7]_NEW_REG22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\);

-- Location: FF_X20_Y10_N52
\inst4|inst7|GEN_REG:55:REGX|Q[0]_NEW_REG3130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3131\);

-- Location: LABCELL_X14_Y10_N24
\inst4|inst6|output[55][0]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][0]~16_combout\ = ( !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3131\ & 
-- ((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3131\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3133\))) ) ) # ( \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3129\ & 
-- ((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3129\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[0]_OTERM3133\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM27\,
	datab => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM25\,
	datac => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[0]_OTERM3129\,
	datad => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[0]_OTERM3133\,
	datae => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM15\,
	dataf => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM23\,
	datag => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[0]_OTERM3131\,
	combout => \inst4|inst6|output[55][0]~16_combout\);

-- Location: LABCELL_X16_Y10_N30
\inst4|inst4|outputs[0]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~164_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[55][0]~16_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[54][0]~144_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[53][0]~68_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[52][0]~208_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[53][0]~68_combout\,
	datab => \inst4|inst6|ALT_INV_output[54][0]~144_combout\,
	datac => \inst4|inst6|ALT_INV_output[52][0]~208_combout\,
	datad => \inst4|inst6|ALT_INV_output[55][0]~16_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~164_combout\);

-- Location: LABCELL_X24_Y5_N0
\inst4|inst5|Equal0~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~56_combout\ = ( \inst5|Mux17~combout\ & ( !\inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & (\inst5|Mux22~combout\ & (\inst5|Mux18~combout\ & !\inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~56_combout\);

-- Location: LABCELL_X24_Y5_N6
\inst4|inst4|Equal0~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~56_combout\ = ( !\inst5|Mux15~combout\ & ( !\inst5|Mux14~combout\ & ( (\inst5|Mux12~combout\ & (\inst5|Mux11~combout\ & (\inst5|Mux16~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~56_combout\);

-- Location: LABCELL_X24_Y5_N54
\inst4|inst1|clkout[49]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(49) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst4|inst4|Equal0~56_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst4|inst4|Equal0~56_combout\ & ( (\ClockIn~input_o\ & (\inst4|inst5|Equal0~56_combout\ & 
-- \inst5|Mux10~combout\)) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst4|inst4|Equal0~56_combout\ & ( (\ClockIn~input_o\ & (\inst4|inst5|Equal0~56_combout\ & \inst5|Mux10~combout\)) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( !\inst4|inst4|Equal0~56_combout\ & ( 
-- (\ClockIn~input_o\ & (\inst4|inst5|Equal0~56_combout\ & \inst5|Mux10~combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst5|ALT_INV_Equal0~56_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~56_combout\,
	combout => \inst4|inst1|clkout\(49));

-- Location: FF_X24_Y5_N8
\inst4|inst7|GEN_REG:49:REGX|Q[7]_NEW_REG542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst4|Equal0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\);

-- Location: LABCELL_X25_Y3_N3
\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541~feeder_combout\);

-- Location: FF_X25_Y3_N4
\inst4|inst7|GEN_REG:49:REGX|Q[7]_NEW_REG540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\);

-- Location: LABCELL_X25_Y3_N0
\inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3369~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3369~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3369~feeder_combout\);

-- Location: FF_X25_Y3_N1
\inst4|inst7|GEN_REG:49:REGX|Q[0]_NEW_REG3368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3369~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3369\);

-- Location: FF_X24_Y5_N2
\inst4|inst7|GEN_REG:49:REGX|Q[7]_NEW_REG544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst5|Equal0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\);

-- Location: FF_X24_Y5_N56
\inst4|inst7|GEN_REG:49:REGX|Q[7]_NEW_REG532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\);

-- Location: FF_X25_Y3_N50
\inst4|inst7|GEN_REG:49:REGX|Q[0]_NEW_REG3372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3373\);

-- Location: LABCELL_X25_Y3_N54
\inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3371~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3371~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3371~feeder_combout\);

-- Location: FF_X25_Y3_N56
\inst4|inst7|GEN_REG:49:REGX|Q[0]_NEW_REG3370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3371~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3371\);

-- Location: LABCELL_X25_Y3_N48
\inst4|inst6|output[49][0]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][0]~76_combout\ = ( !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3371\ & 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\)))) # (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3371\ & \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3373\))) ) ) # ( \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3369\ & 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\)))) # (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3369\ & \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[0]_OTERM3373\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM543\,
	datab => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM541\,
	datac => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[0]_OTERM3369\,
	datad => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM545\,
	datae => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM533\,
	dataf => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[0]_OTERM3373\,
	datag => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[0]_OTERM3371\,
	combout => \inst4|inst6|output[49][0]~76_combout\);

-- Location: FF_X16_Y9_N14
\inst4|inst7|GEN_REG:48:REGX|Q[0]_NEW_REG3558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3559\);

-- Location: FF_X16_Y9_N50
\inst4|inst7|GEN_REG:48:REGX|Q[0]_NEW_REG3554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3555\);

-- Location: FF_X16_Y9_N5
\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603~DUPLICATE_q\);

-- Location: LABCELL_X16_Y9_N51
\inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3557~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3557~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3557~feeder_combout\);

-- Location: FF_X16_Y9_N52
\inst4|inst7|GEN_REG:48:REGX|Q[0]_NEW_REG3556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3557~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3557\);

-- Location: LABCELL_X16_Y9_N12
\inst4|inst6|output[48][0]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][0]~240_combout\ = ( !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3559\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3557\ & 
-- (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3559\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3557\ & !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\))) ) ) # ( \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3559\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3555\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3559\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[0]_OTERM3555\ & 
-- !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\))) # (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM615\,
	datab => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[0]_OTERM3559\,
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[0]_OTERM3555\,
	datad => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM611\,
	datae => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM603~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM613\,
	datag => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[0]_OTERM3557\,
	combout => \inst4|inst6|output[48][0]~240_combout\);

-- Location: FF_X31_Y6_N26
\inst4|inst7|GEN_REG:50:REGX|Q[0]_NEW_REG3480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3481\);

-- Location: FF_X29_Y6_N43
\inst4|inst7|GEN_REG:50:REGX|Q[0]_NEW_REG3476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3477\);

-- Location: LABCELL_X31_Y6_N54
\inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3479~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3479~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3479~feeder_combout\);

-- Location: FF_X31_Y6_N56
\inst4|inst7|GEN_REG:50:REGX|Q[0]_NEW_REG3478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3479~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3479\);

-- Location: LABCELL_X31_Y6_N24
\inst4|inst6|output[50][0]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][0]~176_combout\ = ( !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3481\ & (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3479\ & 
-- (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3481\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3479\ & 
-- !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\))) ) ) # ( \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3481\ & 
-- (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3477\ & (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3481\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & 
-- (\inst4|inst7|GEN_REG:50:REGX|Q[0]_OTERM3477\ & !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[0]_OTERM3481\,
	datab => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM559\,
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[0]_OTERM3477\,
	datad => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM555~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM547\,
	dataf => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM557\,
	datag => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[0]_OTERM3479\,
	combout => \inst4|inst6|output[50][0]~176_combout\);

-- Location: LABCELL_X19_Y12_N18
\inst4|inst5|Equal0~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~60_combout\ = ( !\inst5|Mux19~combout\ & ( \inst5|Mux18~combout\ & ( (\inst5|Mux22~combout\ & (\inst5|Mux17~combout\ & (!\inst5|Mux20~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~60_combout\);

-- Location: LABCELL_X20_Y12_N57
\inst4|inst4|Equal0~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~60_combout\ = ( \inst5|Mux12~combout\ & ( !\inst5|Mux13~combout\ & ( (\inst5|Mux16~combout\ & (\inst5|Mux11~combout\ & (\inst5|Mux15~combout\ & !\inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~60_combout\);

-- Location: LABCELL_X19_Y12_N42
\inst4|inst1|clkout[51]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(51) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~60_combout\)) # (\inst4|inst5|Equal0~60_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & 
-- (\inst4|inst4|Equal0~60_combout\ & \ClockIn~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000010101110000000001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~60_combout\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~60_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(51));

-- Location: FF_X19_Y12_N44
\inst4|inst7|GEN_REG:51:REGX|Q[7]_NEW_REG358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\);

-- Location: FF_X19_Y12_N20
\inst4|inst7|GEN_REG:51:REGX|Q[7]_NEW_REG362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst5|Equal0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\);

-- Location: LABCELL_X16_Y12_N51
\inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3297~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3297~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3297~feeder_combout\);

-- Location: FF_X16_Y12_N53
\inst4|inst7|GEN_REG:51:REGX|Q[0]_NEW_REG3296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3297~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3297\);

-- Location: FF_X16_Y12_N37
\inst4|inst7|GEN_REG:51:REGX|Q[0]_NEW_REG3300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3301\);

-- Location: FF_X16_Y12_N5
\inst4|inst7|GEN_REG:51:REGX|Q[7]_NEW_REG350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351\);

-- Location: FF_X20_Y12_N59
\inst4|inst7|GEN_REG:51:REGX|Q[7]_NEW_REG360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst4|Equal0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\);

-- Location: FF_X16_Y12_N47
\inst4|inst7|GEN_REG:51:REGX|Q[0]_NEW_REG3298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3299\);

-- Location: LABCELL_X16_Y12_N36
\inst4|inst6|output[51][0]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][0]~48_combout\ = ( !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3301\ & (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3299\)))) # (\inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3301\ & (((!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3299\))) # 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) ) # ( \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3301\ & (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3297\)))) # (\inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3301\ & (((!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & \inst4|inst7|GEN_REG:51:REGX|Q[0]_OTERM3297\))) # 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM359\,
	datab => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM363\,
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[0]_OTERM3297\,
	datad => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[0]_OTERM3301\,
	datae => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM351\,
	dataf => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM361\,
	datag => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[0]_OTERM3299\,
	combout => \inst4|inst6|output[51][0]~48_combout\);

-- Location: LABCELL_X17_Y10_N24
\inst4|inst4|outputs[0]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~162_combout\ = ( \inst4|inst6|output[51][0]~48_combout\ & ( \inst5|Mux16~combout\ & ( (\inst5|Mux15~combout\) # (\inst4|inst6|output[49][0]~76_combout\) ) ) ) # ( !\inst4|inst6|output[51][0]~48_combout\ & ( \inst5|Mux16~combout\ & 
-- ( (\inst4|inst6|output[49][0]~76_combout\ & !\inst5|Mux15~combout\) ) ) ) # ( \inst4|inst6|output[51][0]~48_combout\ & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst6|output[48][0]~240_combout\)) # (\inst5|Mux15~combout\ & 
-- ((\inst4|inst6|output[50][0]~176_combout\))) ) ) ) # ( !\inst4|inst6|output[51][0]~48_combout\ & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst6|output[48][0]~240_combout\)) # (\inst5|Mux15~combout\ & 
-- ((\inst4|inst6|output[50][0]~176_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[49][0]~76_combout\,
	datab => \inst4|inst6|ALT_INV_output[48][0]~240_combout\,
	datac => \inst4|inst6|ALT_INV_output[50][0]~176_combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst4|inst6|ALT_INV_output[51][0]~48_combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[0]~162_combout\);

-- Location: MLABCELL_X18_Y8_N54
\inst4|inst4|Equal0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~49_combout\ = ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( (!\inst5|Mux15~combout\ & (\inst5|Mux12~combout\ & (\inst5|Mux11~combout\ & !\inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~49_combout\);

-- Location: MLABCELL_X18_Y8_N48
\inst4|inst5|Equal0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~49_combout\ = ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( (\inst5|Mux18~combout\ & (!\inst5|Mux20~combout\ & (\inst5|Mux19~combout\ & \inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~49_combout\);

-- Location: MLABCELL_X18_Y8_N0
\inst4|inst1|clkout[56]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(56) = LCELL(( \inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~49_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~49_combout\ & ( (\inst4|inst4|Equal0~49_combout\ & (\inst5|Mux1~0_combout\ & 
-- \ClockIn~input_o\)) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~49_combout\ & ( (\inst4|inst4|Equal0~49_combout\ & (\inst5|Mux1~0_combout\ & \ClockIn~input_o\)) ) ) ) # ( !\inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~49_combout\ & ( 
-- (\inst4|inst4|Equal0~49_combout\ & (\inst5|Mux1~0_combout\ & \ClockIn~input_o\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~49_combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~49_combout\,
	combout => \inst4|inst1|clkout\(56));

-- Location: FF_X18_Y8_N56
\inst4|inst7|GEN_REG:56:REGX|Q[7]_NEW_REG374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst4|Equal0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\);

-- Location: FF_X18_Y8_N50
\inst4|inst7|GEN_REG:56:REGX|Q[7]_NEW_REG376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst5|Equal0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\);

-- Location: FF_X18_Y8_N38
\inst4|inst7|GEN_REG:56:REGX|Q[0]_NEW_REG3536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3537\);

-- Location: FF_X18_Y8_N8
\inst4|inst7|GEN_REG:56:REGX|Q[0]_NEW_REG3540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3541\);

-- Location: FF_X18_Y8_N23
\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365~DUPLICATE_q\);

-- Location: FF_X18_Y7_N26
\inst4|inst7|GEN_REG:56:REGX|Q[7]_NEW_REG372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\);

-- Location: MLABCELL_X18_Y8_N39
\inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3539~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3539~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3539~feeder_combout\);

-- Location: FF_X18_Y8_N40
\inst4|inst7|GEN_REG:56:REGX|Q[0]_NEW_REG3538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3539~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3539\);

-- Location: MLABCELL_X18_Y8_N6
\inst4|inst6|output[56][0]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][0]~224_combout\ = ( !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3539\ & 
-- ((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))))) # (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (((\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3539\ & !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3541\))) ) ) # ( \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3537\ & ((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))))) # (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (((\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3537\ & 
-- !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))) # (\inst4|inst7|GEN_REG:56:REGX|Q[0]_OTERM3541\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM375\,
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM377\,
	datac => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[0]_OTERM3537\,
	datad => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[0]_OTERM3541\,
	datae => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM365~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM373\,
	datag => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[0]_OTERM3539\,
	combout => \inst4|inst6|output[56][0]~224_combout\);

-- Location: LABCELL_X16_Y7_N24
\inst4|inst4|Equal0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~61_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux14~combout\ & (\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & \inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~61_combout\);

-- Location: LABCELL_X16_Y7_N39
\inst4|inst5|Equal0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~61_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( (\inst5|Mux18~combout\ & (\inst5|Mux17~combout\ & (!\inst5|Mux20~combout\ & \inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~61_combout\);

-- Location: LABCELL_X16_Y7_N54
\inst4|inst1|clkout[59]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(59) = LCELL(( \ClockIn~input_o\ & ( \inst5|Mux1~0_combout\ & ( ((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~61_combout\)) # (\inst4|inst4|Equal0~61_combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst5|Mux1~0_combout\ & ( 
-- (\inst5|Mux10~combout\ & \inst4|inst5|Equal0~61_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~61_combout\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~61_combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(59));

-- Location: FF_X14_Y3_N13
\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\);

-- Location: FF_X16_Y7_N41
\inst4|inst7|GEN_REG:59:REGX|Q[7]_NEW_REG166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst5|Equal0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\);

-- Location: FF_X16_Y7_N38
\inst4|inst7|GEN_REG:59:REGX|Q[0]_NEW_REG3248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3249\);

-- Location: FF_X16_Y7_N44
\inst4|inst7|GEN_REG:59:REGX|Q[0]_NEW_REG3252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3253\);

-- Location: FF_X16_Y7_N56
\inst4|inst7|GEN_REG:59:REGX|Q[7]_NEW_REG154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\);

-- Location: FF_X16_Y7_N26
\inst4|inst7|GEN_REG:59:REGX|Q[7]_NEW_REG164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst4|Equal0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\);

-- Location: FF_X16_Y7_N29
\inst4|inst7|GEN_REG:59:REGX|Q[0]_NEW_REG3250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3251\);

-- Location: LABCELL_X16_Y7_N42
\inst4|inst6|output[59][0]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][0]~32_combout\ = ( !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3253\ & (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3251\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3253\ & (((!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & 
-- \inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3251\))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\))) ) ) # ( \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3253\ & 
-- (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3249\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3253\ & 
-- (((!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & \inst4|inst7|GEN_REG:59:REGX|Q[0]_OTERM3249\))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM163~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM167\,
	datac => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[0]_OTERM3249\,
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[0]_OTERM3253\,
	datae => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM155\,
	dataf => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM165\,
	datag => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[0]_OTERM3251\,
	combout => \inst4|inst6|output[59][0]~32_combout\);

-- Location: FF_X21_Y2_N29
\inst4|inst7|GEN_REG:58:REGX|Q[0]_NEW_REG3440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3441\);

-- Location: FF_X21_Y2_N53
\inst4|inst7|GEN_REG:58:REGX|Q[0]_NEW_REG3444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3445\);

-- Location: FF_X21_Y2_N8
\inst4|inst7|GEN_REG:58:REGX|Q[7]_NEW_REG294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\);

-- Location: LABCELL_X25_Y2_N36
\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303~feeder_combout\);

-- Location: FF_X25_Y2_N38
\inst4|inst7|GEN_REG:58:REGX|Q[7]_NEW_REG302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\);

-- Location: LABCELL_X20_Y2_N27
\inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3443~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3443~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3443~feeder_combout\);

-- Location: FF_X20_Y2_N28
\inst4|inst7|GEN_REG:58:REGX|Q[0]_NEW_REG3442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3443~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3443\);

-- Location: LABCELL_X21_Y2_N51
\inst4|inst6|output[58][0]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][0]~160_combout\ = ( !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3443\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3443\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3445\))) ) ) # ( \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3441\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3441\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[0]_OTERM3445\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM307\,
	datab => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM305\,
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[0]_OTERM3441\,
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[0]_OTERM3445\,
	datae => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM295\,
	dataf => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM303\,
	datag => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[0]_OTERM3443\,
	combout => \inst4|inst6|output[58][0]~160_combout\);

-- Location: MLABCELL_X18_Y6_N48
\inst4|inst5|Equal0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~57_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux21~combout\ & (\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & \inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~57_combout\);

-- Location: MLABCELL_X18_Y6_N6
\inst4|inst4|Equal0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~57_combout\ = ( !\inst5|Mux15~combout\ & ( \inst5|Mux13~combout\ & ( (\inst5|Mux11~combout\ & (!\inst5|Mux14~combout\ & (\inst5|Mux12~combout\ & \inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~57_combout\);

-- Location: MLABCELL_X18_Y6_N39
\inst4|inst1|clkout[57]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(57) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~57_combout\) # (\inst4|inst5|Equal0~57_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\inst4|inst5|Equal0~57_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~57_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000010101010000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~57_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~57_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(57));

-- Location: FF_X18_Y6_N41
\inst4|inst7|GEN_REG:57:REGX|Q[7]_NEW_REG288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\);

-- Location: FF_X18_Y6_N50
\inst4|inst7|GEN_REG:57:REGX|Q[7]_NEW_REG292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst5|Equal0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\);

-- Location: MLABCELL_X23_Y3_N39
\inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3321~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3321~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3321~feeder_combout\);

-- Location: FF_X23_Y3_N40
\inst4|inst7|GEN_REG:57:REGX|Q[0]_NEW_REG3320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3321~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3321\);

-- Location: FF_X23_Y3_N49
\inst4|inst7|GEN_REG:57:REGX|Q[0]_NEW_REG3324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3325\);

-- Location: FF_X18_Y6_N1
\inst4|inst7|GEN_REG:57:REGX|Q[7]_NEW_REG280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\);

-- Location: FF_X18_Y6_N8
\inst4|inst7|GEN_REG:57:REGX|Q[7]_NEW_REG290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst4|Equal0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\);

-- Location: FF_X23_Y5_N53
\inst4|inst7|GEN_REG:57:REGX|Q[0]_NEW_REG3322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3323\);

-- Location: MLABCELL_X23_Y3_N48
\inst4|inst6|output[57][0]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][0]~72_combout\ = ( !\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3325\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3323\)))) # (\inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3325\ & (((!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3323\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\))) ) ) # ( \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3325\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3321\)))) # (\inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3325\ & (((!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & \inst4|inst7|GEN_REG:57:REGX|Q[0]_OTERM3321\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM289\,
	datab => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM293\,
	datac => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[0]_OTERM3321\,
	datad => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[0]_OTERM3325\,
	datae => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM281\,
	dataf => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM291\,
	datag => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[0]_OTERM3323\,
	combout => \inst4|inst6|output[57][0]~72_combout\);

-- Location: LABCELL_X16_Y10_N3
\inst4|inst4|outputs[0]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~163_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[59][0]~32_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[58][0]~160_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[57][0]~72_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[56][0]~224_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[56][0]~224_combout\,
	datab => \inst4|inst6|ALT_INV_output[59][0]~32_combout\,
	datac => \inst4|inst6|ALT_INV_output[58][0]~160_combout\,
	datad => \inst4|inst6|ALT_INV_output[57][0]~72_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~163_combout\);

-- Location: LABCELL_X21_Y14_N42
\inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3483~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3483~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3483~feeder_combout\);

-- Location: FF_X21_Y14_N44
\inst4|inst7|GEN_REG:60:REGX|Q[0]_NEW_REG3482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3483~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3483\);

-- Location: FF_X21_Y14_N4
\inst4|inst7|GEN_REG:60:REGX|Q[7]_NEW_REG246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\);

-- Location: FF_X21_Y14_N2
\inst4|inst7|GEN_REG:60:REGX|Q[7]_NEW_REG238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\);

-- Location: FF_X21_Y14_N26
\inst4|inst7|GEN_REG:60:REGX|Q[0]_NEW_REG3486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3487\);

-- Location: LABCELL_X21_Y14_N0
\inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3485~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3485~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3485~feeder_combout\);

-- Location: FF_X21_Y14_N1
\inst4|inst7|GEN_REG:60:REGX|Q[0]_NEW_REG3484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3485~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3485\);

-- Location: LABCELL_X21_Y14_N24
\inst4|inst6|output[60][0]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][0]~192_combout\ = ( !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3485\ & 
-- (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\)))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3485\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3487\))) ) ) # ( \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3483\ & 
-- (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\)))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3483\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[0]_OTERM3487\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM249\,
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM251\,
	datac => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[0]_OTERM3483\,
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM247\,
	datae => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM239\,
	dataf => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[0]_OTERM3487\,
	datag => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[0]_OTERM3485\,
	combout => \inst4|inst6|output[60][0]~192_combout\);

-- Location: MLABCELL_X23_Y11_N39
\inst4|inst4|Equal0~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~63_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux15~combout\ & ( (\inst5|Mux16~combout\ & (\inst5|Mux12~combout\ & (\inst5|Mux13~combout\ & \inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~63_combout\);

-- Location: MLABCELL_X23_Y11_N18
\inst4|inst5|Equal0~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~63_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux19~combout\ & ( (\inst5|Mux18~combout\ & (\inst5|Mux22~combout\ & (\inst5|Mux17~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~63_combout\);

-- Location: MLABCELL_X23_Y11_N54
\inst4|inst1|clkout[63]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(63) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst4|Equal0~63_combout\ & \inst5|Mux1~0_combout\)) # (\inst4|inst5|Equal0~63_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & 
-- (\inst4|inst4|Equal0~63_combout\ & \inst5|Mux1~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000101000101010000010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst4|inst4|ALT_INV_Equal0~63_combout\,
	datac => \inst4|inst5|ALT_INV_Equal0~63_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(63));

-- Location: FF_X23_Y11_N20
\inst4|inst7|GEN_REG:63:REGX|Q[7]_NEW_REG68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst5|Equal0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\);

-- Location: FF_X23_Y11_N41
\inst4|inst7|GEN_REG:63:REGX|Q[7]_NEW_REG66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst4|Equal0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\);

-- Location: FF_X24_Y11_N5
\inst4|inst7|GEN_REG:63:REGX|Q[0]_NEW_REG3194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3195\);

-- Location: FF_X23_Y11_N25
\inst4|inst7|GEN_REG:63:REGX|Q[7]_NEW_REG64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\);

-- Location: FF_X23_Y11_N56
\inst4|inst7|GEN_REG:63:REGX|Q[7]_NEW_REG56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\);

-- Location: FF_X23_Y11_N13
\inst4|inst7|GEN_REG:63:REGX|Q[0]_NEW_REG3198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3199\);

-- Location: FF_X23_Y11_N38
\inst4|inst7|GEN_REG:63:REGX|Q[0]_NEW_REG3196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3197\);

-- Location: MLABCELL_X23_Y11_N12
\inst4|inst6|output[63][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][0]~0_combout\ = ( !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3197\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3197\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3199\))) ) ) # ( \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3195\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3195\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[0]_OTERM3199\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM69\,
	datab => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM67\,
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[0]_OTERM3195\,
	datad => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM65\,
	datae => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM57\,
	dataf => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[0]_OTERM3199\,
	datag => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[0]_OTERM3197\,
	combout => \inst4|inst6|output[63][0]~0_combout\);

-- Location: LABCELL_X24_Y9_N48
\inst4|inst4|Equal0~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~59_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( (\inst5|Mux13~combout\ & (\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\ & \inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~59_combout\);

-- Location: LABCELL_X24_Y9_N12
\inst4|inst5|Equal0~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~59_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux21~combout\ & (\inst5|Mux20~combout\ & (\inst5|Mux19~combout\ & \inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~59_combout\);

-- Location: LABCELL_X24_Y9_N9
\inst4|inst1|clkout[61]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(61) = LCELL(( \ClockIn~input_o\ & ( (!\inst4|inst4|Equal0~59_combout\ & (\inst4|inst5|Equal0~59_combout\ & ((\inst5|Mux10~combout\)))) # (\inst4|inst4|Equal0~59_combout\ & (((\inst4|inst5|Equal0~59_combout\ & \inst5|Mux10~combout\)) # 
-- (\inst5|Mux1~0_combout\))) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~59_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~59_combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \ALT_INV_ClockIn~input_o\,
	combout => \inst4|inst1|clkout\(61));

-- Location: FF_X28_Y5_N38
\inst4|inst7|GEN_REG:61:REGX|Q[0]_NEW_REG3276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3277\);

-- Location: FF_X25_Y9_N28
\inst4|inst7|GEN_REG:61:REGX|Q[7]_NEW_REG38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst4|inst4|Equal0~59_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\);

-- Location: FF_X28_Y5_N56
\inst4|inst7|GEN_REG:61:REGX|Q[0]_NEW_REG3272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3273\);

-- Location: LABCELL_X25_Y9_N21
\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~feeder_combout\ = ( \inst4|inst5|Equal0~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst4|inst5|ALT_INV_Equal0~59_combout\,
	combout => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~feeder_combout\);

-- Location: FF_X25_Y9_N22
\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\);

-- Location: FF_X25_Y9_N1
\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29~DUPLICATE_q\);

-- Location: LABCELL_X25_Y9_N39
\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37~feeder_combout\);

-- Location: FF_X25_Y9_N40
\inst4|inst7|GEN_REG:61:REGX|Q[7]_NEW_REG36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\);

-- Location: MLABCELL_X28_Y5_N27
\inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3275~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3275~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3275~feeder_combout\);

-- Location: FF_X28_Y5_N29
\inst4|inst7|GEN_REG:61:REGX|Q[0]_NEW_REG3274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3275~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3275\);

-- Location: MLABCELL_X28_Y5_N36
\inst4|inst6|output[61][0]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][0]~64_combout\ = ( !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3277\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3275\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\))))) # (\inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3277\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3275\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\))) # (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\))) ) ) # ( \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29~DUPLICATE_q\ & ( 
-- (!\inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3277\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3273\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\))))) # (\inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3277\ & 
-- (((\inst4|inst7|GEN_REG:61:REGX|Q[0]_OTERM3273\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\))) # (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[0]_OTERM3277\,
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM39\,
	datac => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[0]_OTERM3273\,
	datad => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM41~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM29~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM37\,
	datag => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[0]_OTERM3275\,
	combout => \inst4|inst6|output[61][0]~64_combout\);

-- Location: MLABCELL_X18_Y5_N54
\inst4|inst4|Equal0~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~55_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux14~combout\ & ( (\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & (\inst5|Mux11~combout\ & !\inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~55_combout\);

-- Location: MLABCELL_X18_Y5_N24
\inst4|inst5|Equal0~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~55_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( (\inst5|Mux20~combout\ & (\inst5|Mux19~combout\ & (\inst5|Mux21~combout\ & !\inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~55_combout\);

-- Location: MLABCELL_X18_Y5_N39
\inst4|inst1|clkout[62]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(62) = LCELL(( \inst4|inst5|Equal0~55_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~55_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~55_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~55_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100010001000101010001000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux10~combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~55_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~55_combout\,
	combout => \inst4|inst1|clkout\(62));

-- Location: FF_X18_Y5_N26
\inst4|inst7|GEN_REG:62:REGX|Q[7]_NEW_REG180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst5|Equal0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\);

-- Location: FF_X18_Y5_N56
\inst4|inst7|GEN_REG:62:REGX|Q[7]_NEW_REG178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst4|Equal0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\);

-- Location: LABCELL_X14_Y9_N24
\inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3381~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3381~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3381~feeder_combout\);

-- Location: FF_X14_Y9_N26
\inst4|inst7|GEN_REG:62:REGX|Q[0]_NEW_REG3380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3381~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3381\);

-- Location: FF_X18_Y2_N58
\inst4|inst7|GEN_REG:62:REGX|Q[7]_NEW_REG176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\);

-- Location: FF_X14_Y9_N2
\inst4|inst7|GEN_REG:62:REGX|Q[7]_NEW_REG168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169\);

-- Location: FF_X14_Y9_N20
\inst4|inst7|GEN_REG:62:REGX|Q[0]_NEW_REG3384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3385\);

-- Location: LABCELL_X14_Y9_N27
\inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3383~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3383~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3383~feeder_combout\);

-- Location: FF_X14_Y9_N29
\inst4|inst7|GEN_REG:62:REGX|Q[0]_NEW_REG3382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3383~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3383\);

-- Location: LABCELL_X14_Y9_N18
\inst4|inst6|output[62][0]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][0]~128_combout\ = ( !\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (\inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3383\ & 
-- (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (\inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3383\ & !\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\))) # 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3385\))) ) ) # ( \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (\inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3381\ & 
-- (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (\inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3381\ & !\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\))) # 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[0]_OTERM3385\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM181\,
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM179\,
	datac => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[0]_OTERM3381\,
	datad => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM177\,
	datae => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM169\,
	dataf => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[0]_OTERM3385\,
	datag => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[0]_OTERM3383\,
	combout => \inst4|inst6|output[62][0]~128_combout\);

-- Location: MLABCELL_X18_Y10_N18
\inst4|inst4|outputs[0]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~165_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[63][0]~0_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[62][0]~128_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[61][0]~64_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[60][0]~192_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[60][0]~192_combout\,
	datab => \inst4|inst6|ALT_INV_output[63][0]~0_combout\,
	datac => \inst4|inst6|ALT_INV_output[61][0]~64_combout\,
	datad => \inst4|inst6|ALT_INV_output[62][0]~128_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~165_combout\);

-- Location: LABCELL_X16_Y10_N54
\inst4|inst4|outputs[0]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~166_combout\ = ( \inst4|inst4|outputs[0]~163_combout\ & ( \inst4|inst4|outputs[0]~165_combout\ & ( ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~162_combout\))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[0]~164_combout\))) # (\inst5|Mux13~combout\) ) ) ) # ( !\inst4|inst4|outputs[0]~163_combout\ & ( \inst4|inst4|outputs[0]~165_combout\ & ( (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\ & \inst4|inst4|outputs[0]~162_combout\)))) 
-- # (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)) # (\inst4|inst4|outputs[0]~164_combout\))) ) ) ) # ( \inst4|inst4|outputs[0]~163_combout\ & ( !\inst4|inst4|outputs[0]~165_combout\ & ( (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[0]~162_combout\) # (\inst5|Mux13~combout\)))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~164_combout\ & (!\inst5|Mux13~combout\))) ) ) ) # ( !\inst4|inst4|outputs[0]~163_combout\ & ( !\inst4|inst4|outputs[0]~165_combout\ & 
-- ( (!\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~162_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~164_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[0]~164_combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[0]~162_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[0]~163_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[0]~165_combout\,
	combout => \inst4|inst4|outputs[0]~166_combout\);

-- Location: LABCELL_X26_Y9_N54
\inst4|inst5|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~11_combout\ = ( !\inst5|Mux19~combout\ & ( \inst5|Mux21~combout\ & ( (\inst5|Mux22~combout\ & (!\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~11_combout\);

-- Location: LABCELL_X29_Y10_N48
\inst4|inst4|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~11_combout\ = ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( (\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & (\inst5|Mux14~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|Equal0~11_combout\);

-- Location: LABCELL_X26_Y9_N36
\inst4|inst1|clkout[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(7) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~11_combout\) # (\inst4|inst5|Equal0~11_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\inst4|inst5|Equal0~11_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & \inst4|inst4|Equal0~11_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000101000001010000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~11_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst4|ALT_INV_Equal0~11_combout\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(7));

-- Location: FF_X29_Y10_N50
\inst4|inst7|GEN_REG:7:REGX|Q[7]_NEW_REG598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst4|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\);

-- Location: FF_X26_Y9_N56
\inst4|inst7|GEN_REG:7:REGX|Q[7]_NEW_REG600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst5|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\);

-- Location: FF_X26_Y9_N5
\inst4|inst7|GEN_REG:7:REGX|Q[0]_NEW_REG3242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3243\);

-- Location: FF_X28_Y6_N16
\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\);

-- Location: FF_X26_Y9_N25
\inst4|inst7|GEN_REG:7:REGX|Q[7]_NEW_REG588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\);

-- Location: FF_X26_Y9_N8
\inst4|inst7|GEN_REG:7:REGX|Q[0]_NEW_REG3246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3247\);

-- Location: FF_X26_Y9_N49
\inst4|inst7|GEN_REG:7:REGX|Q[0]_NEW_REG3244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3245\);

-- Location: LABCELL_X26_Y9_N6
\inst4|inst6|output[7][0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][0]~28_combout\ = ( !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3245\ & 
-- (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3245\ & 
-- !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3247\))) ) ) # ( \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ 
-- & (\inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3243\ & (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3243\ & 
-- !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:7:REGX|Q[0]_OTERM3247\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM599\,
	datab => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM601\,
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[0]_OTERM3243\,
	datad => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM597~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM589\,
	dataf => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[0]_OTERM3247\,
	datag => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[0]_OTERM3245\,
	combout => \inst4|inst6|output[7][0]~28_combout\);

-- Location: LABCELL_X21_Y9_N12
\inst4|inst5|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~10_combout\ = ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( (\inst5|Mux22~combout\ & (!\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & !\inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~10_combout\);

-- Location: LABCELL_X21_Y9_N30
\inst4|inst4|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~10_combout\ = ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux13~combout\ & (\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\ & \inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~10_combout\);

-- Location: LABCELL_X21_Y9_N54
\inst4|inst1|clkout[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(5) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~10_combout\) # (\inst4|inst5|Equal0~10_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\inst4|inst5|Equal0~10_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & \inst4|inst4|Equal0~10_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000011000000110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|ALT_INV_Equal0~10_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst4|ALT_INV_Equal0~10_combout\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(5));

-- Location: FF_X21_Y9_N14
\inst4|inst7|GEN_REG:5:REGX|Q[7]_NEW_REG278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst5|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\);

-- Location: LABCELL_X21_Y12_N18
\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275~feeder_combout\);

-- Location: FF_X21_Y12_N19
\inst4|inst7|GEN_REG:5:REGX|Q[7]_NEW_REG274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\);

-- Location: FF_X21_Y9_N2
\inst4|inst7|GEN_REG:5:REGX|Q[0]_NEW_REG3338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3339\);

-- Location: FF_X21_Y9_N8
\inst4|inst7|GEN_REG:5:REGX|Q[0]_NEW_REG3342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3343\);

-- Location: FF_X21_Y9_N5
\inst4|inst7|GEN_REG:5:REGX|Q[7]_NEW_REG266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\);

-- Location: FF_X21_Y9_N32
\inst4|inst7|GEN_REG:5:REGX|Q[7]_NEW_REG276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst4|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\);

-- Location: FF_X21_Y9_N59
\inst4|inst7|GEN_REG:5:REGX|Q[0]_NEW_REG3340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3341\);

-- Location: LABCELL_X21_Y9_N6
\inst4|inst6|output[5][0]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][0]~116_combout\ = ( !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3343\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ & 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3341\)))) # (\inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3343\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ & \inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3341\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) ) # ( \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3343\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ & 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3339\)))) # (\inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3343\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ & \inst4|inst7|GEN_REG:5:REGX|Q[0]_OTERM3339\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM279\,
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM275\,
	datac => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[0]_OTERM3339\,
	datad => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[0]_OTERM3343\,
	datae => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM267\,
	dataf => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM277\,
	datag => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[0]_OTERM3341\,
	combout => \inst4|inst6|output[5][0]~116_combout\);

-- Location: MLABCELL_X13_Y7_N0
\inst4|inst5|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~8_combout\ = ( !\inst5|Mux18~combout\ & ( !\inst5|Mux22~combout\ & ( (!\inst5|Mux17~combout\ & (\inst5|Mux20~combout\ & (!\inst5|Mux21~combout\ & !\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~8_combout\);

-- Location: LABCELL_X14_Y7_N18
\inst4|inst4|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~8_combout\ = ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( (\inst5|Mux14~combout\ & (!\inst5|Mux15~combout\ & (!\inst5|Mux13~combout\ & !\inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|Equal0~8_combout\);

-- Location: MLABCELL_X13_Y7_N6
\inst4|inst1|clkout[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(4) = LCELL(( \inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~8_combout\) # (\inst4|inst5|Equal0~8_combout\))) ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( 
-- (\inst4|inst4|Equal0~8_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst5|Mux1~0_combout\ & ( (\inst4|inst5|Equal0~8_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000011000000110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~8_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~8_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(4));

-- Location: FF_X12_Y6_N4
\inst4|inst7|GEN_REG:4:REGX|Q[7]_NEW_REG850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\);

-- Location: FF_X13_Y7_N19
\inst4|inst7|GEN_REG:4:REGX|Q[7]_NEW_REG852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst4|inst4|Equal0~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\);

-- Location: LABCELL_X10_Y6_N15
\inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3519~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3519~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3519~feeder_combout\);

-- Location: FF_X10_Y6_N16
\inst4|inst7|GEN_REG:4:REGX|Q[0]_NEW_REG3518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3519~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3519\);

-- Location: FF_X13_Y7_N2
\inst4|inst7|GEN_REG:4:REGX|Q[7]_NEW_REG854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst5|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\);

-- Location: FF_X12_Y6_N2
\inst4|inst7|GEN_REG:4:REGX|Q[7]_NEW_REG842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\);

-- Location: FF_X12_Y6_N14
\inst4|inst7|GEN_REG:4:REGX|Q[0]_NEW_REG3522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3523\);

-- Location: FF_X12_Y6_N11
\inst4|inst7|GEN_REG:4:REGX|Q[0]_NEW_REG3520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3521\);

-- Location: LABCELL_X12_Y6_N12
\inst4|inst6|output[4][0]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][0]~220_combout\ = ( !\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3521\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3521\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3523\))) ) ) # ( \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3519\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3519\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[0]_OTERM3523\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM851\,
	datab => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM853\,
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[0]_OTERM3519\,
	datad => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM855\,
	datae => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM843\,
	dataf => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[0]_OTERM3523\,
	datag => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[0]_OTERM3521\,
	combout => \inst4|inst6|output[4][0]~220_combout\);

-- Location: LABCELL_X24_Y7_N54
\inst4|inst4|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~9_combout\ = ( \inst5|Mux15~combout\ & ( !\inst5|Mux12~combout\ & ( (\inst5|Mux14~combout\ & (!\inst5|Mux16~combout\ & (!\inst5|Mux11~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~9_combout\);

-- Location: LABCELL_X24_Y7_N6
\inst4|inst5|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~9_combout\ = ( !\inst5|Mux19~combout\ & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (!\inst5|Mux22~combout\ & (\inst5|Mux21~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~9_combout\);

-- Location: LABCELL_X24_Y7_N48
\inst4|inst1|clkout[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(6) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst4|inst5|Equal0~9_combout\ & ( (\ClockIn~input_o\ & ((\inst5|Mux10~combout\) # (\inst4|inst4|Equal0~9_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst4|inst5|Equal0~9_combout\ & ( 
-- (\ClockIn~input_o\ & \inst5|Mux10~combout\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst4|inst5|Equal0~9_combout\ & ( (\ClockIn~input_o\ & \inst4|inst4|Equal0~9_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~9_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~9_combout\,
	combout => \inst4|inst1|clkout\(6));

-- Location: FF_X24_Y7_N56
\inst4|inst7|GEN_REG:6:REGX|Q[7]_NEW_REG728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst4|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\);

-- Location: FF_X24_Y7_N14
\inst4|inst7|GEN_REG:6:REGX|Q[0]_NEW_REG3438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3439\);

-- Location: FF_X24_Y7_N58
\inst4|inst7|GEN_REG:6:REGX|Q[0]_NEW_REG3434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3435\);

-- Location: FF_X24_Y7_N8
\inst4|inst7|GEN_REG:6:REGX|Q[7]_NEW_REG730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst5|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\);

-- Location: FF_X24_Y7_N10
\inst4|inst7|GEN_REG:6:REGX|Q[7]_NEW_REG718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\);

-- Location: LABCELL_X24_Y7_N21
\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~feeder_combout\);

-- Location: FF_X24_Y7_N22
\inst4|inst7|GEN_REG:6:REGX|Q[7]_NEW_REG726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\);

-- Location: FF_X24_Y7_N40
\inst4|inst7|GEN_REG:6:REGX|Q[0]_NEW_REG3436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3437\);

-- Location: LABCELL_X24_Y7_N12
\inst4|inst6|output[6][0]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][0]~156_combout\ = ( !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3437\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & 
-- !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3437\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3439\))) ) ) # ( \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3435\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & 
-- !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3435\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[0]_OTERM3439\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM729\,
	datab => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[0]_OTERM3439\,
	datac => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[0]_OTERM3435\,
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM731\,
	datae => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM719\,
	dataf => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM727\,
	datag => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[0]_OTERM3437\,
	combout => \inst4|inst6|output[6][0]~156_combout\);

-- Location: LABCELL_X17_Y10_N21
\inst4|inst4|outputs[0]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~149_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[7][0]~28_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[5][0]~116_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[6][0]~156_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[4][0]~220_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[7][0]~28_combout\,
	datab => \inst4|inst6|ALT_INV_output[5][0]~116_combout\,
	datac => \inst4|inst6|ALT_INV_output[4][0]~220_combout\,
	datad => \inst4|inst6|ALT_INV_output[6][0]~156_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[0]~149_combout\);

-- Location: LABCELL_X16_Y9_N39
\inst4|inst5|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~1_combout\ = ( \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( (!\inst5|Mux17~combout\ & (!\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & !\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~1_combout\);

-- Location: LABCELL_X14_Y9_N3
\inst4|inst4|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~1_combout\ = ( !\inst5|Mux11~combout\ & ( !\inst5|Mux13~combout\ & ( (!\inst5|Mux14~combout\ & (\inst5|Mux15~combout\ & (!\inst5|Mux12~combout\ & !\inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~1_combout\);

-- Location: LABCELL_X16_Y9_N24
\inst4|inst1|clkout[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(2) = LCELL(( \ClockIn~input_o\ & ( (!\inst5|Mux1~0_combout\ & (\inst4|inst5|Equal0~1_combout\ & (\inst5|Mux10~combout\))) # (\inst5|Mux1~0_combout\ & (((\inst4|inst5|Equal0~1_combout\ & \inst5|Mux10~combout\)) # 
-- (\inst4|inst4|Equal0~1_combout\))) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~1_combout\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_ClockIn~input_o\,
	combout => \inst4|inst1|clkout\(2));

-- Location: FF_X26_Y5_N13
\inst4|inst7|GEN_REG:2:REGX|Q[7]_NEW_REG1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\);

-- Location: FF_X16_Y9_N41
\inst4|inst7|GEN_REG:2:REGX|Q[7]_NEW_REG1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst5|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\);

-- Location: FF_X16_Y9_N26
\inst4|inst7|GEN_REG:2:REGX|Q[0]_NEW_REG3542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3543\);

-- Location: FF_X16_Y9_N37
\inst4|inst7|GEN_REG:2:REGX|Q[7]_NEW_REG1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst4|inst4|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\);

-- Location: FF_X13_Y5_N10
\inst4|inst7|GEN_REG:2:REGX|Q[7]_NEW_REG1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\);

-- Location: FF_X16_Y9_N44
\inst4|inst7|GEN_REG:2:REGX|Q[0]_NEW_REG3546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3547\);

-- Location: LABCELL_X16_Y9_N27
\inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3545~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3545~feeder_combout\ = \inst1|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3545~feeder_combout\);

-- Location: FF_X16_Y9_N29
\inst4|inst7|GEN_REG:2:REGX|Q[0]_NEW_REG3544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3545~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3545\);

-- Location: LABCELL_X16_Y9_N42
\inst4|inst6|output[2][0]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][0]~188_combout\ = ( !\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ & 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3545\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ & \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3545\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3547\))) ) ) # ( \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ & 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3543\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ & \inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3543\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[0]_OTERM3547\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1075\,
	datab => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1079\,
	datac => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[0]_OTERM3543\,
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1077\,
	datae => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1067\,
	dataf => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[0]_OTERM3547\,
	datag => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[0]_OTERM3545\,
	combout => \inst4|inst6|output[2][0]~188_combout\);

-- Location: FF_X29_Y6_N38
\inst4|inst7|GEN_REG:1:REGX|Q[0]_NEW_REG3464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3465\);

-- Location: FF_X29_Y6_N11
\inst4|inst7|GEN_REG:1:REGX|Q[0]_NEW_REG3468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3469\);

-- Location: FF_X29_Y6_N2
\inst4|inst7|GEN_REG:1:REGX|Q[0]_NEW_REG3466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3467\);

-- Location: LABCELL_X29_Y6_N12
\inst4|inst6|output[1][0]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][0]~124_combout\ = ( !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (\inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3467\ & 
-- ((!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (\inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3467\ & 
-- !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3469\))) ) ) # ( \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ 
-- & (\inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3465\ & ((!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (\inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3465\ & 
-- !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:1:REGX|Q[0]_OTERM3469\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM883\,
	datab => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM881\,
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[0]_OTERM3465\,
	datad => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[0]_OTERM3469\,
	datae => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM871\,
	dataf => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM879~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[0]_OTERM3467\,
	combout => \inst4|inst6|output[1][0]~124_combout\);

-- Location: LABCELL_X21_Y5_N24
\inst4|inst5|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~0_combout\ = ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux21~combout\ & (!\inst5|Mux19~combout\ & !\inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~0_combout\);

-- Location: LABCELL_X21_Y5_N6
\inst4|inst4|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~0_combout\ = ( !\inst5|Mux15~combout\ & ( !\inst5|Mux11~combout\ & ( (!\inst5|Mux16~combout\ & (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & !\inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|Equal0~0_combout\);

-- Location: LABCELL_X21_Y5_N21
\inst4|inst1|clkout[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(0) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~0_combout\) # (\inst4|inst5|Equal0~0_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\inst4|inst5|Equal0~0_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~0_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000101000001010000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(0));

-- Location: FF_X20_Y6_N11
\inst4|inst7|GEN_REG:0:REGX|Q[7]_NEW_REG1224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\);

-- Location: FF_X21_Y5_N26
\inst4|inst7|GEN_REG:0:REGX|Q[7]_NEW_REG1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst4|inst5|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\);

-- Location: FF_X18_Y7_N2
\inst4|inst7|GEN_REG:0:REGX|Q[0]_NEW_REG3578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst1|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3579\);

-- Location: FF_X18_Y7_N19
\inst4|inst7|GEN_REG:0:REGX|Q[0]_NEW_REG3582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3583\);

-- Location: FF_X23_Y5_N26
\inst4|inst7|GEN_REG:0:REGX|Q[7]_NEW_REG1212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\);

-- Location: FF_X21_Y5_N8
\inst4|inst7|GEN_REG:0:REGX|Q[7]_NEW_REG1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst4|inst4|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\);

-- Location: FF_X18_Y7_N11
\inst4|inst7|GEN_REG:0:REGX|Q[0]_NEW_REG3580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst1|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3581\);

-- Location: MLABCELL_X18_Y7_N24
\inst4|inst6|output[0][0]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][0]~252_combout\ = ( !\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3583\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3581\)))) # (\inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3583\ & (((!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & \inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3581\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) ) # ( \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3583\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3579\)))) # (\inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3583\ & (((!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & \inst4|inst7|GEN_REG:0:REGX|Q[0]_OTERM3579\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1225\,
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1223\,
	datac => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[0]_OTERM3579\,
	datad => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[0]_OTERM3583\,
	datae => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1213\,
	dataf => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1219\,
	datag => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[0]_OTERM3581\,
	combout => \inst4|inst6|output[0][0]~252_combout\);

-- Location: FF_X19_Y14_N31
\inst4|inst7|GEN_REG:3:REGX|Q[0]_NEW_REG3386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3387\);

-- Location: FF_X19_Y14_N50
\inst4|inst7|GEN_REG:3:REGX|Q[0]_NEW_REG3390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3391\);

-- Location: LABCELL_X19_Y14_N57
\inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3389~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3389~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3389~feeder_combout\);

-- Location: FF_X19_Y14_N59
\inst4|inst7|GEN_REG:3:REGX|Q[0]_NEW_REG3388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3389~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3389\);

-- Location: LABCELL_X19_Y14_N48
\inst4|inst6|output[3][0]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][0]~60_combout\ = ( !\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3389\)))) # (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (((\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3389\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3391\))) ) ) # ( \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3387\)))) # (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (((\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & \inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3387\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[0]_OTERM3391\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM923\,
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM919\,
	datac => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[0]_OTERM3387\,
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM921\,
	datae => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM911\,
	dataf => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[0]_OTERM3391\,
	datag => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[0]_OTERM3389\,
	combout => \inst4|inst6|output[3][0]~60_combout\);

-- Location: LABCELL_X16_Y10_N12
\inst4|inst4|outputs[0]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~147_combout\ = ( \inst4|inst6|output[3][0]~60_combout\ & ( \inst5|Mux15~combout\ & ( (\inst5|Mux16~combout\) # (\inst4|inst6|output[2][0]~188_combout\) ) ) ) # ( !\inst4|inst6|output[3][0]~60_combout\ & ( \inst5|Mux15~combout\ & ( 
-- (\inst4|inst6|output[2][0]~188_combout\ & !\inst5|Mux16~combout\) ) ) ) # ( \inst4|inst6|output[3][0]~60_combout\ & ( !\inst5|Mux15~combout\ & ( (!\inst5|Mux16~combout\ & ((\inst4|inst6|output[0][0]~252_combout\))) # (\inst5|Mux16~combout\ & 
-- (\inst4|inst6|output[1][0]~124_combout\)) ) ) ) # ( !\inst4|inst6|output[3][0]~60_combout\ & ( !\inst5|Mux15~combout\ & ( (!\inst5|Mux16~combout\ & ((\inst4|inst6|output[0][0]~252_combout\))) # (\inst5|Mux16~combout\ & 
-- (\inst4|inst6|output[1][0]~124_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[2][0]~188_combout\,
	datab => \inst4|inst6|ALT_INV_output[1][0]~124_combout\,
	datac => \inst4|inst6|ALT_INV_output[0][0]~252_combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst4|inst6|ALT_INV_output[3][0]~60_combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~147_combout\);

-- Location: LABCELL_X17_Y3_N42
\inst4|inst5|Equal0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~13_combout\ = ( !\inst5|Mux22~combout\ & ( \inst5|Mux20~combout\ & ( (\inst5|Mux21~combout\ & (!\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & \inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~13_combout\);

-- Location: LABCELL_X17_Y3_N27
\inst4|inst4|Equal0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~13_combout\ = ( \inst5|Mux14~combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & (\inst5|Mux13~combout\ & (!\inst5|Mux16~combout\ & \inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~13_combout\);

-- Location: LABCELL_X17_Y3_N33
\inst4|inst1|clkout[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(14) = LCELL(( \inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~13_combout\) # (\inst4|inst5|Equal0~13_combout\))) ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( 
-- (\ClockIn~input_o\ & \inst4|inst4|Equal0~13_combout\) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst5|Mux1~0_combout\ & ( (\inst4|inst5|Equal0~13_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|ALT_INV_Equal0~13_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst4|ALT_INV_Equal0~13_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(14));

-- Location: FF_X17_Y5_N50
\inst4|inst7|GEN_REG:14:REGX|Q[7]_NEW_REG838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst4|inst4|Equal0~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\);

-- Location: FF_X18_Y3_N55
\inst4|inst7|GEN_REG:14:REGX|Q[7]_NEW_REG840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst4|inst5|Equal0~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\);

-- Location: FF_X18_Y3_N5
\inst4|inst7|GEN_REG:14:REGX|Q[0]_NEW_REG3470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3471\);

-- Location: LABCELL_X17_Y5_N6
\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~feeder_combout\);

-- Location: FF_X17_Y5_N7
\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\);

-- Location: MLABCELL_X18_Y3_N36
\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829~feeder_combout\ = ( \inst5|Mux27~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829~feeder_combout\);

-- Location: FF_X18_Y3_N37
\inst4|inst7|GEN_REG:14:REGX|Q[7]_NEW_REG828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\);

-- Location: FF_X18_Y3_N26
\inst4|inst7|GEN_REG:14:REGX|Q[0]_NEW_REG3474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3475\);

-- Location: MLABCELL_X18_Y3_N0
\inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3473~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3473~feeder_combout\ = \inst1|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3473~feeder_combout\);

-- Location: FF_X18_Y3_N1
\inst4|inst7|GEN_REG:14:REGX|Q[0]_NEW_REG3472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3473~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3473\);

-- Location: MLABCELL_X18_Y3_N24
\inst4|inst6|output[14][0]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][0]~140_combout\ = ( !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3473\ & 
-- (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (((\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3473\ & 
-- !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3475\))) ) ) # ( \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3471\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (((\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3471\ & !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:14:REGX|Q[0]_OTERM3475\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM839\,
	datab => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM841\,
	datac => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[0]_OTERM3471\,
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM837~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM829\,
	dataf => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[0]_OTERM3475\,
	datag => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[0]_OTERM3473\,
	combout => \inst4|inst6|output[14][0]~140_combout\);

-- Location: LABCELL_X20_Y3_N12
\inst4|inst5|Equal0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~12_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux17~combout\ & (!\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & !\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~12_combout\);

-- Location: LABCELL_X20_Y3_N30
\inst4|inst4|Equal0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~12_combout\ = ( \inst5|Mux13~combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux15~combout\ & (!\inst5|Mux11~combout\ & (\inst5|Mux14~combout\ & !\inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~12_combout\);

-- Location: LABCELL_X20_Y3_N39
\inst4|inst1|clkout[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(12) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~12_combout\) # (\inst4|inst5|Equal0~12_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\inst4|inst5|Equal0~12_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~12_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000001100110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|ALT_INV_Equal0~12_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~12_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(12));

-- Location: FF_X20_Y3_N32
\inst4|inst7|GEN_REG:12:REGX|Q[7]_NEW_REG906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst4|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\);

-- Location: FF_X17_Y12_N37
\inst4|inst7|GEN_REG:12:REGX|Q[0]_NEW_REG3552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3553\);

-- Location: FF_X17_Y12_N10
\inst4|inst7|GEN_REG:12:REGX|Q[0]_NEW_REG3548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3549\);

-- Location: LABCELL_X17_Y2_N57
\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905~feeder_combout\ = \inst5|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905~feeder_combout\);

-- Location: FF_X17_Y2_N58
\inst4|inst7|GEN_REG:12:REGX|Q[7]_NEW_REG904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\);

-- Location: FF_X17_Y2_N4
\inst4|inst7|GEN_REG:12:REGX|Q[7]_NEW_REG896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\);

-- Location: FF_X20_Y3_N14
\inst4|inst7|GEN_REG:12:REGX|Q[7]_NEW_REG908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst5|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\);

-- Location: FF_X17_Y12_N5
\inst4|inst7|GEN_REG:12:REGX|Q[0]_NEW_REG3550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3551\);

-- Location: LABCELL_X17_Y12_N36
\inst4|inst6|output[12][0]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][0]~204_combout\ = ( !\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (((\inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3551\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & 
-- \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\))))) # (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (((\inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3551\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3553\))) ) ) # ( \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (((\inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3549\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & 
-- \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\))))) # (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (((\inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3549\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[0]_OTERM3553\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM907\,
	datab => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[0]_OTERM3553\,
	datac => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[0]_OTERM3549\,
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM905\,
	datae => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM897\,
	dataf => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM909\,
	datag => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[0]_OTERM3551\,
	combout => \inst4|inst6|output[12][0]~204_combout\);

-- Location: MLABCELL_X23_Y8_N57
\inst4|inst4|Equal0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~15_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( (\inst5|Mux13~combout\ & (!\inst5|Mux12~combout\ & (\inst5|Mux14~combout\ & !\inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~15_combout\);

-- Location: MLABCELL_X23_Y8_N12
\inst4|inst5|Equal0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~15_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & (\inst5|Mux20~combout\ & \inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~15_combout\);

-- Location: MLABCELL_X23_Y8_N24
\inst4|inst1|clkout[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(15) = LCELL(( \ClockIn~input_o\ & ( \inst5|Mux1~0_combout\ & ( ((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~15_combout\)) # (\inst4|inst4|Equal0~15_combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst5|Mux1~0_combout\ & ( 
-- (\inst5|Mux10~combout\ & \inst4|inst5|Equal0~15_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~15_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~15_combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(15));

-- Location: FF_X23_Y8_N14
\inst4|inst7|GEN_REG:15:REGX|Q[7]_NEW_REG688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst5|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\);

-- Location: FF_X23_Y8_N59
\inst4|inst7|GEN_REG:15:REGX|Q[7]_NEW_REG686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst4|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\);

-- Location: FF_X17_Y12_N35
\inst4|inst7|GEN_REG:15:REGX|Q[0]_NEW_REG3290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3291\);

-- Location: FF_X17_Y12_N25
\inst4|inst7|GEN_REG:15:REGX|Q[0]_NEW_REG3294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3295\);

-- Location: FF_X17_Y12_N23
\inst4|inst7|GEN_REG:15:REGX|Q[7]_NEW_REG676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677\);

-- Location: LABCELL_X24_Y3_N45
\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685~feeder_combout\);

-- Location: FF_X24_Y3_N46
\inst4|inst7|GEN_REG:15:REGX|Q[7]_NEW_REG684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\);

-- Location: FF_X17_Y12_N47
\inst4|inst7|GEN_REG:15:REGX|Q[0]_NEW_REG3292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3293\);

-- Location: LABCELL_X17_Y12_N24
\inst4|inst6|output[15][0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][0]~12_combout\ = ( !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & (\inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3293\ & 
-- ((!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & (\inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3293\ & !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))) # 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3295\))) ) ) # ( \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & (\inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3291\ & 
-- ((!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & (\inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3291\ & !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))) # 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[0]_OTERM3295\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM689\,
	datab => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM687\,
	datac => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[0]_OTERM3291\,
	datad => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[0]_OTERM3295\,
	datae => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM677\,
	dataf => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM685\,
	datag => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[0]_OTERM3293\,
	combout => \inst4|inst6|output[15][0]~12_combout\);

-- Location: LABCELL_X19_Y10_N6
\inst4|inst4|Equal0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~14_combout\ = ( \inst5|Mux13~combout\ & ( !\inst5|Mux11~combout\ & ( (!\inst5|Mux12~combout\ & (!\inst5|Mux15~combout\ & (\inst5|Mux14~combout\ & \inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|Equal0~14_combout\);

-- Location: LABCELL_X20_Y10_N0
\inst4|inst5|Equal0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~14_combout\ = ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux21~combout\ & (\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & \inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~14_combout\);

-- Location: LABCELL_X19_Y10_N30
\inst4|inst1|clkout[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(13) = LCELL(( \inst4|inst5|Equal0~14_combout\ & ( \inst5|Mux10~combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst4|inst5|Equal0~14_combout\ & ( \inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & (\ClockIn~input_o\ & 
-- \inst4|inst4|Equal0~14_combout\)) ) ) ) # ( \inst4|inst5|Equal0~14_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & (\ClockIn~input_o\ & \inst4|inst4|Equal0~14_combout\)) ) ) ) # ( !\inst4|inst5|Equal0~14_combout\ & ( 
-- !\inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & (\ClockIn~input_o\ & \inst4|inst4|Equal0~14_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst4|ALT_INV_Equal0~14_combout\,
	datae => \inst4|inst5|ALT_INV_Equal0~14_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(13));

-- Location: FF_X19_Y10_N8
\inst4|inst7|GEN_REG:13:REGX|Q[7]_NEW_REG150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst4|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\);

-- Location: MLABCELL_X23_Y10_N51
\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~feeder_combout\);

-- Location: FF_X23_Y10_N52
\inst4|inst7|GEN_REG:13:REGX|Q[7]_NEW_REG148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\);

-- Location: FF_X19_Y10_N2
\inst4|inst7|GEN_REG:13:REGX|Q[0]_NEW_REG3374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3375\);

-- Location: FF_X19_Y10_N11
\inst4|inst7|GEN_REG:13:REGX|Q[7]_NEW_REG152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst4|inst5|Equal0~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\);

-- Location: FF_X19_Y10_N34
\inst4|inst7|GEN_REG:13:REGX|Q[7]_NEW_REG140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\);

-- Location: FF_X19_Y10_N44
\inst4|inst7|GEN_REG:13:REGX|Q[0]_NEW_REG3378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3379\);

-- Location: FF_X19_Y10_N22
\inst4|inst7|GEN_REG:13:REGX|Q[0]_NEW_REG3376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3377\);

-- Location: LABCELL_X19_Y10_N42
\inst4|inst6|output[13][0]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][0]~112_combout\ = ( !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3377\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3377\ & \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\))) # 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3379\))) ) ) # ( \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3375\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3375\ & \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\))) # 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[0]_OTERM3379\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM151\,
	datab => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM149\,
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[0]_OTERM3375\,
	datad => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM153\,
	datae => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM141\,
	dataf => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[0]_OTERM3379\,
	datag => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[0]_OTERM3377\,
	combout => \inst4|inst6|output[13][0]~112_combout\);

-- Location: LABCELL_X16_Y10_N45
\inst4|inst4|outputs[0]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~150_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[15][0]~12_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[14][0]~140_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[13][0]~112_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[12][0]~204_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[14][0]~140_combout\,
	datab => \inst4|inst6|ALT_INV_output[12][0]~204_combout\,
	datac => \inst4|inst6|ALT_INV_output[15][0]~12_combout\,
	datad => \inst4|inst6|ALT_INV_output[13][0]~112_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~150_combout\);

-- Location: LABCELL_X21_Y11_N54
\inst4|inst4|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~4_combout\ = ( !\inst5|Mux12~combout\ & ( !\inst5|Mux15~combout\ & ( (!\inst5|Mux14~combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux13~combout\ & !\inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~4_combout\);

-- Location: LABCELL_X21_Y11_N36
\inst4|inst5|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~4_combout\ = ( !\inst5|Mux22~combout\ & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux20~combout\ & (\inst5|Mux19~combout\ & (!\inst5|Mux21~combout\ & !\inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~4_combout\);

-- Location: LABCELL_X21_Y11_N24
\inst4|inst1|clkout[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(8) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst4|Equal0~4_combout\ & \inst5|Mux1~0_combout\)) # (\inst4|inst5|Equal0~4_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~4_combout\ & 
-- (\inst5|Mux1~0_combout\ & \ClockIn~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~4_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~4_combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(8));

-- Location: LABCELL_X21_Y11_N3
\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~feeder_combout\);

-- Location: FF_X21_Y11_N5
\inst4|inst7|GEN_REG:8:REGX|Q[7]_NEW_REG1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\);

-- Location: FF_X21_Y11_N56
\inst4|inst7|GEN_REG:8:REGX|Q[7]_NEW_REG1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst4|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\);

-- Location: FF_X21_Y11_N29
\inst4|inst7|GEN_REG:8:REGX|Q[0]_NEW_REG3566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3567\);

-- Location: FF_X21_Y11_N38
\inst4|inst7|GEN_REG:8:REGX|Q[7]_NEW_REG1064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst5|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\);

-- Location: FF_X21_Y11_N26
\inst4|inst7|GEN_REG:8:REGX|Q[7]_NEW_REG1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\);

-- Location: FF_X21_Y11_N8
\inst4|inst7|GEN_REG:8:REGX|Q[0]_NEW_REG3570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3571\);

-- Location: FF_X21_Y11_N20
\inst4|inst7|GEN_REG:8:REGX|Q[0]_NEW_REG3568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3569\);

-- Location: LABCELL_X21_Y11_N6
\inst4|inst6|output[8][0]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][0]~236_combout\ = ( !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3569\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (((!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3569\ & \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\))) # 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3571\))) ) ) # ( \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3567\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (((!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3567\ & \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\))) # 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[0]_OTERM3571\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1061\,
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1063\,
	datac => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[0]_OTERM3567\,
	datad => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1065\,
	datae => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1053\,
	dataf => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[0]_OTERM3571\,
	datag => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[0]_OTERM3569\,
	combout => \inst4|inst6|output[8][0]~236_combout\);

-- Location: LABCELL_X26_Y7_N33
\inst4|inst5|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~5_combout\ = ( !\inst5|Mux20~combout\ & ( \inst5|Mux21~combout\ & ( (\inst5|Mux19~combout\ & (!\inst5|Mux22~combout\ & (!\inst5|Mux17~combout\ & !\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~5_combout\);

-- Location: LABCELL_X26_Y5_N18
\inst4|inst4|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~5_combout\ = ( \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( (!\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\ & (\inst5|Mux15~combout\ & !\inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~5_combout\);

-- Location: LABCELL_X26_Y5_N9
\inst4|inst1|clkout[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(10) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst4|inst4|Equal0~5_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst4|inst4|Equal0~5_combout\ & ( (\ClockIn~input_o\ & (\inst5|Mux10~combout\ & 
-- \inst4|inst5|Equal0~5_combout\)) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst4|inst4|Equal0~5_combout\ & ( (\ClockIn~input_o\ & (\inst5|Mux10~combout\ & \inst4|inst5|Equal0~5_combout\)) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( !\inst4|inst4|Equal0~5_combout\ 
-- & ( (\ClockIn~input_o\ & (\inst5|Mux10~combout\ & \inst4|inst5|Equal0~5_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~5_combout\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~5_combout\,
	combout => \inst4|inst1|clkout\(10));

-- Location: FF_X26_Y5_N20
\inst4|inst7|GEN_REG:10:REGX|Q[7]_NEW_REG1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst4|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\);

-- Location: FF_X26_Y5_N55
\inst4|inst7|GEN_REG:10:REGX|Q[7]_NEW_REG1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\);

-- Location: LABCELL_X29_Y5_N30
\inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3507~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3507~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3507~feeder_combout\);

-- Location: FF_X29_Y5_N31
\inst4|inst7|GEN_REG:10:REGX|Q[0]_NEW_REG3506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3507~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3507\);

-- Location: FF_X26_Y7_N35
\inst4|inst7|GEN_REG:10:REGX|Q[7]_NEW_REG1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst5|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\);

-- Location: FF_X26_Y5_N7
\inst4|inst7|GEN_REG:10:REGX|Q[7]_NEW_REG1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\);

-- Location: FF_X29_Y5_N38
\inst4|inst7|GEN_REG:10:REGX|Q[0]_NEW_REG3510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3511\);

-- Location: LABCELL_X29_Y5_N33
\inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3509~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3509~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3509~feeder_combout\);

-- Location: FF_X29_Y5_N34
\inst4|inst7|GEN_REG:10:REGX|Q[0]_NEW_REG3508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3509~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3509\);

-- Location: LABCELL_X29_Y5_N36
\inst4|inst6|output[10][0]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][0]~172_combout\ = ( !\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3509\ & 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\)))) # (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (((!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3509\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3511\))) ) ) # ( \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3507\ & 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\)))) # (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (((!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3507\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[0]_OTERM3511\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1037\,
	datab => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1035\,
	datac => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[0]_OTERM3507\,
	datad => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1039\,
	datae => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1027\,
	dataf => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[0]_OTERM3511\,
	datag => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[0]_OTERM3509\,
	combout => \inst4|inst6|output[10][0]~172_combout\);

-- Location: LABCELL_X20_Y4_N30
\inst4|inst5|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~7_combout\ = ( \inst5|Mux19~combout\ & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & (\inst5|Mux22~combout\ & (!\inst5|Mux20~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~7_combout\);

-- Location: LABCELL_X20_Y4_N6
\inst4|inst4|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~7_combout\ = ( \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( (\inst5|Mux15~combout\ & (!\inst5|Mux11~combout\ & (\inst5|Mux16~combout\ & !\inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~7_combout\);

-- Location: LABCELL_X20_Y4_N54
\inst4|inst1|clkout[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(11) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~7_combout\) # (\inst4|inst5|Equal0~7_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\inst4|inst5|Equal0~7_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & \inst4|inst4|Equal0~7_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000011000000110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|ALT_INV_Equal0~7_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst4|ALT_INV_Equal0~7_combout\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(11));

-- Location: LABCELL_X20_Y4_N0
\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865~feeder_combout\);

-- Location: FF_X20_Y4_N1
\inst4|inst7|GEN_REG:11:REGX|Q[7]_NEW_REG864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\);

-- Location: FF_X20_Y4_N44
\inst4|inst7|GEN_REG:11:REGX|Q[0]_NEW_REG3360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3361\);

-- Location: FF_X20_Y4_N41
\inst4|inst7|GEN_REG:11:REGX|Q[0]_NEW_REG3356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3357\);

-- Location: FF_X20_Y4_N32
\inst4|inst7|GEN_REG:11:REGX|Q[7]_NEW_REG868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst5|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\);

-- Location: FF_X20_Y4_N56
\inst4|inst7|GEN_REG:11:REGX|Q[7]_NEW_REG856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\);

-- Location: FF_X20_Y4_N8
\inst4|inst7|GEN_REG:11:REGX|Q[7]_NEW_REG866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst4|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\);

-- Location: FF_X20_Y4_N38
\inst4|inst7|GEN_REG:11:REGX|Q[0]_NEW_REG3358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3359\);

-- Location: LABCELL_X20_Y4_N42
\inst4|inst6|output[11][0]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][0]~44_combout\ = ( !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3361\ & (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ & (\inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3359\ & 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\)))) # (\inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3361\ & (((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ & (\inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3359\ & \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\))) ) ) # ( \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3361\ & (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ & (\inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3357\ & 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\)))) # (\inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3361\ & (((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ & (\inst4|inst7|GEN_REG:11:REGX|Q[0]_OTERM3357\ & \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM865\,
	datab => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[0]_OTERM3361\,
	datac => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[0]_OTERM3357\,
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM869\,
	datae => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM857\,
	dataf => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM867\,
	datag => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[0]_OTERM3359\,
	combout => \inst4|inst6|output[11][0]~44_combout\);

-- Location: FF_X16_Y4_N38
\inst4|inst7|GEN_REG:9:REGX|Q[0]_NEW_REG3422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3423\);

-- Location: FF_X16_Y4_N44
\inst4|inst7|GEN_REG:9:REGX|Q[0]_NEW_REG3426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3427\);

-- Location: FF_X25_Y8_N5
\inst4|inst7|GEN_REG:9:REGX|Q[7]_NEW_REG518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\);

-- Location: FF_X16_Y4_N41
\inst4|inst7|GEN_REG:9:REGX|Q[7]_NEW_REG528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst4|inst4|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\);

-- Location: LABCELL_X16_Y4_N0
\inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3425~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3425~feeder_combout\ = \inst1|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3425~feeder_combout\);

-- Location: FF_X16_Y4_N2
\inst4|inst7|GEN_REG:9:REGX|Q[0]_NEW_REG3424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3425~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3425\);

-- Location: LABCELL_X16_Y4_N42
\inst4|inst6|output[9][0]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][0]~120_combout\ = ( !\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3427\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3425\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3427\ & (((!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3425\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) ) # ( \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3427\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3423\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3427\ & (((!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & \inst4|inst7|GEN_REG:9:REGX|Q[0]_OTERM3423\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM527\,
	datab => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM531\,
	datac => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[0]_OTERM3423\,
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[0]_OTERM3427\,
	datae => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM519\,
	dataf => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM529\,
	datag => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[0]_OTERM3425\,
	combout => \inst4|inst6|output[9][0]~120_combout\);

-- Location: LABCELL_X17_Y10_N39
\inst4|inst4|outputs[0]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~148_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[11][0]~44_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[9][0]~120_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[10][0]~172_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[8][0]~236_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[8][0]~236_combout\,
	datab => \inst4|inst6|ALT_INV_output[10][0]~172_combout\,
	datac => \inst4|inst6|ALT_INV_output[11][0]~44_combout\,
	datad => \inst4|inst6|ALT_INV_output[9][0]~120_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[0]~148_combout\);

-- Location: LABCELL_X16_Y10_N48
\inst4|inst4|outputs[0]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~151_combout\ = ( \inst4|inst4|outputs[0]~150_combout\ & ( \inst4|inst4|outputs[0]~148_combout\ & ( ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~147_combout\))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[0]~149_combout\))) # (\inst5|Mux13~combout\) ) ) ) # ( !\inst4|inst4|outputs[0]~150_combout\ & ( \inst4|inst4|outputs[0]~148_combout\ & ( (!\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~147_combout\))) 
-- # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~149_combout\)))) # (\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\)))) ) ) ) # ( \inst4|inst4|outputs[0]~150_combout\ & ( !\inst4|inst4|outputs[0]~148_combout\ & ( (!\inst5|Mux13~combout\ & 
-- ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~147_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~149_combout\)))) # (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) ) ) ) # ( !\inst4|inst4|outputs[0]~150_combout\ & ( 
-- !\inst4|inst4|outputs[0]~148_combout\ & ( (!\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~147_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~149_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[0]~149_combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[0]~147_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[0]~150_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[0]~148_combout\,
	combout => \inst4|inst4|outputs[0]~151_combout\);

-- Location: LABCELL_X19_Y2_N24
\inst4|inst4|Equal0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~38_combout\ = ( !\inst5|Mux14~combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux11~combout\ & (\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~38_combout\);

-- Location: LABCELL_X19_Y3_N30
\inst4|inst5|Equal0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~38_combout\ = ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( (\inst5|Mux19~combout\ & (\inst5|Mux22~combout\ & (!\inst5|Mux20~combout\ & !\inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~38_combout\);

-- Location: LABCELL_X19_Y3_N51
\inst4|inst1|clkout[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(25) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst4|inst5|Equal0~38_combout\ & ( (\ClockIn~input_o\ & ((\inst5|Mux10~combout\) # (\inst4|inst4|Equal0~38_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst4|inst5|Equal0~38_combout\ & ( 
-- (\ClockIn~input_o\ & \inst5|Mux10~combout\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst4|inst5|Equal0~38_combout\ & ( (\ClockIn~input_o\ & \inst4|inst4|Equal0~38_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~38_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~38_combout\,
	combout => \inst4|inst1|clkout\(25));

-- Location: FF_X19_Y3_N32
\inst4|inst7|GEN_REG:25:REGX|Q[7]_NEW_REG222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst5|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\);

-- Location: FF_X19_Y2_N26
\inst4|inst7|GEN_REG:25:REGX|Q[7]_NEW_REG220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst4|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\);

-- Location: FF_X19_Y3_N28
\inst4|inst7|GEN_REG:25:REGX|Q[0]_NEW_REG3278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3279\);

-- Location: LABCELL_X20_Y1_N48
\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219~feeder_combout\);

-- Location: FF_X20_Y1_N49
\inst4|inst7|GEN_REG:25:REGX|Q[7]_NEW_REG218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\);

-- Location: LABCELL_X19_Y3_N21
\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~feeder_combout\ = ( \inst5|Mux27~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~feeder_combout\);

-- Location: FF_X19_Y3_N23
\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\);

-- Location: FF_X19_Y3_N14
\inst4|inst7|GEN_REG:25:REGX|Q[0]_NEW_REG3282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3283\);

-- Location: FF_X19_Y3_N4
\inst4|inst7|GEN_REG:25:REGX|Q[0]_NEW_REG3280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3281\);

-- Location: LABCELL_X19_Y3_N12
\inst4|inst6|output[25][0]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][0]~88_combout\ = ( !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (\inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3281\ & 
-- (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (\inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3281\ & !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\))) # 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3283\))) ) ) # ( \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3279\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (\inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3279\ & 
-- !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\))) # (\inst4|inst7|GEN_REG:25:REGX|Q[0]_OTERM3283\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM223\,
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM221\,
	datac => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[0]_OTERM3279\,
	datad => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM219\,
	datae => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM211~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[0]_OTERM3283\,
	datag => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[0]_OTERM3281\,
	combout => \inst4|inst6|output[25][0]~88_combout\);

-- Location: LABCELL_X26_Y11_N39
\inst4|inst5|Equal0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~36_combout\ = ( !\inst5|Mux17~combout\ & ( \inst5|Mux19~combout\ & ( (!\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & (!\inst5|Mux20~combout\ & \inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~36_combout\);

-- Location: LABCELL_X25_Y10_N39
\inst4|inst4|Equal0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~36_combout\ = ( !\inst5|Mux11~combout\ & ( \inst5|Mux13~combout\ & ( (!\inst5|Mux16~combout\ & (\inst5|Mux12~combout\ & (!\inst5|Mux14~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~36_combout\);

-- Location: LABCELL_X25_Y10_N0
\inst4|inst1|clkout[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(24) = LCELL(( \inst5|Mux10~combout\ & ( \inst4|inst4|Equal0~36_combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst5|Equal0~36_combout\) # (\inst5|Mux1~0_combout\))) ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst4|inst4|Equal0~36_combout\ & ( 
-- (\ClockIn~input_o\ & \inst5|Mux1~0_combout\) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst4|inst4|Equal0~36_combout\ & ( (\ClockIn~input_o\ & \inst4|inst5|Equal0~36_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000101000001010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~36_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~36_combout\,
	combout => \inst4|inst1|clkout\(24));

-- Location: FF_X16_Y11_N20
\inst4|inst7|GEN_REG:24:REGX|Q[0]_NEW_REG3504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3505\);

-- Location: LABCELL_X26_Y11_N12
\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447~feeder_combout\ = ( \inst4|inst5|Equal0~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst4|inst5|ALT_INV_Equal0~36_combout\,
	combout => \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447~feeder_combout\);

-- Location: FF_X26_Y11_N14
\inst4|inst7|GEN_REG:24:REGX|Q[7]_NEW_REG446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\);

-- Location: FF_X16_Y11_N35
\inst4|inst7|GEN_REG:24:REGX|Q[0]_NEW_REG3500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3501\);

-- Location: FF_X26_Y11_N7
\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\);

-- Location: FF_X26_Y10_N40
\inst4|inst7|GEN_REG:24:REGX|Q[7]_NEW_REG434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\);

-- Location: FF_X25_Y10_N41
\inst4|inst7|GEN_REG:24:REGX|Q[7]_NEW_REG444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst4|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\);

-- Location: LABCELL_X16_Y11_N15
\inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3503~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3503~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3503~feeder_combout\);

-- Location: FF_X16_Y11_N16
\inst4|inst7|GEN_REG:24:REGX|Q[0]_NEW_REG3502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3503~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3503\);

-- Location: LABCELL_X16_Y11_N18
\inst4|inst6|output[24][0]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][0]~228_combout\ = ( !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3505\ & (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3503\ & 
-- (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3505\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3503\ & 
-- !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\))) ) ) # ( \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3505\ & 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3501\ & (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3505\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[0]_OTERM3501\ & !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[0]_OTERM3505\,
	datab => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM447\,
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[0]_OTERM3501\,
	datad => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM443~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM435\,
	dataf => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM445\,
	datag => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[0]_OTERM3503\,
	combout => \inst4|inst6|output[24][0]~228_combout\);

-- Location: MLABCELL_X23_Y4_N48
\inst4|inst4|Equal0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~37_combout\ = ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux14~combout\ & (!\inst5|Mux11~combout\ & (\inst5|Mux13~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~37_combout\);

-- Location: MLABCELL_X23_Y4_N45
\inst4|inst5|Equal0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~37_combout\ = ( \inst5|Mux21~combout\ & ( !\inst5|Mux20~combout\ & ( (!\inst5|Mux17~combout\ & (\inst5|Mux18~combout\ & (\inst5|Mux19~combout\ & !\inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~37_combout\);

-- Location: MLABCELL_X23_Y4_N54
\inst4|inst1|clkout[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(26) = LCELL(( \inst4|inst5|Equal0~37_combout\ & ( \inst5|Mux10~combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst4|inst5|Equal0~37_combout\ & ( \inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~37_combout\ & 
-- \ClockIn~input_o\)) ) ) ) # ( \inst4|inst5|Equal0~37_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~37_combout\ & \ClockIn~input_o\)) ) ) ) # ( !\inst4|inst5|Equal0~37_combout\ & ( !\inst5|Mux10~combout\ & ( 
-- (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~37_combout\ & \ClockIn~input_o\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~37_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst4|inst5|ALT_INV_Equal0~37_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(26));

-- Location: FF_X23_Y4_N52
\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst4|inst5|Equal0~37_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\);

-- Location: MLABCELL_X23_Y4_N24
\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429~feeder_combout\ = \inst5|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429~feeder_combout\);

-- Location: FF_X23_Y4_N25
\inst4|inst7|GEN_REG:26:REGX|Q[7]_NEW_REG428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\);

-- Location: MLABCELL_X23_Y1_N36
\inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3405~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3405~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3405~feeder_combout\);

-- Location: FF_X23_Y1_N38
\inst4|inst7|GEN_REG:26:REGX|Q[0]_NEW_REG3404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3405~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3405\);

-- Location: FF_X23_Y1_N14
\inst4|inst7|GEN_REG:26:REGX|Q[0]_NEW_REG3408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3409\);

-- Location: FF_X23_Y4_N58
\inst4|inst7|GEN_REG:26:REGX|Q[7]_NEW_REG420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421\);

-- Location: FF_X23_Y4_N50
\inst4|inst7|GEN_REG:26:REGX|Q[7]_NEW_REG430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst4|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\);

-- Location: MLABCELL_X23_Y1_N57
\inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3407~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3407~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3407~feeder_combout\);

-- Location: FF_X23_Y1_N59
\inst4|inst7|GEN_REG:26:REGX|Q[0]_NEW_REG3406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3407~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3407\);

-- Location: MLABCELL_X23_Y1_N12
\inst4|inst6|output[26][0]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][0]~164_combout\ = ( !\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3409\ & (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & 
-- (\inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3407\)))) # (\inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3409\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & 
-- \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3407\))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\))) ) ) # ( \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3409\ & 
-- (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & (\inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3405\)))) # (\inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3409\ & 
-- (((\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & \inst4|inst7|GEN_REG:26:REGX|Q[0]_OTERM3405\))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM433~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM429\,
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[0]_OTERM3405\,
	datad => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[0]_OTERM3409\,
	datae => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM421\,
	dataf => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM431\,
	datag => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[0]_OTERM3407\,
	combout => \inst4|inst6|output[26][0]~164_combout\);

-- Location: LABCELL_X24_Y8_N24
\inst4|inst4|Equal0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~39_combout\ = ( !\inst5|Mux11~combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux14~combout\ & (\inst5|Mux13~combout\ & (\inst5|Mux15~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~39_combout\);

-- Location: LABCELL_X24_Y8_N36
\inst4|inst5|Equal0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~39_combout\ = ( \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( (!\inst5|Mux17~combout\ & (\inst5|Mux22~combout\ & (\inst5|Mux18~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~39_combout\);

-- Location: LABCELL_X24_Y8_N30
\inst4|inst1|clkout[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(27) = LCELL(( \inst4|inst5|Equal0~39_combout\ & ( \inst5|Mux10~combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst4|inst5|Equal0~39_combout\ & ( \inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~39_combout\ & (\ClockIn~input_o\ & 
-- \inst5|Mux1~0_combout\)) ) ) ) # ( \inst4|inst5|Equal0~39_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~39_combout\ & (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ) ) # ( !\inst4|inst5|Equal0~39_combout\ & ( !\inst5|Mux10~combout\ & ( 
-- (\inst4|inst4|Equal0~39_combout\ & (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~39_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst4|inst5|ALT_INV_Equal0~39_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(27));

-- Location: FF_X7_Y7_N2
\inst4|inst7|GEN_REG:27:REGX|Q[0]_NEW_REG3210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3211\);

-- Location: FF_X24_Y8_N26
\inst4|inst7|GEN_REG:27:REGX|Q[7]_NEW_REG332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst4|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\);

-- Location: LABCELL_X7_Y7_N54
\inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3207~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3207~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3207~feeder_combout\);

-- Location: FF_X7_Y7_N56
\inst4|inst7|GEN_REG:27:REGX|Q[0]_NEW_REG3206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3207~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3207\);

-- Location: FF_X24_Y8_N38
\inst4|inst7|GEN_REG:27:REGX|Q[7]_NEW_REG334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst5|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\);

-- Location: FF_X26_Y10_N53
\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\);

-- Location: LABCELL_X26_Y10_N3
\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~feeder_combout\);

-- Location: FF_X26_Y10_N4
\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\);

-- Location: FF_X7_Y7_N16
\inst4|inst7|GEN_REG:27:REGX|Q[0]_NEW_REG3208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3209\);

-- Location: LABCELL_X7_Y7_N0
\inst4|inst6|output[27][0]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][0]~36_combout\ = ( !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3211\ & (((\inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3209\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ & 
-- !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3211\ & (((\inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3209\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ & 
-- !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\))) ) ) # ( \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3211\ & 
-- (((\inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3207\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ & !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3211\ & 
-- (((\inst4|inst7|GEN_REG:27:REGX|Q[0]_OTERM3207\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ & !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[0]_OTERM3211\,
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM333\,
	datac => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[0]_OTERM3207\,
	datad => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM335\,
	datae => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM323~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM331~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[0]_OTERM3209\,
	combout => \inst4|inst6|output[27][0]~36_combout\);

-- Location: LABCELL_X16_Y12_N18
\inst4|inst4|outputs[0]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~158_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[27][0]~36_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[26][0]~164_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[25][0]~88_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[24][0]~228_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[25][0]~88_combout\,
	datab => \inst4|inst6|ALT_INV_output[24][0]~228_combout\,
	datac => \inst4|inst6|ALT_INV_output[26][0]~164_combout\,
	datad => \inst4|inst6|ALT_INV_output[27][0]~36_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~158_combout\);

-- Location: LABCELL_X21_Y4_N48
\inst4|inst5|Equal0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~41_combout\ = ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( (\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & (\inst5|Mux20~combout\ & !\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~41_combout\);

-- Location: LABCELL_X21_Y6_N12
\inst4|inst4|Equal0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~41_combout\ = ( !\inst5|Mux11~combout\ & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux16~combout\ & (\inst5|Mux14~combout\ & (\inst5|Mux12~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~41_combout\);

-- Location: LABCELL_X21_Y6_N6
\inst4|inst1|clkout[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(22) = LCELL(( \inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~41_combout\) # (\inst4|inst5|Equal0~41_combout\))) ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( 
-- (\ClockIn~input_o\ & \inst4|inst4|Equal0~41_combout\) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst5|Mux1~0_combout\ & ( (\inst4|inst5|Equal0~41_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~41_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst4|ALT_INV_Equal0~41_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(22));

-- Location: LABCELL_X21_Y6_N48
\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205~feeder_combout\);

-- Location: FF_X21_Y6_N49
\inst4|inst7|GEN_REG:22:REGX|Q[7]_NEW_REG204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\);

-- Location: FF_X21_Y4_N44
\inst4|inst7|GEN_REG:22:REGX|Q[0]_NEW_REG3306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3307\);

-- Location: FF_X21_Y4_N23
\inst4|inst7|GEN_REG:22:REGX|Q[0]_NEW_REG3302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3303\);

-- Location: FF_X21_Y6_N14
\inst4|inst7|GEN_REG:22:REGX|Q[7]_NEW_REG206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst4|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\);

-- Location: FF_X21_Y6_N52
\inst4|inst7|GEN_REG:22:REGX|Q[7]_NEW_REG196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\);

-- Location: FF_X21_Y4_N50
\inst4|inst7|GEN_REG:22:REGX|Q[7]_NEW_REG208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst5|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\);

-- Location: FF_X21_Y4_N7
\inst4|inst7|GEN_REG:22:REGX|Q[0]_NEW_REG3304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3305\);

-- Location: LABCELL_X21_Y4_N42
\inst4|inst6|output[22][0]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][0]~148_combout\ = ( !\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3307\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3305\ & 
-- ((\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))))) # (\inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3307\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3305\ & \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\))) ) ) # ( \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3307\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3303\ & 
-- ((\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))))) # (\inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3307\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[0]_OTERM3303\ & \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM205\,
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[0]_OTERM3307\,
	datac => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[0]_OTERM3303\,
	datad => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM207\,
	datae => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM197\,
	dataf => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM209\,
	datag => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[0]_OTERM3305\,
	combout => \inst4|inst6|output[22][0]~148_combout\);

-- Location: MLABCELL_X18_Y11_N0
\inst4|inst4|Equal0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~42_combout\ = ( \inst5|Mux14~combout\ & ( !\inst5|Mux11~combout\ & ( (\inst5|Mux16~combout\ & (!\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|Equal0~42_combout\);

-- Location: LABCELL_X17_Y10_N45
\inst4|inst5|Equal0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~42_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux17~combout\ & (\inst5|Mux20~combout\ & (!\inst5|Mux21~combout\ & !\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~42_combout\);

-- Location: LABCELL_X17_Y10_N30
\inst4|inst1|clkout[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(21) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst4|Equal0~42_combout\ & \inst5|Mux1~0_combout\)) # (\inst4|inst5|Equal0~42_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~42_combout\ & 
-- (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010011001100000001000000010000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~42_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~42_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(21));

-- Location: FF_X18_Y10_N26
\inst4|inst7|GEN_REG:21:REGX|Q[0]_NEW_REG3162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3163\);

-- Location: FF_X18_Y10_N52
\inst4|inst7|GEN_REG:21:REGX|Q[7]_NEW_REG50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\);

-- Location: FF_X18_Y10_N5
\inst4|inst7|GEN_REG:21:REGX|Q[0]_NEW_REG3158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3159\);

-- Location: FF_X17_Y10_N34
\inst4|inst7|GEN_REG:21:REGX|Q[7]_NEW_REG52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst4|inst4|Equal0~42_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\);

-- Location: FF_X18_Y10_N50
\inst4|inst7|GEN_REG:21:REGX|Q[7]_NEW_REG42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\);

-- Location: MLABCELL_X18_Y10_N51
\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55~feeder_combout\ = ( \inst4|inst5|Equal0~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst4|inst5|ALT_INV_Equal0~42_combout\,
	combout => \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55~feeder_combout\);

-- Location: FF_X18_Y10_N53
\inst4|inst7|GEN_REG:21:REGX|Q[7]_NEW_REG54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\);

-- Location: FF_X18_Y10_N56
\inst4|inst7|GEN_REG:21:REGX|Q[0]_NEW_REG3160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3161\);

-- Location: MLABCELL_X18_Y10_N24
\inst4|inst6|output[21][0]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][0]~84_combout\ = ( !\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3163\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3161\ & 
-- ((\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\))))) # (\inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3163\ & (((!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3161\ & \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\))) ) ) # ( \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3163\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3159\ & 
-- ((\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\))))) # (\inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3163\ & (((!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[0]_OTERM3159\ & \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[0]_OTERM3163\,
	datab => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM51\,
	datac => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[0]_OTERM3159\,
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM53\,
	datae => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM43\,
	dataf => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM55\,
	datag => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[0]_OTERM3161\,
	combout => \inst4|inst6|output[21][0]~84_combout\);

-- Location: MLABCELL_X23_Y6_N57
\inst4|inst4|Equal0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~40_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux14~combout\ & ( (!\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\ & (!\inst5|Mux11~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~40_combout\);

-- Location: MLABCELL_X23_Y6_N18
\inst4|inst5|Equal0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~40_combout\ = ( \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux19~combout\ & (!\inst5|Mux21~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~40_combout\);

-- Location: MLABCELL_X23_Y6_N27
\inst4|inst1|clkout[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(20) = LCELL(( \inst4|inst5|Equal0~40_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~40_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~40_combout\ & ( (\inst5|Mux1~0_combout\ & 
-- (\inst4|inst4|Equal0~40_combout\ & \ClockIn~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \inst5|ALT_INV_Mux10~combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~40_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	dataf => \inst4|inst5|ALT_INV_Equal0~40_combout\,
	combout => \inst4|inst1|clkout\(20));

-- Location: FF_X23_Y6_N59
\inst4|inst7|GEN_REG:20:REGX|Q[7]_NEW_REG262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst4|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\);

-- Location: FF_X23_Y6_N20
\inst4|inst7|GEN_REG:20:REGX|Q[7]_NEW_REG264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst5|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\);

-- Location: MLABCELL_X23_Y2_N54
\inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3411~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3411~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3411~feeder_combout\);

-- Location: FF_X23_Y2_N56
\inst4|inst7|GEN_REG:20:REGX|Q[0]_NEW_REG3410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3411~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3411\);

-- Location: FF_X23_Y2_N8
\inst4|inst7|GEN_REG:20:REGX|Q[0]_NEW_REG3414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3415\);

-- Location: FF_X23_Y6_N1
\inst4|inst7|GEN_REG:20:REGX|Q[7]_NEW_REG252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\);

-- Location: FF_X23_Y6_N56
\inst4|inst7|GEN_REG:20:REGX|Q[7]_NEW_REG260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\);

-- Location: MLABCELL_X23_Y2_N57
\inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3413~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3413~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3413~feeder_combout\);

-- Location: FF_X23_Y2_N59
\inst4|inst7|GEN_REG:20:REGX|Q[0]_NEW_REG3412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3413~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3413\);

-- Location: MLABCELL_X23_Y2_N6
\inst4|inst6|output[20][0]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][0]~212_combout\ = ( !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & (\inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3413\ & 
-- ((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\))))) # (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (((\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & (\inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3413\ & !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3415\))) ) ) # ( \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & (\inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3411\ & 
-- ((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\))))) # (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (((\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & (\inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3411\ & !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[0]_OTERM3415\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM263\,
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM265\,
	datac => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[0]_OTERM3411\,
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[0]_OTERM3415\,
	datae => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM253\,
	dataf => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM261\,
	datag => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[0]_OTERM3413\,
	combout => \inst4|inst6|output[20][0]~212_combout\);

-- Location: LABCELL_X24_Y6_N42
\inst4|inst5|Equal0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~43_combout\ = ( !\inst5|Mux17~combout\ & ( \inst5|Mux22~combout\ & ( (\inst5|Mux21~combout\ & (\inst5|Mux20~combout\ & (\inst5|Mux18~combout\ & !\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~43_combout\);

-- Location: LABCELL_X24_Y6_N6
\inst4|inst4|Equal0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~43_combout\ = ( !\inst5|Mux11~combout\ & ( \inst5|Mux16~combout\ & ( (\inst5|Mux15~combout\ & (!\inst5|Mux13~combout\ & (\inst5|Mux14~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~43_combout\);

-- Location: LABCELL_X24_Y6_N0
\inst4|inst1|clkout[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(23) = LCELL(( \inst4|inst4|Equal0~43_combout\ & ( \inst5|Mux1~0_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst4|inst4|Equal0~43_combout\ & ( \inst5|Mux1~0_combout\ & ( (\inst4|inst5|Equal0~43_combout\ & (\ClockIn~input_o\ & 
-- \inst5|Mux10~combout\)) ) ) ) # ( \inst4|inst4|Equal0~43_combout\ & ( !\inst5|Mux1~0_combout\ & ( (\inst4|inst5|Equal0~43_combout\ & (\ClockIn~input_o\ & \inst5|Mux10~combout\)) ) ) ) # ( !\inst4|inst4|Equal0~43_combout\ & ( !\inst5|Mux1~0_combout\ & ( 
-- (\inst4|inst5|Equal0~43_combout\ & (\ClockIn~input_o\ & \inst5|Mux10~combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|ALT_INV_Equal0~43_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	datae => \inst4|inst4|ALT_INV_Equal0~43_combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(23));

-- Location: FF_X24_Y6_N8
\inst4|inst7|GEN_REG:23:REGX|Q[7]_NEW_REG122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst4|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\);

-- Location: FF_X24_Y2_N41
\inst4|inst7|GEN_REG:23:REGX|Q[7]_NEW_REG120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\);

-- Location: LABCELL_X24_Y6_N27
\inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3021~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3021~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3021~feeder_combout\);

-- Location: FF_X24_Y6_N28
\inst4|inst7|GEN_REG:23:REGX|Q[0]_NEW_REG3020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3021~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3021\);

-- Location: FF_X24_Y2_N25
\inst4|inst7|GEN_REG:23:REGX|Q[0]_NEW_REG3024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3025\);

-- Location: FF_X24_Y2_N37
\inst4|inst7|GEN_REG:23:REGX|Q[7]_NEW_REG112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\);

-- Location: FF_X24_Y6_N44
\inst4|inst7|GEN_REG:23:REGX|Q[7]_NEW_REG124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst5|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\);

-- Location: FF_X24_Y6_N10
\inst4|inst7|GEN_REG:23:REGX|Q[0]_NEW_REG3022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3023\);

-- Location: LABCELL_X24_Y2_N24
\inst4|inst6|output[23][0]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][0]~20_combout\ = ( !\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3023\ & 
-- ((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3023\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3025\))) ) ) # ( \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3021\ & 
-- ((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3021\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[0]_OTERM3025\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM123\,
	datab => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM121\,
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[0]_OTERM3021\,
	datad => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[0]_OTERM3025\,
	datae => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM113\,
	dataf => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM125\,
	datag => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[0]_OTERM3023\,
	combout => \inst4|inst6|output[23][0]~20_combout\);

-- Location: LABCELL_X16_Y10_N6
\inst4|inst4|outputs[0]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~159_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[23][0]~20_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[22][0]~148_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[21][0]~84_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[20][0]~212_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[22][0]~148_combout\,
	datab => \inst4|inst6|ALT_INV_output[21][0]~84_combout\,
	datac => \inst4|inst6|ALT_INV_output[20][0]~212_combout\,
	datad => \inst4|inst6|ALT_INV_output[23][0]~20_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~159_combout\);

-- Location: LABCELL_X19_Y9_N42
\inst4|inst5|Equal0~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~47_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux18~combout\ & ( (\inst5|Mux20~combout\ & (\inst5|Mux22~combout\ & (!\inst5|Mux17~combout\ & \inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~47_combout\);

-- Location: LABCELL_X19_Y9_N36
\inst4|inst4|Equal0~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~47_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( (!\inst5|Mux11~combout\ & (\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~47_combout\);

-- Location: LABCELL_X19_Y9_N30
\inst4|inst1|clkout[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(31) = LCELL(( \inst4|inst4|Equal0~47_combout\ & ( \inst5|Mux1~0_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst4|inst4|Equal0~47_combout\ & ( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & (\inst4|inst5|Equal0~47_combout\ & 
-- \inst5|Mux10~combout\)) ) ) ) # ( \inst4|inst4|Equal0~47_combout\ & ( !\inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & (\inst4|inst5|Equal0~47_combout\ & \inst5|Mux10~combout\)) ) ) ) # ( !\inst4|inst4|Equal0~47_combout\ & ( !\inst5|Mux1~0_combout\ & ( 
-- (\ClockIn~input_o\ & (\inst4|inst5|Equal0~47_combout\ & \inst5|Mux10~combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst5|ALT_INV_Equal0~47_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	datae => \inst4|inst4|ALT_INV_Equal0~47_combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(31));

-- Location: FF_X19_Y9_N32
\inst4|inst7|GEN_REG:31:REGX|Q[7]_NEW_REG190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\);

-- Location: FF_X19_Y9_N38
\inst4|inst7|GEN_REG:31:REGX|Q[7]_NEW_REG192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst4|Equal0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\);

-- Location: FF_X18_Y13_N23
\inst4|inst7|GEN_REG:31:REGX|Q[0]_NEW_REG3122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3123\);

-- Location: FF_X18_Y13_N14
\inst4|inst7|GEN_REG:31:REGX|Q[0]_NEW_REG3126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3127\);

-- Location: FF_X19_Y9_N19
\inst4|inst7|GEN_REG:31:REGX|Q[7]_NEW_REG182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\);

-- Location: FF_X19_Y9_N44
\inst4|inst7|GEN_REG:31:REGX|Q[7]_NEW_REG194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst5|Equal0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\);

-- Location: FF_X19_Y9_N40
\inst4|inst7|GEN_REG:31:REGX|Q[0]_NEW_REG3124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3125\);

-- Location: MLABCELL_X18_Y13_N12
\inst4|inst6|output[31][0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][0]~4_combout\ = ( !\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3125\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3125\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3127\))) ) ) # ( \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3123\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3123\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[0]_OTERM3127\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM191\,
	datab => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM193\,
	datac => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[0]_OTERM3123\,
	datad => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[0]_OTERM3127\,
	datae => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM183\,
	dataf => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM195\,
	datag => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[0]_OTERM3125\,
	combout => \inst4|inst6|output[31][0]~4_combout\);

-- Location: LABCELL_X17_Y8_N6
\inst4|inst5|Equal0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~45_combout\ = ( \inst5|Mux20~combout\ & ( !\inst5|Mux22~combout\ & ( (\inst5|Mux19~combout\ & (\inst5|Mux18~combout\ & (\inst5|Mux21~combout\ & !\inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~45_combout\);

-- Location: LABCELL_X17_Y8_N48
\inst4|inst4|Equal0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~45_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux14~combout\ & ( (!\inst5|Mux11~combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & \inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~45_combout\);

-- Location: LABCELL_X17_Y8_N12
\inst4|inst1|clkout[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(30) = LCELL(( \ClockIn~input_o\ & ( (!\inst5|Mux10~combout\ & (((\inst4|inst4|Equal0~45_combout\ & \inst5|Mux1~0_combout\)))) # (\inst5|Mux10~combout\ & (((\inst4|inst4|Equal0~45_combout\ & \inst5|Mux1~0_combout\)) # 
-- (\inst4|inst5|Equal0~45_combout\))) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000111110001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~45_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~45_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \ALT_INV_ClockIn~input_o\,
	combout => \inst4|inst1|clkout\(30));

-- Location: FF_X17_Y8_N8
\inst4|inst7|GEN_REG:30:REGX|Q[7]_NEW_REG320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst5|Equal0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\);

-- Location: FF_X14_Y11_N37
\inst4|inst7|GEN_REG:30:REGX|Q[0]_NEW_REG3348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3349\);

-- Location: LABCELL_X14_Y11_N54
\inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3345~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3345~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3345~feeder_combout\);

-- Location: FF_X14_Y11_N56
\inst4|inst7|GEN_REG:30:REGX|Q[0]_NEW_REG3344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3345~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3345\);

-- Location: FF_X14_Y11_N22
\inst4|inst7|GEN_REG:30:REGX|Q[7]_NEW_REG316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\);

-- Location: LABCELL_X14_Y11_N18
\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309~feeder_combout\ = ( \inst5|Mux27~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309~feeder_combout\);

-- Location: FF_X14_Y11_N19
\inst4|inst7|GEN_REG:30:REGX|Q[7]_NEW_REG308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\);

-- Location: FF_X17_Y8_N50
\inst4|inst7|GEN_REG:30:REGX|Q[7]_NEW_REG318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst4|Equal0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\);

-- Location: FF_X14_Y11_N59
\inst4|inst7|GEN_REG:30:REGX|Q[0]_NEW_REG3346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3347\);

-- Location: LABCELL_X14_Y11_N36
\inst4|inst6|output[30][0]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][0]~132_combout\ = ( !\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3349\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (\inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3347\ & 
-- (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3349\ & (((\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (\inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3347\ & !\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) ) # ( \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3349\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (\inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3345\ & 
-- (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3349\ & (((\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (\inst4|inst7|GEN_REG:30:REGX|Q[0]_OTERM3345\ & !\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM321\,
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[0]_OTERM3349\,
	datac => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[0]_OTERM3345\,
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM317\,
	datae => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM309\,
	dataf => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM319\,
	datag => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[0]_OTERM3347\,
	combout => \inst4|inst6|output[30][0]~132_combout\);

-- Location: LABCELL_X21_Y10_N30
\inst4|inst4|Equal0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~46_combout\ = ( !\inst5|Mux15~combout\ & ( !\inst5|Mux11~combout\ & ( (\inst5|Mux16~combout\ & (\inst5|Mux12~combout\ & (\inst5|Mux14~combout\ & \inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|Equal0~46_combout\);

-- Location: LABCELL_X21_Y10_N54
\inst4|inst5|Equal0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~46_combout\ = ( \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( (\inst5|Mux22~combout\ & (!\inst5|Mux21~combout\ & (\inst5|Mux19~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~46_combout\);

-- Location: LABCELL_X21_Y10_N39
\inst4|inst1|clkout[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(29) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst4|Equal0~46_combout\ & \inst5|Mux1~0_combout\)) # (\inst4|inst5|Equal0~46_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & 
-- (\inst4|inst4|Equal0~46_combout\ & \inst5|Mux1~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst4|inst4|ALT_INV_Equal0~46_combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~46_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(29));

-- Location: MLABCELL_X18_Y9_N57
\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9~feeder_combout\);

-- Location: FF_X18_Y9_N58
\inst4|inst7|GEN_REG:29:REGX|Q[7]_NEW_REG8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\);

-- Location: FF_X21_Y10_N56
\inst4|inst7|GEN_REG:29:REGX|Q[7]_NEW_REG12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst5|Equal0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\);

-- Location: FF_X14_Y8_N38
\inst4|inst7|GEN_REG:29:REGX|Q[0]_NEW_REG3218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3219\);

-- Location: FF_X18_Y9_N28
\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst4|inst4|Equal0~46_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\);

-- Location: FF_X14_Y8_N55
\inst4|inst7|GEN_REG:29:REGX|Q[7]_NEW_REG0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\);

-- Location: FF_X14_Y8_N44
\inst4|inst7|GEN_REG:29:REGX|Q[0]_NEW_REG3222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3223\);

-- Location: FF_X14_Y8_N2
\inst4|inst7|GEN_REG:29:REGX|Q[0]_NEW_REG3220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3221\);

-- Location: LABCELL_X14_Y8_N42
\inst4|inst6|output[29][0]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][0]~80_combout\ = ( !\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3221\)))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & \inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3221\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3223\))) ) ) # ( \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3219\)))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & \inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3219\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[0]_OTERM3223\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM9\,
	datab => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM13\,
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[0]_OTERM3219\,
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM11~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM1\,
	dataf => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[0]_OTERM3223\,
	datag => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[0]_OTERM3221\,
	combout => \inst4|inst6|output[29][0]~80_combout\);

-- Location: LABCELL_X19_Y2_N27
\inst4|inst4|Equal0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~44_combout\ = ( !\inst5|Mux16~combout\ & ( \inst5|Mux14~combout\ & ( (!\inst5|Mux11~combout\ & (\inst5|Mux13~combout\ & (!\inst5|Mux15~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~44_combout\);

-- Location: LABCELL_X20_Y2_N18
\inst4|inst5|Equal0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~44_combout\ = ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux21~combout\ & (\inst5|Mux20~combout\ & \inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~44_combout\);

-- Location: LABCELL_X19_Y2_N36
\inst4|inst1|clkout[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(28) = LCELL(( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~44_combout\)) # (\inst4|inst4|Equal0~44_combout\))) ) ) # ( !\inst5|Mux1~0_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst5|Equal0~44_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000101000001110000010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~44_combout\,
	datab => \inst5|ALT_INV_Mux10~combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst5|ALT_INV_Equal0~44_combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(28));

-- Location: FF_X19_Y2_N35
\inst4|inst7|GEN_REG:28:REGX|Q[0]_NEW_REG3456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3457\);

-- Location: FF_X20_Y2_N20
\inst4|inst7|GEN_REG:28:REGX|Q[7]_NEW_REG390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst5|Equal0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\);

-- Location: FF_X19_Y2_N59
\inst4|inst7|GEN_REG:28:REGX|Q[0]_NEW_REG3452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3453\);

-- Location: FF_X19_Y2_N4
\inst4|inst7|GEN_REG:28:REGX|Q[7]_NEW_REG386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\);

-- Location: LABCELL_X20_Y2_N30
\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379~feeder_combout\ = ( \inst5|Mux27~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379~feeder_combout\);

-- Location: FF_X20_Y2_N32
\inst4|inst7|GEN_REG:28:REGX|Q[7]_NEW_REG378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\);

-- Location: FF_X19_Y2_N1
\inst4|inst7|GEN_REG:28:REGX|Q[7]_NEW_REG388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst4|inst4|Equal0~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\);

-- Location: LABCELL_X19_Y2_N51
\inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3455~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3455~feeder_combout\ = \inst1|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3455~feeder_combout\);

-- Location: FF_X19_Y2_N52
\inst4|inst7|GEN_REG:28:REGX|Q[0]_NEW_REG3454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3455~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3455\);

-- Location: LABCELL_X19_Y2_N33
\inst4|inst6|output[28][0]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][0]~196_combout\ = ( !\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3457\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & (\inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3455\ & 
-- (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3457\ & (((\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & (\inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3455\ & !\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\))) ) ) # ( \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3457\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & (\inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3453\ & 
-- (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3457\ & (((\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & (\inst4|inst7|GEN_REG:28:REGX|Q[0]_OTERM3453\ & !\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[0]_OTERM3457\,
	datab => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM391\,
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[0]_OTERM3453\,
	datad => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM387\,
	datae => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM379\,
	dataf => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM389\,
	datag => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[0]_OTERM3455\,
	combout => \inst4|inst6|output[28][0]~196_combout\);

-- Location: LABCELL_X17_Y12_N42
\inst4|inst4|outputs[0]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~160_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[31][0]~4_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[30][0]~132_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[29][0]~80_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[28][0]~196_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[31][0]~4_combout\,
	datab => \inst4|inst6|ALT_INV_output[30][0]~132_combout\,
	datac => \inst4|inst6|ALT_INV_output[29][0]~80_combout\,
	datad => \inst4|inst6|ALT_INV_output[28][0]~196_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~160_combout\);

-- Location: MLABCELL_X23_Y9_N30
\inst4|inst5|Equal0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~33_combout\ = ( !\inst5|Mux22~combout\ & ( !\inst5|Mux19~combout\ & ( (!\inst5|Mux17~combout\ & (\inst5|Mux18~combout\ & (!\inst5|Mux20~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~33_combout\);

-- Location: LABCELL_X24_Y11_N33
\inst4|inst4|Equal0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~33_combout\ = ( !\inst5|Mux11~combout\ & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & (!\inst5|Mux14~combout\ & !\inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~33_combout\);

-- Location: MLABCELL_X23_Y9_N18
\inst4|inst1|clkout[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(18) = LCELL(( \inst4|inst4|Equal0~33_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~33_combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~33_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\inst4|inst5|Equal0~33_combout\ & \ClockIn~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000111110000000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~33_combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	dataf => \inst4|inst4|ALT_INV_Equal0~33_combout\,
	combout => \inst4|inst1|clkout\(18));

-- Location: FF_X23_Y9_N32
\inst4|inst7|GEN_REG:18:REGX|Q[7]_NEW_REG474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst5|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\);

-- Location: FF_X23_Y9_N22
\inst4|inst7|GEN_REG:18:REGX|Q[7]_NEW_REG472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst4|inst4|Equal0~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\);

-- Location: LABCELL_X24_Y12_N36
\inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3447~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3447~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3447~feeder_combout\);

-- Location: FF_X24_Y12_N38
\inst4|inst7|GEN_REG:18:REGX|Q[0]_NEW_REG3446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3447~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3447\);

-- Location: FF_X24_Y12_N14
\inst4|inst7|GEN_REG:18:REGX|Q[0]_NEW_REG3450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3451\);

-- Location: FF_X23_Y9_N13
\inst4|inst7|GEN_REG:18:REGX|Q[7]_NEW_REG462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\);

-- Location: LABCELL_X24_Y12_N57
\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471~feeder_combout\);

-- Location: FF_X24_Y12_N58
\inst4|inst7|GEN_REG:18:REGX|Q[7]_NEW_REG470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\);

-- Location: LABCELL_X24_Y12_N42
\inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3449~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3449~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3449~feeder_combout\);

-- Location: FF_X24_Y12_N43
\inst4|inst7|GEN_REG:18:REGX|Q[0]_NEW_REG3448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3449~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3449\);

-- Location: LABCELL_X24_Y12_N12
\inst4|inst6|output[18][0]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][0]~180_combout\ = ( !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3449\ & 
-- ((!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))))) # (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3449\ & !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3451\))) ) ) # ( \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3447\ & 
-- ((!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))))) # (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3447\ & !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[0]_OTERM3451\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM475\,
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM473\,
	datac => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[0]_OTERM3447\,
	datad => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[0]_OTERM3451\,
	datae => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM463\,
	dataf => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM471\,
	datag => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[0]_OTERM3449\,
	combout => \inst4|inst6|output[18][0]~180_combout\);

-- Location: MLABCELL_X23_Y8_N36
\inst4|inst5|Equal0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~34_combout\ = ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux17~combout\ & (!\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & \inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~34_combout\);

-- Location: LABCELL_X24_Y10_N30
\inst4|inst4|Equal0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~34_combout\ = ( !\inst5|Mux11~combout\ & ( !\inst5|Mux14~combout\ & ( (\inst5|Mux16~combout\ & (!\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~34_combout\);

-- Location: MLABCELL_X23_Y8_N3
\inst4|inst1|clkout[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(17) = LCELL(( \inst4|inst5|Equal0~34_combout\ & ( \inst4|inst4|Equal0~34_combout\ & ( (\ClockIn~input_o\ & ((\inst5|Mux10~combout\) # (\inst5|Mux1~0_combout\))) ) ) ) # ( !\inst4|inst5|Equal0~34_combout\ & ( 
-- \inst4|inst4|Equal0~34_combout\ & ( (\ClockIn~input_o\ & \inst5|Mux1~0_combout\) ) ) ) # ( \inst4|inst5|Equal0~34_combout\ & ( !\inst4|inst4|Equal0~34_combout\ & ( (\ClockIn~input_o\ & \inst5|Mux10~combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000011000000110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	datae => \inst4|inst5|ALT_INV_Equal0~34_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~34_combout\,
	combout => \inst4|inst1|clkout\(17));

-- Location: LABCELL_X24_Y10_N27
\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461~feeder_combout\ = ( \inst4|inst5|Equal0~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst4|inst5|ALT_INV_Equal0~34_combout\,
	combout => \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461~feeder_combout\);

-- Location: FF_X24_Y10_N29
\inst4|inst7|GEN_REG:17:REGX|Q[7]_NEW_REG460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\);

-- Location: FF_X24_Y10_N32
\inst4|inst7|GEN_REG:17:REGX|Q[7]_NEW_REG458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst4|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\);

-- Location: LABCELL_X19_Y1_N0
\inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3327~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3327~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3327~feeder_combout\);

-- Location: FF_X19_Y1_N1
\inst4|inst7|GEN_REG:17:REGX|Q[0]_NEW_REG3326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3327~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3327\);

-- Location: FF_X19_Y1_N14
\inst4|inst7|GEN_REG:17:REGX|Q[0]_NEW_REG3330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3331\);

-- Location: FF_X19_Y1_N40
\inst4|inst7|GEN_REG:17:REGX|Q[7]_NEW_REG448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\);

-- Location: FF_X24_Y10_N25
\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\);

-- Location: FF_X19_Y1_N56
\inst4|inst7|GEN_REG:17:REGX|Q[0]_NEW_REG3328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3329\);

-- Location: LABCELL_X19_Y1_N12
\inst4|inst6|output[17][0]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][0]~92_combout\ = ( !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3329\ & 
-- ((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3329\ & 
-- !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3331\))) ) ) # ( \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & 
-- (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3327\ & ((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ 
-- & (\inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3327\ & !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[0]_OTERM3331\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM461\,
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM459\,
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[0]_OTERM3327\,
	datad => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[0]_OTERM3331\,
	datae => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM449\,
	dataf => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM457~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[0]_OTERM3329\,
	combout => \inst4|inst6|output[17][0]~92_combout\);

-- Location: LABCELL_X21_Y11_N33
\inst4|inst5|Equal0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~35_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux18~combout\ & ( (!\inst5|Mux20~combout\ & (!\inst5|Mux19~combout\ & (!\inst5|Mux17~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~35_combout\);

-- Location: LABCELL_X20_Y11_N6
\inst4|inst4|Equal0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~35_combout\ = ( \inst5|Mux16~combout\ & ( !\inst5|Mux11~combout\ & ( (\inst5|Mux15~combout\ & (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|Equal0~35_combout\);

-- Location: LABCELL_X20_Y11_N36
\inst4|inst1|clkout[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(19) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~35_combout\) # (\inst4|inst5|Equal0~35_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\inst4|inst5|Equal0~35_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~35_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000010101010000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~35_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~35_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(19));

-- Location: FF_X20_Y11_N26
\inst4|inst7|GEN_REG:19:REGX|Q[7]_NEW_REG402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst4|inst4|Equal0~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\);

-- Location: FF_X20_Y11_N8
\inst4|inst7|GEN_REG:19:REGX|Q[7]_NEW_REG404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst4|inst5|Equal0~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\);

-- Location: LABCELL_X29_Y8_N33
\inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3255~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3255~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3255~feeder_combout\);

-- Location: FF_X29_Y8_N35
\inst4|inst7|GEN_REG:19:REGX|Q[0]_NEW_REG3254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3255~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3255\);

-- Location: FF_X29_Y8_N55
\inst4|inst7|GEN_REG:19:REGX|Q[0]_NEW_REG3258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3259\);

-- Location: LABCELL_X20_Y12_N21
\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393~feeder_combout\ = ( \inst5|Mux27~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393~feeder_combout\);

-- Location: FF_X20_Y12_N23
\inst4|inst7|GEN_REG:19:REGX|Q[7]_NEW_REG392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\);

-- Location: LABCELL_X20_Y12_N51
\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401~feeder_combout\);

-- Location: FF_X20_Y12_N52
\inst4|inst7|GEN_REG:19:REGX|Q[7]_NEW_REG400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\);

-- Location: LABCELL_X29_Y8_N27
\inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3257~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3257~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3257~feeder_combout\);

-- Location: FF_X29_Y8_N29
\inst4|inst7|GEN_REG:19:REGX|Q[0]_NEW_REG3256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3257~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3257\);

-- Location: LABCELL_X29_Y8_N54
\inst4|inst6|output[19][0]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][0]~52_combout\ = ( !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ & (\inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3257\ & 
-- ((!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\))))) # (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (((\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ & (\inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3257\ & !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3259\))) ) ) # ( \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ & (\inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3255\ & 
-- ((!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\))))) # (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (((\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ & (\inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3255\ & !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[0]_OTERM3259\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM403\,
	datab => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM405\,
	datac => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[0]_OTERM3255\,
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[0]_OTERM3259\,
	datae => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM393\,
	dataf => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM401\,
	datag => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[0]_OTERM3257\,
	combout => \inst4|inst6|output[19][0]~52_combout\);

-- Location: FF_X21_Y5_N14
\inst4|inst7|GEN_REG:16:REGX|Q[7]_NEW_REG634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst5|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\);

-- Location: FF_X21_Y5_N55
\inst4|inst7|GEN_REG:16:REGX|Q[7]_NEW_REG630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\);

-- Location: FF_X21_Y5_N5
\inst4|inst7|GEN_REG:16:REGX|Q[0]_NEW_REG3524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3525\);

-- Location: FF_X21_Y5_N44
\inst4|inst7|GEN_REG:16:REGX|Q[0]_NEW_REG3528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3529\);

-- Location: FF_X21_Y5_N16
\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623~DUPLICATE_q\);

-- Location: FF_X21_Y5_N2
\inst4|inst7|GEN_REG:16:REGX|Q[0]_NEW_REG3526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3527\);

-- Location: LABCELL_X21_Y5_N42
\inst4|inst6|output[16][0]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][0]~244_combout\ = ( !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3529\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3527\)))) # (\inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3529\ & (((\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & \inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3527\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\))) ) ) # ( \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3529\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & 
-- (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3525\)))) # (\inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3529\ & (((\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & 
-- \inst4|inst7|GEN_REG:16:REGX|Q[0]_OTERM3525\))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM635\,
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM631\,
	datac => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[0]_OTERM3525\,
	datad => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[0]_OTERM3529\,
	datae => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM623~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM633\,
	datag => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[0]_OTERM3527\,
	combout => \inst4|inst6|output[16][0]~244_combout\);

-- Location: LABCELL_X16_Y12_N24
\inst4|inst4|outputs[0]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~157_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[19][0]~52_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[18][0]~180_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[17][0]~92_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[16][0]~244_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[18][0]~180_combout\,
	datab => \inst4|inst6|ALT_INV_output[17][0]~92_combout\,
	datac => \inst4|inst6|ALT_INV_output[19][0]~52_combout\,
	datad => \inst4|inst6|ALT_INV_output[16][0]~244_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~157_combout\);

-- Location: LABCELL_X16_Y10_N36
\inst4|inst4|outputs[0]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~161_combout\ = ( \inst4|inst4|outputs[0]~160_combout\ & ( \inst4|inst4|outputs[0]~157_combout\ & ( (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\)) # (\inst4|inst4|outputs[0]~158_combout\))) # (\inst5|Mux14~combout\ & 
-- (((\inst5|Mux13~combout\) # (\inst4|inst4|outputs[0]~159_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[0]~160_combout\ & ( \inst4|inst4|outputs[0]~157_combout\ & ( (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\)) # 
-- (\inst4|inst4|outputs[0]~158_combout\))) # (\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[0]~159_combout\ & !\inst5|Mux13~combout\)))) ) ) ) # ( \inst4|inst4|outputs[0]~160_combout\ & ( !\inst4|inst4|outputs[0]~157_combout\ & ( (!\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[0]~158_combout\ & ((\inst5|Mux13~combout\)))) # (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\) # (\inst4|inst4|outputs[0]~159_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[0]~160_combout\ & ( !\inst4|inst4|outputs[0]~157_combout\ 
-- & ( (!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~158_combout\ & ((\inst5|Mux13~combout\)))) # (\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[0]~159_combout\ & !\inst5|Mux13~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[0]~158_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[0]~159_combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[0]~160_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[0]~157_combout\,
	combout => \inst4|inst4|outputs[0]~161_combout\);

-- Location: LABCELL_X20_Y3_N54
\inst4|inst5|Equal0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~29_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux20~combout\ & ( (\inst5|Mux17~combout\ & (\inst5|Mux19~combout\ & (!\inst5|Mux22~combout\ & !\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~29_combout\);

-- Location: LABCELL_X20_Y3_N24
\inst4|inst4|Equal0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~29_combout\ = ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( (\inst5|Mux13~combout\ & (\inst5|Mux14~combout\ & (!\inst5|Mux12~combout\ & \inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~29_combout\);

-- Location: LABCELL_X20_Y3_N6
\inst4|inst1|clkout[46]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(46) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst4|inst4|Equal0~29_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst4|inst4|Equal0~29_combout\ & ( (\inst4|inst5|Equal0~29_combout\ & (\ClockIn~input_o\ & 
-- \inst5|Mux10~combout\)) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst4|inst4|Equal0~29_combout\ & ( (\inst4|inst5|Equal0~29_combout\ & (\ClockIn~input_o\ & \inst5|Mux10~combout\)) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( !\inst4|inst4|Equal0~29_combout\ & ( 
-- (\inst4|inst5|Equal0~29_combout\ & (\ClockIn~input_o\ & \inst5|Mux10~combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~29_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~29_combout\,
	combout => \inst4|inst1|clkout\(46));

-- Location: FF_X20_Y3_N56
\inst4|inst7|GEN_REG:46:REGX|Q[7]_NEW_REG572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst5|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\);

-- Location: FF_X20_Y3_N26
\inst4|inst7|GEN_REG:46:REGX|Q[7]_NEW_REG570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst4|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\);

-- Location: LABCELL_X21_Y3_N57
\inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3429~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3429~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3429~feeder_combout\);

-- Location: FF_X21_Y3_N58
\inst4|inst7|GEN_REG:46:REGX|Q[0]_NEW_REG3428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3429~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3429\);

-- Location: LABCELL_X20_Y3_N48
\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~feeder_combout\);

-- Location: FF_X20_Y3_N49
\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\);

-- Location: FF_X20_Y3_N58
\inst4|inst7|GEN_REG:46:REGX|Q[7]_NEW_REG560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\);

-- Location: FF_X21_Y3_N26
\inst4|inst7|GEN_REG:46:REGX|Q[0]_NEW_REG3432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3433\);

-- Location: FF_X20_Y3_N7
\inst4|inst7|GEN_REG:46:REGX|Q[0]_NEW_REG3430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3431\);

-- Location: LABCELL_X21_Y3_N24
\inst4|inst6|output[46][0]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][0]~136_combout\ = ( !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3431\ & 
-- (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3431\ & 
-- !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3433\))) ) ) # ( \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & 
-- (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3429\ & (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & 
-- (\inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3429\ & !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[0]_OTERM3433\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM573\,
	datab => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM571\,
	datac => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[0]_OTERM3429\,
	datad => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM569~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM561\,
	dataf => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[0]_OTERM3433\,
	datag => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[0]_OTERM3431\,
	combout => \inst4|inst6|output[46][0]~136_combout\);

-- Location: LABCELL_X16_Y5_N12
\inst4|inst5|Equal0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~30_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux20~combout\ & ( (\inst5|Mux22~combout\ & (!\inst5|Mux18~combout\ & (\inst5|Mux19~combout\ & !\inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~30_combout\);

-- Location: LABCELL_X17_Y7_N3
\inst4|inst4|Equal0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~30_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux13~combout\ & ( (\inst5|Mux14~combout\ & (\inst5|Mux16~combout\ & (!\inst5|Mux12~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~30_combout\);

-- Location: LABCELL_X16_Y5_N36
\inst4|inst1|clkout[45]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(45) = LCELL(( \inst4|inst4|Equal0~30_combout\ & ( \inst5|Mux1~0_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst4|inst4|Equal0~30_combout\ & ( \inst5|Mux1~0_combout\ & ( (\inst4|inst5|Equal0~30_combout\ & (\inst5|Mux10~combout\ & 
-- \ClockIn~input_o\)) ) ) ) # ( \inst4|inst4|Equal0~30_combout\ & ( !\inst5|Mux1~0_combout\ & ( (\inst4|inst5|Equal0~30_combout\ & (\inst5|Mux10~combout\ & \ClockIn~input_o\)) ) ) ) # ( !\inst4|inst4|Equal0~30_combout\ & ( !\inst5|Mux1~0_combout\ & ( 
-- (\inst4|inst5|Equal0~30_combout\ & (\inst5|Mux10~combout\ & \ClockIn~input_o\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|ALT_INV_Equal0~30_combout\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst4|inst4|ALT_INV_Equal0~30_combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(45));

-- Location: FF_X16_Y5_N14
\inst4|inst7|GEN_REG:45:REGX|Q[7]_NEW_REG96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst5|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\);

-- Location: FF_X17_Y9_N44
\inst4|inst7|GEN_REG:45:REGX|Q[0]_NEW_REG3336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3337\);

-- Location: FF_X17_Y9_N35
\inst4|inst7|GEN_REG:45:REGX|Q[0]_NEW_REG3332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3333\);

-- Location: FF_X17_Y9_N17
\inst4|inst7|GEN_REG:45:REGX|Q[7]_NEW_REG92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\);

-- Location: FF_X17_Y9_N23
\inst4|inst7|GEN_REG:45:REGX|Q[7]_NEW_REG84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85\);

-- Location: LABCELL_X17_Y9_N24
\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95~feeder_combout\ = ( \inst4|inst4|Equal0~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst4|inst4|ALT_INV_Equal0~30_combout\,
	combout => \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95~feeder_combout\);

-- Location: FF_X17_Y9_N25
\inst4|inst7|GEN_REG:45:REGX|Q[7]_NEW_REG94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\);

-- Location: LABCELL_X17_Y9_N27
\inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3335~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3335~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3335~feeder_combout\);

-- Location: FF_X17_Y9_N29
\inst4|inst7|GEN_REG:45:REGX|Q[0]_NEW_REG3334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3335~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3335\);

-- Location: LABCELL_X17_Y9_N42
\inst4|inst6|output[45][0]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][0]~96_combout\ = ( !\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3337\ & (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ & (\inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3335\ & 
-- (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\)))) # (\inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3337\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ & (\inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3335\ & !\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) ) # ( \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3337\ & (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ & (\inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3333\ & 
-- (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\)))) # (\inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3337\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ & (\inst4|inst7|GEN_REG:45:REGX|Q[0]_OTERM3333\ & !\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM97\,
	datab => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[0]_OTERM3337\,
	datac => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[0]_OTERM3333\,
	datad => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM93\,
	datae => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM85\,
	dataf => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM95\,
	datag => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[0]_OTERM3335\,
	combout => \inst4|inst6|output[45][0]~96_combout\);

-- Location: MLABCELL_X18_Y4_N24
\inst4|inst4|Equal0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~28_combout\ = ( !\inst5|Mux15~combout\ & ( \inst5|Mux14~combout\ & ( (\inst5|Mux11~combout\ & (\inst5|Mux13~combout\ & (!\inst5|Mux16~combout\ & !\inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~28_combout\);

-- Location: MLABCELL_X18_Y5_N6
\inst4|inst5|Equal0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~28_combout\ = ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & (\inst5|Mux20~combout\ & \inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~28_combout\);

-- Location: MLABCELL_X18_Y4_N42
\inst4|inst1|clkout[44]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(44) = LCELL(( \inst4|inst5|Equal0~28_combout\ & ( \inst5|Mux10~combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst4|inst5|Equal0~28_combout\ & ( \inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~28_combout\ & (\ClockIn~input_o\ & 
-- \inst5|Mux1~0_combout\)) ) ) ) # ( \inst4|inst5|Equal0~28_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~28_combout\ & (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ) ) # ( !\inst4|inst5|Equal0~28_combout\ & ( !\inst5|Mux10~combout\ & ( 
-- (\inst4|inst4|Equal0~28_combout\ & (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~28_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst4|inst5|ALT_INV_Equal0~28_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(44));

-- Location: FF_X18_Y5_N8
\inst4|inst7|GEN_REG:44:REGX|Q[7]_NEW_REG660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst5|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\);

-- Location: FF_X18_Y4_N26
\inst4|inst7|GEN_REG:44:REGX|Q[7]_NEW_REG658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst4|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\);

-- Location: FF_X18_Y4_N35
\inst4|inst7|GEN_REG:44:REGX|Q[0]_NEW_REG3530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3531\);

-- Location: FF_X18_Y4_N41
\inst4|inst7|GEN_REG:44:REGX|Q[7]_NEW_REG656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\);

-- Location: MLABCELL_X18_Y5_N36
\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649~feeder_combout\ = ( \inst5|Mux27~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649~feeder_combout\);

-- Location: FF_X18_Y5_N37
\inst4|inst7|GEN_REG:44:REGX|Q[7]_NEW_REG648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\);

-- Location: FF_X18_Y4_N14
\inst4|inst7|GEN_REG:44:REGX|Q[0]_NEW_REG3534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3535\);

-- Location: MLABCELL_X18_Y4_N0
\inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3533~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3533~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3533~feeder_combout\);

-- Location: FF_X18_Y4_N2
\inst4|inst7|GEN_REG:44:REGX|Q[0]_NEW_REG3532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3533~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3533\);

-- Location: MLABCELL_X18_Y4_N12
\inst4|inst6|output[44][0]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][0]~200_combout\ = ( !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3533\ & 
-- (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\)))) # (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3533\ & !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3535\))) ) ) # ( \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3531\ & 
-- (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\)))) # (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3531\ & !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[0]_OTERM3535\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM661\,
	datab => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM659\,
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[0]_OTERM3531\,
	datad => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM657\,
	datae => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM649\,
	dataf => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[0]_OTERM3535\,
	datag => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[0]_OTERM3533\,
	combout => \inst4|inst6|output[44][0]~200_combout\);

-- Location: LABCELL_X16_Y8_N57
\inst4|inst4|Equal0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~31_combout\ = ( !\inst5|Mux12~combout\ & ( \inst5|Mux16~combout\ & ( (\inst5|Mux14~combout\ & (\inst5|Mux11~combout\ & (\inst5|Mux13~combout\ & \inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~31_combout\);

-- Location: LABCELL_X17_Y8_N39
\inst4|inst5|Equal0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~31_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux21~combout\ & ( (\inst5|Mux19~combout\ & (!\inst5|Mux18~combout\ & (\inst5|Mux17~combout\ & \inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~31_combout\);

-- Location: LABCELL_X16_Y8_N36
\inst4|inst1|clkout[47]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(47) = LCELL(( \inst4|inst5|Equal0~31_combout\ & ( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~31_combout\) # (\inst5|Mux10~combout\))) ) ) ) # ( !\inst4|inst5|Equal0~31_combout\ & ( \inst5|Mux1~0_combout\ & ( 
-- (\ClockIn~input_o\ & \inst4|inst4|Equal0~31_combout\) ) ) ) # ( \inst4|inst5|Equal0~31_combout\ & ( !\inst5|Mux1~0_combout\ & ( (\inst5|Mux10~combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst4|ALT_INV_Equal0~31_combout\,
	datae => \inst4|inst5|ALT_INV_Equal0~31_combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(47));

-- Location: FF_X17_Y8_N41
\inst4|inst7|GEN_REG:47:REGX|Q[7]_NEW_REG418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst5|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\);

-- Location: FF_X14_Y9_N44
\inst4|inst7|GEN_REG:47:REGX|Q[0]_NEW_REG3240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3241\);

-- Location: LABCELL_X14_Y9_N48
\inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3237~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3237~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3237~feeder_combout\);

-- Location: FF_X14_Y9_N50
\inst4|inst7|GEN_REG:47:REGX|Q[0]_NEW_REG3236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3237~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3237\);

-- Location: LABCELL_X12_Y9_N39
\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415~feeder_combout\);

-- Location: FF_X12_Y9_N40
\inst4|inst7|GEN_REG:47:REGX|Q[7]_NEW_REG414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\);

-- Location: FF_X14_Y9_N38
\inst4|inst7|GEN_REG:47:REGX|Q[7]_NEW_REG406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\);

-- Location: LABCELL_X17_Y8_N42
\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417~feeder_combout\ = ( \inst4|inst4|Equal0~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst4|inst4|ALT_INV_Equal0~31_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417~feeder_combout\);

-- Location: FF_X17_Y8_N44
\inst4|inst7|GEN_REG:47:REGX|Q[7]_NEW_REG416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\);

-- Location: FF_X14_Y9_N53
\inst4|inst7|GEN_REG:47:REGX|Q[0]_NEW_REG3238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3239\);

-- Location: LABCELL_X14_Y9_N42
\inst4|inst6|output[47][0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][0]~8_combout\ = ( !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3241\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3239\ & 
-- (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\)))) # (\inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3241\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3239\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\))) ) ) # ( \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3241\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3237\ & 
-- (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\)))) # (\inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3241\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[0]_OTERM3237\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM419\,
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[0]_OTERM3241\,
	datac => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[0]_OTERM3237\,
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM415\,
	datae => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM407\,
	dataf => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM417\,
	datag => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[0]_OTERM3239\,
	combout => \inst4|inst6|output[47][0]~8_combout\);

-- Location: LABCELL_X17_Y12_N6
\inst4|inst4|outputs[0]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~155_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[47][0]~8_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[46][0]~136_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[45][0]~96_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[44][0]~200_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[46][0]~136_combout\,
	datab => \inst4|inst6|ALT_INV_output[45][0]~96_combout\,
	datac => \inst4|inst6|ALT_INV_output[44][0]~200_combout\,
	datad => \inst4|inst6|ALT_INV_output[47][0]~8_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~155_combout\);

-- Location: MLABCELL_X23_Y13_N36
\inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3285~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3285~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3285~feeder_combout\);

-- Location: FF_X23_Y13_N38
\inst4|inst7|GEN_REG:37:REGX|Q[0]_NEW_REG3284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3285~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3285\);

-- Location: FF_X23_Y13_N26
\inst4|inst7|GEN_REG:37:REGX|Q[0]_NEW_REG3288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3289\);

-- Location: FF_X24_Y9_N40
\inst4|inst7|GEN_REG:37:REGX|Q[0]_NEW_REG3286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3287\);

-- Location: MLABCELL_X23_Y13_N24
\inst4|inst6|output[37][0]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][0]~100_combout\ = ( !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3287\)))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3287\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3289\))) ) ) # ( \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3285\)))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & \inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3285\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[0]_OTERM3289\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM233\,
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM237\,
	datac => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[0]_OTERM3285\,
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM235\,
	datae => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM225\,
	dataf => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[0]_OTERM3289\,
	datag => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[0]_OTERM3287\,
	combout => \inst4|inst6|output[37][0]~100_combout\);

-- Location: LABCELL_X16_Y6_N45
\inst4|inst4|Equal0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~25_combout\ = ( \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( (\inst5|Mux14~combout\ & (\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~25_combout\);

-- Location: LABCELL_X17_Y6_N18
\inst4|inst5|Equal0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~25_combout\ = ( !\inst5|Mux19~combout\ & ( !\inst5|Mux22~combout\ & ( (\inst5|Mux21~combout\ & (!\inst5|Mux18~combout\ & (\inst5|Mux20~combout\ & \inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~25_combout\);

-- Location: LABCELL_X16_Y6_N54
\inst4|inst1|clkout[38]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(38) = LCELL(( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst5|Equal0~25_combout\ & \inst5|Mux10~combout\)) # (\inst4|inst4|Equal0~25_combout\))) ) ) # ( !\inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst4|inst5|Equal0~25_combout\ & \inst5|Mux10~combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100010001000101010001000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst4|inst4|ALT_INV_Equal0~25_combout\,
	datac => \inst4|inst5|ALT_INV_Equal0~25_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(38));

-- Location: FF_X16_Y6_N43
\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst4|inst5|Equal0~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\);

-- Location: FF_X16_Y6_N14
\inst4|inst7|GEN_REG:38:REGX|Q[0]_NEW_REG3402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3403\);

-- Location: FF_X17_Y5_N19
\inst4|inst7|GEN_REG:38:REGX|Q[0]_NEW_REG3398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3399\);

-- Location: FF_X16_Y6_N47
\inst4|inst7|GEN_REG:38:REGX|Q[7]_NEW_REG486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst4|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\);

-- Location: FF_X14_Y8_N26
\inst4|inst7|GEN_REG:38:REGX|Q[7]_NEW_REG476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\);

-- Location: LABCELL_X17_Y5_N21
\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485~feeder_combout\);

-- Location: FF_X17_Y5_N23
\inst4|inst7|GEN_REG:38:REGX|Q[7]_NEW_REG484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\);

-- Location: FF_X13_Y6_N47
\inst4|inst7|GEN_REG:38:REGX|Q[0]_NEW_REG3400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3401\);

-- Location: LABCELL_X16_Y6_N12
\inst4|inst6|output[38][0]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][0]~152_combout\ = ( !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3403\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3401\ & 
-- ((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))))) # (\inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3403\ & (((\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3401\ & 
-- !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))) # (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) ) # ( \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3403\ & 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3399\ & ((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))))) # (\inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3403\ & 
-- (((\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:38:REGX|Q[0]_OTERM3399\ & !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))) # (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM489~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[0]_OTERM3403\,
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[0]_OTERM3399\,
	datad => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM487\,
	datae => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM477\,
	dataf => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM485\,
	datag => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[0]_OTERM3401\,
	combout => \inst4|inst6|output[38][0]~152_combout\);

-- Location: LABCELL_X17_Y7_N24
\inst4|inst5|Equal0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~24_combout\ = ( !\inst5|Mux22~combout\ & ( \inst5|Mux20~combout\ & ( (\inst5|Mux17~combout\ & (!\inst5|Mux21~combout\ & (!\inst5|Mux19~combout\ & !\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~24_combout\);

-- Location: LABCELL_X17_Y7_N15
\inst4|inst4|Equal0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~24_combout\ = ( \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( (\inst5|Mux11~combout\ & (!\inst5|Mux16~combout\ & (!\inst5|Mux12~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~24_combout\);

-- Location: LABCELL_X17_Y7_N18
\inst4|inst1|clkout[36]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(36) = LCELL(( \ClockIn~input_o\ & ( \inst5|Mux1~0_combout\ & ( ((\inst4|inst5|Equal0~24_combout\ & \inst5|Mux10~combout\)) # (\inst4|inst4|Equal0~24_combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst5|Mux1~0_combout\ & ( 
-- (\inst4|inst5|Equal0~24_combout\ & \inst5|Mux10~combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~24_combout\,
	datab => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~24_combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(36));

-- Location: FF_X17_Y7_N26
\inst4|inst7|GEN_REG:36:REGX|Q[7]_NEW_REG502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst5|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\);

-- Location: FF_X17_Y7_N17
\inst4|inst7|GEN_REG:36:REGX|Q[7]_NEW_REG500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst4|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\);

-- Location: FF_X17_Y7_N5
\inst4|inst7|GEN_REG:36:REGX|Q[0]_NEW_REG3494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3495\);

-- Location: FF_X14_Y7_N25
\inst4|inst7|GEN_REG:36:REGX|Q[7]_NEW_REG498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\);

-- Location: FF_X17_Y7_N20
\inst4|inst7|GEN_REG:36:REGX|Q[7]_NEW_REG490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\);

-- Location: FF_X17_Y7_N32
\inst4|inst7|GEN_REG:36:REGX|Q[0]_NEW_REG3498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3499\);

-- Location: FF_X17_Y7_N38
\inst4|inst7|GEN_REG:36:REGX|Q[0]_NEW_REG3496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3497\);

-- Location: LABCELL_X17_Y7_N30
\inst4|inst6|output[36][0]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][0]~216_combout\ = ( !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (\inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3497\ & 
-- (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\ & (((\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (\inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3497\ & !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3499\))) ) ) # ( \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (\inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3495\ & 
-- (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\ & (((\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (\inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3495\ & !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[0]_OTERM3499\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM503\,
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM501\,
	datac => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[0]_OTERM3495\,
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM499\,
	datae => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM491\,
	dataf => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[0]_OTERM3499\,
	datag => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[0]_OTERM3497\,
	combout => \inst4|inst6|output[36][0]~216_combout\);

-- Location: MLABCELL_X23_Y11_N48
\inst4|inst5|Equal0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~27_combout\ = ( \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( (!\inst5|Mux18~combout\ & (\inst5|Mux22~combout\ & (\inst5|Mux17~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~27_combout\);

-- Location: MLABCELL_X23_Y11_N6
\inst4|inst4|Equal0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~27_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux15~combout\ & ( (\inst5|Mux16~combout\ & (!\inst5|Mux13~combout\ & (\inst5|Mux14~combout\ & !\inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~27_combout\);

-- Location: MLABCELL_X23_Y11_N3
\inst4|inst1|clkout[39]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(39) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~27_combout\) # (\inst4|inst5|Equal0~27_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\inst4|inst5|Equal0~27_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~27_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000010101010000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~27_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~27_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(39));

-- Location: FF_X23_Y11_N50
\inst4|inst7|GEN_REG:39:REGX|Q[7]_NEW_REG348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst5|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\);

-- Location: FF_X23_Y11_N8
\inst4|inst7|GEN_REG:39:REGX|Q[7]_NEW_REG346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst4|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\);

-- Location: MLABCELL_X23_Y2_N36
\inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3201~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3201~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3201~feeder_combout\);

-- Location: FF_X23_Y2_N38
\inst4|inst7|GEN_REG:39:REGX|Q[0]_NEW_REG3200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3201~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3201\);

-- Location: FF_X23_Y11_N53
\inst4|inst7|GEN_REG:39:REGX|Q[7]_NEW_REG344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\);

-- Location: LABCELL_X19_Y13_N24
\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337~feeder_combout\ = ( \inst5|Mux27~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337~feeder_combout\);

-- Location: FF_X19_Y13_N25
\inst4|inst7|GEN_REG:39:REGX|Q[7]_NEW_REG336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\);

-- Location: FF_X23_Y2_N50
\inst4|inst7|GEN_REG:39:REGX|Q[0]_NEW_REG3204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3205\);

-- Location: FF_X23_Y2_N44
\inst4|inst7|GEN_REG:39:REGX|Q[0]_NEW_REG3202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3203\);

-- Location: MLABCELL_X23_Y2_N48
\inst4|inst6|output[39][0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][0]~24_combout\ = ( !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3203\ & 
-- (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3203\ & !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3205\))) ) ) # ( \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3201\ & 
-- (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3201\ & !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[0]_OTERM3205\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM349\,
	datab => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM347\,
	datac => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[0]_OTERM3201\,
	datad => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM345\,
	datae => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM337\,
	dataf => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[0]_OTERM3205\,
	datag => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[0]_OTERM3203\,
	combout => \inst4|inst6|output[39][0]~24_combout\);

-- Location: LABCELL_X17_Y10_N15
\inst4|inst4|outputs[0]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~154_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[39][0]~24_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[37][0]~100_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[38][0]~152_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[36][0]~216_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[37][0]~100_combout\,
	datab => \inst4|inst6|ALT_INV_output[38][0]~152_combout\,
	datac => \inst4|inst6|ALT_INV_output[36][0]~216_combout\,
	datad => \inst4|inst6|ALT_INV_output[39][0]~24_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[0]~154_combout\);

-- Location: LABCELL_X14_Y7_N48
\inst4|inst4|Equal0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~21_combout\ = ( \inst5|Mux13~combout\ & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux14~combout\ & (\inst5|Mux15~combout\ & (\inst5|Mux11~combout\ & !\inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~21_combout\);

-- Location: LABCELL_X17_Y10_N54
\inst4|inst5|Equal0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~21_combout\ = ( !\inst5|Mux18~combout\ & ( \inst5|Mux19~combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux20~combout\ & (\inst5|Mux17~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~21_combout\);

-- Location: LABCELL_X14_Y7_N54
\inst4|inst1|clkout[42]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(42) = LCELL(( \inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst5|Equal0~21_combout\) # (\inst4|inst4|Equal0~21_combout\))) ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( 
-- (\inst4|inst4|Equal0~21_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst5|Mux1~0_combout\ & ( (\inst4|inst5|Equal0~21_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000010101010000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~21_combout\,
	datac => \inst4|inst5|ALT_INV_Equal0~21_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(42));

-- Location: FF_X29_Y9_N58
\inst4|inst7|GEN_REG:42:REGX|Q[7]_NEW_REG698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\);

-- Location: FF_X17_Y10_N56
\inst4|inst7|GEN_REG:42:REGX|Q[7]_NEW_REG702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst5|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\);

-- Location: FF_X29_Y9_N29
\inst4|inst7|GEN_REG:42:REGX|Q[0]_NEW_REG3488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3489\);

-- Location: FF_X14_Y7_N50
\inst4|inst7|GEN_REG:42:REGX|Q[7]_NEW_REG700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst4|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\);

-- Location: MLABCELL_X13_Y11_N21
\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~feeder_combout\ = ( \inst5|Mux27~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~feeder_combout\);

-- Location: FF_X13_Y11_N22
\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\);

-- Location: FF_X29_Y9_N50
\inst4|inst7|GEN_REG:42:REGX|Q[0]_NEW_REG3492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3493\);

-- Location: FF_X29_Y9_N16
\inst4|inst7|GEN_REG:42:REGX|Q[0]_NEW_REG3490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3491\);

-- Location: LABCELL_X29_Y9_N48
\inst4|inst6|output[42][0]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][0]~168_combout\ = ( !\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\ & 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3491\)))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\ & \inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3491\))) # 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3493\))) ) ) # ( \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\ & (\inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3489\)))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\ & 
-- \inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3489\))) # (\inst4|inst7|GEN_REG:42:REGX|Q[0]_OTERM3493\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM699\,
	datab => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM703\,
	datac => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[0]_OTERM3489\,
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM701\,
	datae => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM691~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[0]_OTERM3493\,
	datag => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[0]_OTERM3491\,
	combout => \inst4|inst6|output[42][0]~168_combout\);

-- Location: LABCELL_X25_Y6_N18
\inst4|inst5|Equal0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~22_combout\ = ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux18~combout\ & (\inst5|Mux19~combout\ & (\inst5|Mux17~combout\ & !\inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~22_combout\);

-- Location: LABCELL_X24_Y6_N48
\inst4|inst4|Equal0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~22_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & (\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & !\inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~22_combout\);

-- Location: LABCELL_X25_Y6_N30
\inst4|inst1|clkout[41]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(41) = LCELL(( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst5|Equal0~22_combout\ & \inst5|Mux10~combout\)) # (\inst4|inst4|Equal0~22_combout\))) ) ) # ( !\inst5|Mux1~0_combout\ & ( (\inst4|inst5|Equal0~22_combout\ & 
-- (\ClockIn~input_o\ & \inst5|Mux10~combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~22_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~22_combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(41));

-- Location: FF_X25_Y6_N17
\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst4|inst4|Equal0~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\);

-- Location: FF_X25_Y6_N32
\inst4|inst7|GEN_REG:41:REGX|Q[7]_NEW_REG512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\);

-- Location: FF_X14_Y6_N20
\inst4|inst7|GEN_REG:41:REGX|Q[0]_NEW_REG3392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3393\);

-- Location: FF_X25_Y6_N20
\inst4|inst7|GEN_REG:41:REGX|Q[7]_NEW_REG516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst5|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\);

-- Location: FF_X25_Y6_N22
\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505~DUPLICATE_q\);

-- Location: FF_X14_Y6_N32
\inst4|inst7|GEN_REG:41:REGX|Q[0]_NEW_REG3396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3397\);

-- Location: FF_X13_Y6_N37
\inst4|inst7|GEN_REG:41:REGX|Q[0]_NEW_REG3394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3395\);

-- Location: LABCELL_X14_Y6_N30
\inst4|inst6|output[41][0]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][0]~104_combout\ = ( !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ & 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3395\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\)))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ & (\inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3395\ & 
-- \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\))) # (\inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3397\))) ) ) # ( \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & 
-- (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ & (\inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3393\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\)))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ & 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3393\ & \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\))) # (\inst4|inst7|GEN_REG:41:REGX|Q[0]_OTERM3397\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM515~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM513\,
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[0]_OTERM3393\,
	datad => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM517\,
	datae => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM505~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[0]_OTERM3397\,
	datag => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[0]_OTERM3395\,
	combout => \inst4|inst6|output[41][0]~104_combout\);

-- Location: LABCELL_X19_Y9_N48
\inst4|inst4|Equal0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~20_combout\ = ( !\inst5|Mux16~combout\ & ( !\inst5|Mux14~combout\ & ( (\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & (\inst5|Mux13~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~20_combout\);

-- Location: LABCELL_X20_Y9_N24
\inst4|inst5|Equal0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~20_combout\ = ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( (\inst5|Mux19~combout\ & (\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & !\inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~20_combout\);

-- Location: LABCELL_X20_Y9_N54
\inst4|inst1|clkout[40]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(40) = LCELL(( \inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~20_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~20_combout\ & ( (\inst4|inst4|Equal0~20_combout\ & (\ClockIn~input_o\ & 
-- \inst5|Mux1~0_combout\)) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~20_combout\ & ( (\inst4|inst4|Equal0~20_combout\ & (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ) ) # ( !\inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~20_combout\ & ( 
-- (\inst4|inst4|Equal0~20_combout\ & (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|ALT_INV_Equal0~20_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~20_combout\,
	combout => \inst4|inst1|clkout\(40));

-- Location: FF_X20_Y9_N56
\inst4|inst7|GEN_REG:40:REGX|Q[7]_NEW_REG794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\);

-- Location: FF_X20_Y9_N26
\inst4|inst7|GEN_REG:40:REGX|Q[7]_NEW_REG798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst5|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\);

-- Location: MLABCELL_X13_Y10_N0
\inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3561~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3561~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3561~feeder_combout\);

-- Location: FF_X13_Y10_N2
\inst4|inst7|GEN_REG:40:REGX|Q[0]_NEW_REG3560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3561~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3561\);

-- Location: FF_X20_Y9_N34
\inst4|inst7|GEN_REG:40:REGX|Q[7]_NEW_REG796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst4|inst4|Equal0~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\);

-- Location: FF_X20_Y9_N1
\inst4|inst7|GEN_REG:40:REGX|Q[7]_NEW_REG786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\);

-- Location: FF_X13_Y10_N14
\inst4|inst7|GEN_REG:40:REGX|Q[0]_NEW_REG3564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3565\);

-- Location: MLABCELL_X13_Y10_N6
\inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3563~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3563~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3563~feeder_combout\);

-- Location: FF_X13_Y10_N7
\inst4|inst7|GEN_REG:40:REGX|Q[0]_NEW_REG3562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3563~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3563\);

-- Location: MLABCELL_X13_Y10_N12
\inst4|inst6|output[40][0]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][0]~232_combout\ = ( !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\ & (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3563\)))) # (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\ & (((!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3563\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3565\))) ) ) # ( \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\ & (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3561\)))) # (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\ & (((!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & \inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3561\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[0]_OTERM3565\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM795\,
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM799\,
	datac => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[0]_OTERM3561\,
	datad => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM797\,
	datae => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM787\,
	dataf => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[0]_OTERM3565\,
	datag => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[0]_OTERM3563\,
	combout => \inst4|inst6|output[40][0]~232_combout\);

-- Location: LABCELL_X19_Y4_N24
\inst4|inst5|Equal0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~23_combout\ = ( \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( (\inst5|Mux21~combout\ & (\inst5|Mux22~combout\ & (\inst5|Mux17~combout\ & !\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~23_combout\);

-- Location: LABCELL_X19_Y4_N42
\inst4|inst4|Equal0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~23_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux12~combout\ & (\inst5|Mux13~combout\ & (\inst5|Mux11~combout\ & !\inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~23_combout\);

-- Location: LABCELL_X19_Y4_N57
\inst4|inst1|clkout[43]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(43) = LCELL(( \ClockIn~input_o\ & ( \inst5|Mux1~0_combout\ & ( ((\inst4|inst5|Equal0~23_combout\ & \inst5|Mux10~combout\)) # (\inst4|inst4|Equal0~23_combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst5|Mux1~0_combout\ & ( 
-- (\inst4|inst5|Equal0~23_combout\ & \inst5|Mux10~combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~23_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~23_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(43));

-- Location: FF_X19_Y4_N26
\inst4|inst7|GEN_REG:43:REGX|Q[7]_NEW_REG586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst5|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\);

-- Location: FF_X19_Y4_N44
\inst4|inst7|GEN_REG:43:REGX|Q[7]_NEW_REG584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst4|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\);

-- Location: FF_X16_Y3_N38
\inst4|inst7|GEN_REG:43:REGX|Q[0]_NEW_REG3314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst1|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3315\);

-- Location: FF_X16_Y3_N14
\inst4|inst7|GEN_REG:43:REGX|Q[0]_NEW_REG3318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3319\);

-- Location: LABCELL_X16_Y3_N36
\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575~feeder_combout\ = ( \inst5|Mux27~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575~feeder_combout\);

-- Location: FF_X16_Y3_N37
\inst4|inst7|GEN_REG:43:REGX|Q[7]_NEW_REG574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\);

-- Location: FF_X16_Y3_N41
\inst4|inst7|GEN_REG:43:REGX|Q[7]_NEW_REG582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\);

-- Location: FF_X16_Y3_N55
\inst4|inst7|GEN_REG:43:REGX|Q[0]_NEW_REG3316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3317\);

-- Location: LABCELL_X16_Y3_N12
\inst4|inst6|output[43][0]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][0]~40_combout\ = ( !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3317\ & 
-- ((!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3317\ & !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3319\))) ) ) # ( \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3315\ & 
-- ((!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3315\ & !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[0]_OTERM3319\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM587\,
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM585\,
	datac => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[0]_OTERM3315\,
	datad => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[0]_OTERM3319\,
	datae => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM575\,
	dataf => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM583\,
	datag => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[0]_OTERM3317\,
	combout => \inst4|inst6|output[43][0]~40_combout\);

-- Location: LABCELL_X17_Y10_N9
\inst4|inst4|outputs[0]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~153_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[43][0]~40_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[41][0]~104_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[42][0]~168_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[40][0]~232_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[42][0]~168_combout\,
	datab => \inst4|inst6|ALT_INV_output[41][0]~104_combout\,
	datac => \inst4|inst6|ALT_INV_output[40][0]~232_combout\,
	datad => \inst4|inst6|ALT_INV_output[43][0]~40_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[0]~153_combout\);

-- Location: LABCELL_X17_Y4_N12
\inst4|inst4|Equal0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~19_combout\ = ( \inst5|Mux15~combout\ & ( !\inst5|Mux14~combout\ & ( (!\inst5|Mux12~combout\ & (\inst5|Mux11~combout\ & (\inst5|Mux16~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~19_combout\);

-- Location: LABCELL_X17_Y3_N36
\inst4|inst5|Equal0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~19_combout\ = ( \inst5|Mux22~combout\ & ( !\inst5|Mux20~combout\ & ( (\inst5|Mux21~combout\ & (\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & !\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~19_combout\);

-- Location: LABCELL_X17_Y4_N30
\inst4|inst1|clkout[35]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(35) = LCELL(( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~19_combout\)) # (\inst4|inst4|Equal0~19_combout\))) ) ) # ( !\inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux10~combout\ & \inst4|inst5|Equal0~19_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100010001000101010001000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst4|inst4|ALT_INV_Equal0~19_combout\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~19_combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(35));

-- Location: FF_X17_Y4_N14
\inst4|inst7|GEN_REG:35:REGX|Q[7]_NEW_REG672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst4|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\);

-- Location: FF_X12_Y11_N17
\inst4|inst7|GEN_REG:35:REGX|Q[0]_NEW_REG3366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3367\);

-- Location: LABCELL_X12_Y11_N57
\inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3363~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3363~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3363~feeder_combout\);

-- Location: FF_X12_Y11_N59
\inst4|inst7|GEN_REG:35:REGX|Q[0]_NEW_REG3362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3363~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3363\);

-- Location: FF_X17_Y3_N38
\inst4|inst7|GEN_REG:35:REGX|Q[7]_NEW_REG674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst5|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\);

-- Location: LABCELL_X17_Y4_N33
\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663~feeder_combout\ = \inst5|Mux27~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663~feeder_combout\);

-- Location: FF_X17_Y4_N34
\inst4|inst7|GEN_REG:35:REGX|Q[7]_NEW_REG662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\);

-- Location: FF_X17_Y4_N16
\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671~DUPLICATE_q\);

-- Location: FF_X16_Y11_N52
\inst4|inst7|GEN_REG:35:REGX|Q[0]_NEW_REG3364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3365\);

-- Location: LABCELL_X12_Y11_N15
\inst4|inst6|output[35][0]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][0]~56_combout\ = ( !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3365\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & 
-- !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3365\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & 
-- !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3367\))) ) ) # ( \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & 
-- (((\inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3363\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3363\ 
-- & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:35:REGX|Q[0]_OTERM3367\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM673\,
	datab => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[0]_OTERM3367\,
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[0]_OTERM3363\,
	datad => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM675\,
	datae => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM663\,
	dataf => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM671~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[0]_OTERM3365\,
	combout => \inst4|inst6|output[35][0]~56_combout\);

-- Location: LABCELL_X24_Y6_N21
\inst4|inst4|Equal0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~18_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & (!\inst5|Mux12~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~18_combout\);

-- Location: LABCELL_X25_Y7_N6
\inst4|inst5|Equal0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~18_combout\ = ( !\inst5|Mux19~combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux21~combout\ & (!\inst5|Mux18~combout\ & (!\inst5|Mux20~combout\ & \inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~18_combout\);

-- Location: LABCELL_X25_Y6_N42
\inst4|inst1|clkout[33]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(33) = LCELL(( \inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~18_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~18_combout\ & ( (\ClockIn~input_o\ & (\inst4|inst4|Equal0~18_combout\ & 
-- \inst5|Mux1~0_combout\)) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~18_combout\ & ( (\ClockIn~input_o\ & (\inst4|inst4|Equal0~18_combout\ & \inst5|Mux1~0_combout\)) ) ) ) # ( !\inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~18_combout\ & ( 
-- (\ClockIn~input_o\ & (\inst4|inst4|Equal0~18_combout\ & \inst5|Mux1~0_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~18_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~18_combout\,
	combout => \inst4|inst1|clkout\(33));

-- Location: LABCELL_X26_Y6_N18
\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~feeder_combout\ = ( \inst4|inst4|Equal0~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst4|inst4|ALT_INV_Equal0~18_combout\,
	combout => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~feeder_combout\);

-- Location: FF_X26_Y6_N20
\inst4|inst7|GEN_REG:33:REGX|Q[7]_NEW_REG714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\);

-- Location: FF_X25_Y7_N8
\inst4|inst7|GEN_REG:33:REGX|Q[7]_NEW_REG716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst5|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\);

-- Location: LABCELL_X26_Y6_N57
\inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3417~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3417~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3417~feeder_combout\);

-- Location: FF_X26_Y6_N58
\inst4|inst7|GEN_REG:33:REGX|Q[0]_NEW_REG3416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3417~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3417\);

-- Location: LABCELL_X26_Y8_N18
\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713~feeder_combout\ = ( \inst5|Mux25~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713~feeder_combout\);

-- Location: FF_X26_Y8_N19
\inst4|inst7|GEN_REG:33:REGX|Q[7]_NEW_REG712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\);

-- Location: FF_X25_Y6_N53
\inst4|inst7|GEN_REG:33:REGX|Q[7]_NEW_REG704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\);

-- Location: FF_X26_Y6_N14
\inst4|inst7|GEN_REG:33:REGX|Q[0]_NEW_REG3420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3421\);

-- Location: LABCELL_X26_Y6_N3
\inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3419~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3419~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3419~feeder_combout\);

-- Location: FF_X26_Y6_N5
\inst4|inst7|GEN_REG:33:REGX|Q[0]_NEW_REG3418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3419~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3419\);

-- Location: LABCELL_X26_Y6_N12
\inst4|inst6|output[33][0]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][0]~108_combout\ = ( !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3419\ & 
-- (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (((\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3419\ & !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\))) # 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3421\))) ) ) # ( \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3417\ & 
-- (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (((\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3417\ & !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\))) # 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[0]_OTERM3421\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM715\,
	datab => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM717\,
	datac => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[0]_OTERM3417\,
	datad => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM713\,
	datae => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM705\,
	dataf => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[0]_OTERM3421\,
	datag => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[0]_OTERM3419\,
	combout => \inst4|inst6|output[33][0]~108_combout\);

-- Location: LABCELL_X21_Y9_N24
\inst4|inst4|Equal0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~17_combout\ = ( \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux13~combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & !\inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~17_combout\);

-- Location: LABCELL_X17_Y6_N39
\inst4|inst5|Equal0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~17_combout\ = ( !\inst5|Mux19~combout\ & ( !\inst5|Mux22~combout\ & ( (\inst5|Mux21~combout\ & (!\inst5|Mux18~combout\ & (\inst5|Mux17~combout\ & !\inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~17_combout\);

-- Location: LABCELL_X17_Y6_N30
\inst4|inst1|clkout[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(34) = LCELL(( \inst5|Mux10~combout\ & ( \ClockIn~input_o\ & ( ((\inst4|inst4|Equal0~17_combout\ & \inst5|Mux1~0_combout\)) # (\inst4|inst5|Equal0~17_combout\) ) ) ) # ( !\inst5|Mux10~combout\ & ( \ClockIn~input_o\ & ( 
-- (\inst4|inst4|Equal0~17_combout\ & \inst5|Mux1~0_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~17_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~17_combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \ALT_INV_ClockIn~input_o\,
	combout => \inst4|inst1|clkout\(34));

-- Location: FF_X17_Y6_N37
\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst4|inst4|Equal0~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\);

-- Location: FF_X17_Y6_N41
\inst4|inst7|GEN_REG:34:REGX|Q[7]_NEW_REG812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst5|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\);

-- Location: LABCELL_X12_Y4_N24
\inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3513~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3513~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3513~feeder_combout\);

-- Location: FF_X12_Y4_N26
\inst4|inst7|GEN_REG:34:REGX|Q[0]_NEW_REG3512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3513~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3513\);

-- Location: FF_X12_Y4_N44
\inst4|inst7|GEN_REG:34:REGX|Q[0]_NEW_REG3516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3517\);

-- Location: FF_X17_Y6_N1
\inst4|inst7|GEN_REG:34:REGX|Q[7]_NEW_REG800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\);

-- Location: FF_X17_Y6_N32
\inst4|inst7|GEN_REG:34:REGX|Q[7]_NEW_REG808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\);

-- Location: LABCELL_X21_Y12_N27
\inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3515~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3515~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3515~feeder_combout\);

-- Location: FF_X21_Y12_N28
\inst4|inst7|GEN_REG:34:REGX|Q[0]_NEW_REG3514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3515~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3515\);

-- Location: LABCELL_X12_Y4_N42
\inst4|inst6|output[34][0]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][0]~184_combout\ = ( !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3515\ & 
-- ((!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))))) # (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3515\ & 
-- !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))) # (\inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3517\))) ) ) # ( \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3513\ & ((!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))))) # (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ 
-- & (\inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3513\ & !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))) # (\inst4|inst7|GEN_REG:34:REGX|Q[0]_OTERM3517\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM811~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM813\,
	datac => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[0]_OTERM3513\,
	datad => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[0]_OTERM3517\,
	datae => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM801\,
	dataf => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM809\,
	datag => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[0]_OTERM3515\,
	combout => \inst4|inst6|output[34][0]~184_combout\);

-- Location: FF_X17_Y1_N14
\inst4|inst7|GEN_REG:32:REGX|Q[0]_NEW_REG3576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3577\);

-- Location: LABCELL_X17_Y1_N48
\inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3573~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3573~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3573~feeder_combout\);

-- Location: FF_X17_Y1_N50
\inst4|inst7|GEN_REG:32:REGX|Q[0]_NEW_REG3572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3573~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3573\);

-- Location: LABCELL_X19_Y5_N3
\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823~feeder_combout\ = \inst5|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823~feeder_combout\);

-- Location: FF_X19_Y5_N5
\inst4|inst7|GEN_REG:32:REGX|Q[7]_NEW_REG822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\);

-- Location: FF_X19_Y5_N25
\inst4|inst7|GEN_REG:32:REGX|Q[7]_NEW_REG814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\);

-- Location: LABCELL_X17_Y1_N21
\inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3575~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3575~feeder_combout\ = ( \inst1|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3575~feeder_combout\);

-- Location: FF_X17_Y1_N23
\inst4|inst7|GEN_REG:32:REGX|Q[0]_NEW_REG3574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3575~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3575\);

-- Location: LABCELL_X17_Y1_N12
\inst4|inst6|output[32][0]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][0]~248_combout\ = ( !\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3575\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & 
-- \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3575\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3577\))) ) ) # ( \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3573\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & 
-- \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3573\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[0]_OTERM3577\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM825\,
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[0]_OTERM3577\,
	datac => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[0]_OTERM3573\,
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM823\,
	datae => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM815\,
	dataf => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM827\,
	datag => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[0]_OTERM3575\,
	combout => \inst4|inst6|output[32][0]~248_combout\);

-- Location: LABCELL_X16_Y12_N6
\inst4|inst4|outputs[0]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~152_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[35][0]~56_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[34][0]~184_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[33][0]~108_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[32][0]~248_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[35][0]~56_combout\,
	datab => \inst4|inst6|ALT_INV_output[33][0]~108_combout\,
	datac => \inst4|inst6|ALT_INV_output[34][0]~184_combout\,
	datad => \inst4|inst6|ALT_INV_output[32][0]~248_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~152_combout\);

-- Location: LABCELL_X16_Y10_N18
\inst4|inst4|outputs[0]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~156_combout\ = ( \inst4|inst4|outputs[0]~153_combout\ & ( \inst4|inst4|outputs[0]~152_combout\ & ( (!\inst5|Mux14~combout\) # ((!\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[0]~154_combout\))) # (\inst5|Mux13~combout\ & 
-- (\inst4|inst4|outputs[0]~155_combout\))) ) ) ) # ( !\inst4|inst4|outputs[0]~153_combout\ & ( \inst4|inst4|outputs[0]~152_combout\ & ( (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\)))) # (\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & 
-- ((\inst4|inst4|outputs[0]~154_combout\))) # (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[0]~155_combout\)))) ) ) ) # ( \inst4|inst4|outputs[0]~153_combout\ & ( !\inst4|inst4|outputs[0]~152_combout\ & ( (!\inst5|Mux14~combout\ & 
-- (((\inst5|Mux13~combout\)))) # (\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[0]~154_combout\))) # (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[0]~155_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[0]~153_combout\ & ( 
-- !\inst4|inst4|outputs[0]~152_combout\ & ( (\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[0]~154_combout\))) # (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[0]~155_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[0]~155_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[0]~154_combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[0]~153_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[0]~152_combout\,
	combout => \inst4|inst4|outputs[0]~156_combout\);

-- Location: LABCELL_X16_Y10_N24
\inst4|inst4|outputs[0]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~167_combout\ = ( \inst4|inst4|outputs[0]~161_combout\ & ( \inst4|inst4|outputs[0]~156_combout\ & ( (!\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\) # (\inst4|inst4|outputs[0]~151_combout\)))) # (\inst5|Mux11~combout\ & 
-- (((!\inst5|Mux12~combout\)) # (\inst4|inst4|outputs[0]~166_combout\))) ) ) ) # ( !\inst4|inst4|outputs[0]~161_combout\ & ( \inst4|inst4|outputs[0]~156_combout\ & ( (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[0]~151_combout\ & 
-- !\inst5|Mux12~combout\)))) # (\inst5|Mux11~combout\ & (((!\inst5|Mux12~combout\)) # (\inst4|inst4|outputs[0]~166_combout\))) ) ) ) # ( \inst4|inst4|outputs[0]~161_combout\ & ( !\inst4|inst4|outputs[0]~156_combout\ & ( (!\inst5|Mux11~combout\ & 
-- (((\inst5|Mux12~combout\) # (\inst4|inst4|outputs[0]~151_combout\)))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[0]~166_combout\ & ((\inst5|Mux12~combout\)))) ) ) ) # ( !\inst4|inst4|outputs[0]~161_combout\ & ( !\inst4|inst4|outputs[0]~156_combout\ 
-- & ( (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[0]~151_combout\ & !\inst5|Mux12~combout\)))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[0]~166_combout\ & ((\inst5|Mux12~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[0]~166_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[0]~151_combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[0]~161_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[0]~156_combout\,
	combout => \inst4|inst4|outputs[0]~167_combout\);

-- Location: MLABCELL_X18_Y7_N0
\inst1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux7~0_combout\ = ( \inst4|inst4|outputs[0]~167_combout\ & ( \inst4|inst5|outputs[0]~167_combout\ & ( !\inst5|Mux26~0_combout\ $ (!\inst5|Mux28~0_combout\) ) ) ) # ( !\inst4|inst4|outputs[0]~167_combout\ & ( \inst4|inst5|outputs[0]~167_combout\ & ( 
-- (!\inst5|Mux28~0_combout\) # (\inst5|Mux26~0_combout\) ) ) ) # ( \inst4|inst4|outputs[0]~167_combout\ & ( !\inst4|inst5|outputs[0]~167_combout\ & ( !\inst5|Mux28~0_combout\ ) ) ) # ( !\inst4|inst4|outputs[0]~167_combout\ & ( 
-- !\inst4|inst5|outputs[0]~167_combout\ & ( (\inst5|Mux26~0_combout\ & \inst5|Mux28~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100001111000011110011111100110011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux26~0_combout\,
	datac => \inst5|ALT_INV_Mux28~0_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[0]~167_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[0]~167_combout\,
	combout => \inst1|Mux7~0_combout\);

-- Location: LABCELL_X19_Y4_N51
\inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3459~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3459~feeder_combout\ = ( \inst1|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3459~feeder_combout\);

-- Location: FF_X19_Y4_N53
\inst4|inst7|GEN_REG:52:REGX|Q[0]_NEW_REG3458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3459~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3459\);

-- Location: FF_X19_Y6_N38
\inst4|inst7|GEN_REG:52:REGX|Q[7]_NEW_REG138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst5|Equal0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\);

-- Location: FF_X19_Y6_N40
\inst4|inst7|GEN_REG:52:REGX|Q[7]_NEW_REG126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\);

-- Location: FF_X19_Y4_N14
\inst4|inst7|GEN_REG:52:REGX|Q[0]_NEW_REG3462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst5|Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3463\);

-- Location: FF_X19_Y4_N56
\inst4|inst7|GEN_REG:52:REGX|Q[0]_NEW_REG3460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst1|Mux7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3461\);

-- Location: LABCELL_X19_Y4_N12
\inst4|inst6|output[52][0]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][0]~208_combout\ = ( !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ & (\inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3461\ & 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\)))) # (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (((!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ & (\inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3461\ & \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3463\))) ) ) # ( \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ & (\inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3459\ & 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\)))) # (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (((!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ & (\inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3459\ & \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[0]_OTERM3463\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM137\,
	datab => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM135\,
	datac => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[0]_OTERM3459\,
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM139\,
	datae => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM127\,
	dataf => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[0]_OTERM3463\,
	datag => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[0]_OTERM3461\,
	combout => \inst4|inst6|output[52][0]~208_combout\);

-- Location: LABCELL_X17_Y11_N51
\inst4|inst5|outputs[0]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~149_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[52][0]~208_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[36][0]~216_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[20][0]~212_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[4][0]~220_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[52][0]~208_combout\,
	datab => \inst4|inst6|ALT_INV_output[4][0]~220_combout\,
	datac => \inst4|inst6|ALT_INV_output[20][0]~212_combout\,
	datad => \inst4|inst6|ALT_INV_output[36][0]~216_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~149_combout\);

-- Location: LABCELL_X17_Y11_N39
\inst4|inst5|outputs[0]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~148_combout\ = ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[24][0]~228_combout\ & ( (!\inst5|Mux17~combout\) # (\inst4|inst6|output[56][0]~224_combout\) ) ) ) # ( !\inst5|Mux18~combout\ & ( 
-- \inst4|inst6|output[24][0]~228_combout\ & ( (!\inst5|Mux17~combout\ & (\inst4|inst6|output[8][0]~236_combout\)) # (\inst5|Mux17~combout\ & ((\inst4|inst6|output[40][0]~232_combout\))) ) ) ) # ( \inst5|Mux18~combout\ & ( 
-- !\inst4|inst6|output[24][0]~228_combout\ & ( (\inst5|Mux17~combout\ & \inst4|inst6|output[56][0]~224_combout\) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst4|inst6|output[24][0]~228_combout\ & ( (!\inst5|Mux17~combout\ & 
-- (\inst4|inst6|output[8][0]~236_combout\)) # (\inst5|Mux17~combout\ & ((\inst4|inst6|output[40][0]~232_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[8][0]~236_combout\,
	datab => \inst4|inst6|ALT_INV_output[40][0]~232_combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst4|inst6|ALT_INV_output[56][0]~224_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst4|inst6|ALT_INV_output[24][0]~228_combout\,
	combout => \inst4|inst5|outputs[0]~148_combout\);

-- Location: LABCELL_X16_Y11_N48
\inst4|inst5|outputs[0]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~147_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[48][0]~240_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[16][0]~244_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[32][0]~248_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[0][0]~252_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[32][0]~248_combout\,
	datab => \inst4|inst6|ALT_INV_output[16][0]~244_combout\,
	datac => \inst4|inst6|ALT_INV_output[48][0]~240_combout\,
	datad => \inst4|inst6|ALT_INV_output[0][0]~252_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[0]~147_combout\);

-- Location: LABCELL_X17_Y12_N0
\inst4|inst5|outputs[0]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~150_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[60][0]~192_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[28][0]~196_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[44][0]~200_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[12][0]~204_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[44][0]~200_combout\,
	datab => \inst4|inst6|ALT_INV_output[28][0]~196_combout\,
	datac => \inst4|inst6|ALT_INV_output[12][0]~204_combout\,
	datad => \inst4|inst6|ALT_INV_output[60][0]~192_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[0]~150_combout\);

-- Location: LABCELL_X17_Y11_N24
\inst4|inst5|outputs[0]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~151_combout\ = ( \inst4|inst5|outputs[0]~147_combout\ & ( \inst4|inst5|outputs[0]~150_combout\ & ( (!\inst5|Mux20~combout\ & ((!\inst5|Mux19~combout\) # ((\inst4|inst5|outputs[0]~148_combout\)))) # (\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[0]~149_combout\)) # (\inst5|Mux19~combout\))) ) ) ) # ( !\inst4|inst5|outputs[0]~147_combout\ & ( \inst4|inst5|outputs[0]~150_combout\ & ( (!\inst5|Mux20~combout\ & (\inst5|Mux19~combout\ & 
-- ((\inst4|inst5|outputs[0]~148_combout\)))) # (\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[0]~149_combout\)) # (\inst5|Mux19~combout\))) ) ) ) # ( \inst4|inst5|outputs[0]~147_combout\ & ( !\inst4|inst5|outputs[0]~150_combout\ & ( 
-- (!\inst5|Mux20~combout\ & ((!\inst5|Mux19~combout\) # ((\inst4|inst5|outputs[0]~148_combout\)))) # (\inst5|Mux20~combout\ & (!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[0]~149_combout\))) ) ) ) # ( !\inst4|inst5|outputs[0]~147_combout\ & ( 
-- !\inst4|inst5|outputs[0]~150_combout\ & ( (!\inst5|Mux20~combout\ & (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[0]~148_combout\)))) # (\inst5|Mux20~combout\ & (!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[0]~149_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[0]~149_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[0]~148_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[0]~147_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[0]~150_combout\,
	combout => \inst4|inst5|outputs[0]~151_combout\);

-- Location: LABCELL_X17_Y11_N0
\inst4|inst5|outputs[0]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~157_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst6|output[13][0]~112_combout\ ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst6|output[9][0]~120_combout\ ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst6|output[5][0]~116_combout\ ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst6|output[1][0]~124_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[5][0]~116_combout\,
	datab => \inst4|inst6|ALT_INV_output[9][0]~120_combout\,
	datac => \inst4|inst6|ALT_INV_output[1][0]~124_combout\,
	datad => \inst4|inst6|ALT_INV_output[13][0]~112_combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[0]~157_combout\);

-- Location: LABCELL_X17_Y11_N30
\inst4|inst5|outputs[0]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~159_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst6|output[29][0]~80_combout\ ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst6|output[25][0]~88_combout\ ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst6|output[21][0]~84_combout\ ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst6|output[17][0]~92_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[29][0]~80_combout\,
	datab => \inst4|inst6|ALT_INV_output[25][0]~88_combout\,
	datac => \inst4|inst6|ALT_INV_output[21][0]~84_combout\,
	datad => \inst4|inst6|ALT_INV_output[17][0]~92_combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[0]~159_combout\);

-- Location: LABCELL_X17_Y11_N18
\inst4|inst5|outputs[0]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~158_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst6|output[45][0]~96_combout\ ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst6|output[41][0]~104_combout\ ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst6|output[37][0]~100_combout\ ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst6|output[33][0]~108_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[41][0]~104_combout\,
	datab => \inst4|inst6|ALT_INV_output[37][0]~100_combout\,
	datac => \inst4|inst6|ALT_INV_output[45][0]~96_combout\,
	datad => \inst4|inst6|ALT_INV_output[33][0]~108_combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[0]~158_combout\);

-- Location: MLABCELL_X18_Y11_N12
\inst4|inst5|outputs[0]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~160_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst6|output[61][0]~64_combout\ ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst6|output[57][0]~72_combout\ ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst6|output[53][0]~68_combout\ ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst6|output[49][0]~76_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[61][0]~64_combout\,
	datab => \inst4|inst6|ALT_INV_output[57][0]~72_combout\,
	datac => \inst4|inst6|ALT_INV_output[53][0]~68_combout\,
	datad => \inst4|inst6|ALT_INV_output[49][0]~76_combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[0]~160_combout\);

-- Location: LABCELL_X17_Y11_N12
\inst4|inst5|outputs[0]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~161_combout\ = ( \inst4|inst5|outputs[0]~160_combout\ & ( \inst5|Mux18~combout\ & ( (\inst5|Mux17~combout\) # (\inst4|inst5|outputs[0]~159_combout\) ) ) ) # ( !\inst4|inst5|outputs[0]~160_combout\ & ( \inst5|Mux18~combout\ & ( 
-- (\inst4|inst5|outputs[0]~159_combout\ & !\inst5|Mux17~combout\) ) ) ) # ( \inst4|inst5|outputs[0]~160_combout\ & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & (\inst4|inst5|outputs[0]~157_combout\)) # (\inst5|Mux17~combout\ & 
-- ((\inst4|inst5|outputs[0]~158_combout\))) ) ) ) # ( !\inst4|inst5|outputs[0]~160_combout\ & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & (\inst4|inst5|outputs[0]~157_combout\)) # (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[0]~158_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[0]~157_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[0]~159_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[0]~158_combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[0]~160_combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[0]~161_combout\);

-- Location: LABCELL_X16_Y11_N30
\inst4|inst5|outputs[0]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~154_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[54][0]~144_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[22][0]~148_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[38][0]~152_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[6][0]~156_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[22][0]~148_combout\,
	datab => \inst4|inst6|ALT_INV_output[6][0]~156_combout\,
	datac => \inst4|inst6|ALT_INV_output[38][0]~152_combout\,
	datad => \inst4|inst6|ALT_INV_output[54][0]~144_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[0]~154_combout\);

-- Location: LABCELL_X16_Y11_N6
\inst4|inst5|outputs[0]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~153_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[58][0]~160_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[26][0]~164_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[42][0]~168_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[10][0]~172_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[10][0]~172_combout\,
	datab => \inst4|inst6|ALT_INV_output[42][0]~168_combout\,
	datac => \inst4|inst6|ALT_INV_output[58][0]~160_combout\,
	datad => \inst4|inst6|ALT_INV_output[26][0]~164_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[0]~153_combout\);

-- Location: LABCELL_X16_Y11_N54
\inst4|inst5|outputs[0]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~155_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[62][0]~128_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[30][0]~132_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[46][0]~136_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[14][0]~140_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[30][0]~132_combout\,
	datab => \inst4|inst6|ALT_INV_output[14][0]~140_combout\,
	datac => \inst4|inst6|ALT_INV_output[46][0]~136_combout\,
	datad => \inst4|inst6|ALT_INV_output[62][0]~128_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[0]~155_combout\);

-- Location: LABCELL_X16_Y12_N12
\inst4|inst5|outputs[0]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~152_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[50][0]~176_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[34][0]~184_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[18][0]~180_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[2][0]~188_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[34][0]~184_combout\,
	datab => \inst4|inst6|ALT_INV_output[2][0]~188_combout\,
	datac => \inst4|inst6|ALT_INV_output[18][0]~180_combout\,
	datad => \inst4|inst6|ALT_INV_output[50][0]~176_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~152_combout\);

-- Location: LABCELL_X16_Y11_N24
\inst4|inst5|outputs[0]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~156_combout\ = ( \inst4|inst5|outputs[0]~155_combout\ & ( \inst4|inst5|outputs[0]~152_combout\ & ( (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\)) # (\inst4|inst5|outputs[0]~154_combout\))) # (\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[0]~153_combout\) # (\inst5|Mux20~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[0]~155_combout\ & ( \inst4|inst5|outputs[0]~152_combout\ & ( (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\)) # 
-- (\inst4|inst5|outputs[0]~154_combout\))) # (\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst5|outputs[0]~153_combout\)))) ) ) ) # ( \inst4|inst5|outputs[0]~155_combout\ & ( !\inst4|inst5|outputs[0]~152_combout\ & ( (!\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[0]~154_combout\ & (\inst5|Mux20~combout\))) # (\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[0]~153_combout\) # (\inst5|Mux20~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[0]~155_combout\ & ( !\inst4|inst5|outputs[0]~152_combout\ & 
-- ( (!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[0]~154_combout\ & (\inst5|Mux20~combout\))) # (\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst5|outputs[0]~153_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[0]~154_combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[0]~153_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[0]~155_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[0]~152_combout\,
	combout => \inst4|inst5|outputs[0]~156_combout\);

-- Location: LABCELL_X16_Y11_N39
\inst4|inst5|outputs[0]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~162_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[51][0]~48_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[19][0]~52_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[35][0]~56_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[3][0]~60_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[3][0]~60_combout\,
	datab => \inst4|inst6|ALT_INV_output[19][0]~52_combout\,
	datac => \inst4|inst6|ALT_INV_output[35][0]~56_combout\,
	datad => \inst4|inst6|ALT_INV_output[51][0]~48_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[0]~162_combout\);

-- Location: LABCELL_X16_Y11_N42
\inst4|inst5|outputs[0]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~163_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[59][0]~32_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[27][0]~36_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[43][0]~40_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[11][0]~44_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[43][0]~40_combout\,
	datab => \inst4|inst6|ALT_INV_output[11][0]~44_combout\,
	datac => \inst4|inst6|ALT_INV_output[27][0]~36_combout\,
	datad => \inst4|inst6|ALT_INV_output[59][0]~32_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[0]~163_combout\);

-- Location: LABCELL_X17_Y11_N45
\inst4|inst5|outputs[0]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~164_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[55][0]~16_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[39][0]~24_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[23][0]~20_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[7][0]~28_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[7][0]~28_combout\,
	datab => \inst4|inst6|ALT_INV_output[55][0]~16_combout\,
	datac => \inst4|inst6|ALT_INV_output[23][0]~20_combout\,
	datad => \inst4|inst6|ALT_INV_output[39][0]~24_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~164_combout\);

-- Location: LABCELL_X17_Y12_N30
\inst4|inst5|outputs[0]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~165_combout\ = ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[15][0]~12_combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst6|output[47][0]~8_combout\)) # (\inst5|Mux18~combout\ & ((\inst4|inst6|output[63][0]~0_combout\))) ) ) ) # 
-- ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[15][0]~12_combout\ & ( (!\inst5|Mux18~combout\) # (\inst4|inst6|output[31][0]~4_combout\) ) ) ) # ( \inst5|Mux17~combout\ & ( !\inst4|inst6|output[15][0]~12_combout\ & ( (!\inst5|Mux18~combout\ & 
-- (\inst4|inst6|output[47][0]~8_combout\)) # (\inst5|Mux18~combout\ & ((\inst4|inst6|output[63][0]~0_combout\))) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst4|inst6|output[15][0]~12_combout\ & ( (\inst4|inst6|output[31][0]~4_combout\ & \inst5|Mux18~combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[31][0]~4_combout\,
	datab => \inst4|inst6|ALT_INV_output[47][0]~8_combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst6|ALT_INV_output[63][0]~0_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst4|inst6|ALT_INV_output[15][0]~12_combout\,
	combout => \inst4|inst5|outputs[0]~165_combout\);

-- Location: LABCELL_X17_Y11_N6
\inst4|inst5|outputs[0]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~166_combout\ = ( \inst4|inst5|outputs[0]~164_combout\ & ( \inst4|inst5|outputs[0]~165_combout\ & ( ((!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[0]~162_combout\)) # (\inst5|Mux19~combout\ & 
-- ((\inst4|inst5|outputs[0]~163_combout\)))) # (\inst5|Mux20~combout\) ) ) ) # ( !\inst4|inst5|outputs[0]~164_combout\ & ( \inst4|inst5|outputs[0]~165_combout\ & ( (!\inst5|Mux20~combout\ & ((!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[0]~162_combout\)) 
-- # (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[0]~163_combout\))))) # (\inst5|Mux20~combout\ & (\inst5|Mux19~combout\)) ) ) ) # ( \inst4|inst5|outputs[0]~164_combout\ & ( !\inst4|inst5|outputs[0]~165_combout\ & ( (!\inst5|Mux20~combout\ & 
-- ((!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[0]~162_combout\)) # (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[0]~163_combout\))))) # (\inst5|Mux20~combout\ & (!\inst5|Mux19~combout\)) ) ) ) # ( !\inst4|inst5|outputs[0]~164_combout\ & ( 
-- !\inst4|inst5|outputs[0]~165_combout\ & ( (!\inst5|Mux20~combout\ & ((!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[0]~162_combout\)) # (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[0]~163_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[0]~162_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[0]~163_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[0]~164_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[0]~165_combout\,
	combout => \inst4|inst5|outputs[0]~166_combout\);

-- Location: LABCELL_X17_Y11_N54
\inst4|inst5|outputs[0]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~167_combout\ = ( \inst4|inst5|outputs[0]~156_combout\ & ( \inst4|inst5|outputs[0]~166_combout\ & ( ((!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[0]~151_combout\)) # (\inst5|Mux22~combout\ & 
-- ((\inst4|inst5|outputs[0]~161_combout\)))) # (\inst5|Mux21~combout\) ) ) ) # ( !\inst4|inst5|outputs[0]~156_combout\ & ( \inst4|inst5|outputs[0]~166_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[0]~151_combout\)) 
-- # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[0]~161_combout\))))) # (\inst5|Mux21~combout\ & (((\inst5|Mux22~combout\)))) ) ) ) # ( \inst4|inst5|outputs[0]~156_combout\ & ( !\inst4|inst5|outputs[0]~166_combout\ & ( (!\inst5|Mux21~combout\ & 
-- ((!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[0]~151_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[0]~161_combout\))))) # (\inst5|Mux21~combout\ & (((!\inst5|Mux22~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[0]~156_combout\ & ( 
-- !\inst4|inst5|outputs[0]~166_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[0]~151_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[0]~161_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[0]~151_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[0]~161_combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[0]~156_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[0]~166_combout\,
	combout => \inst4|inst5|outputs[0]~167_combout\);

-- Location: LABCELL_X20_Y6_N30
\inst1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~30\ = CARRY(( \inst4|inst4|outputs[0]~167_combout\ ) + ( \inst4|inst5|outputs[0]~167_combout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[0]~167_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[0]~167_combout\,
	cin => GND,
	cout => \inst1|Add0~30\);

-- Location: LABCELL_X20_Y6_N33
\inst1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~25_sumout\ = SUM(( \inst4|inst4|outputs[1]~146_combout\ ) + ( \inst4|inst5|outputs[1]~146_combout\ ) + ( \inst1|Add0~30\ ))
-- \inst1|Add0~26\ = CARRY(( \inst4|inst4|outputs[1]~146_combout\ ) + ( \inst4|inst5|outputs[1]~146_combout\ ) + ( \inst1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[1]~146_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~146_combout\,
	cin => \inst1|Add0~30\,
	sumout => \inst1|Add0~25_sumout\,
	cout => \inst1|Add0~26\);

-- Location: LABCELL_X20_Y6_N27
\inst1|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux6~1_combout\ = ( \inst1|Add0~25_sumout\ & ( (!\inst5|Mux26~0_combout\ & (((\inst4|inst4|outputs[1]~146_combout\)) # (\inst5|Mux28~0_combout\))) # (\inst5|Mux26~0_combout\ & (!\inst4|inst4|outputs[1]~146_combout\ $ (((\inst5|Mux28~0_combout\ & 
-- !\inst4|inst5|outputs[1]~146_combout\))))) ) ) # ( !\inst1|Add0~25_sumout\ & ( (!\inst5|Mux26~0_combout\ & (!\inst5|Mux28~0_combout\ & ((\inst4|inst4|outputs[1]~146_combout\)))) # (\inst5|Mux26~0_combout\ & (!\inst4|inst4|outputs[1]~146_combout\ $ 
-- (((\inst5|Mux28~0_combout\ & !\inst4|inst5|outputs[1]~146_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010110011000010001011001100001100111101110100110011110111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux26~0_combout\,
	datab => \inst5|ALT_INV_Mux28~0_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[1]~146_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~146_combout\,
	dataf => \inst1|ALT_INV_Add0~25_sumout\,
	combout => \inst1|Mux6~1_combout\);

-- Location: LABCELL_X19_Y14_N33
\inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3179~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3179~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3179~feeder_combout\);

-- Location: FF_X19_Y14_N34
\inst4|inst7|GEN_REG:3:REGX|Q[1]_NEW_REG3178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3179~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3179\);

-- Location: LABCELL_X19_Y14_N42
\inst4|inst6|output[3][1]~496\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][1]~496_combout\ = ( !\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3179\ & 
-- ((\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))))) # (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3179\ & \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3181\))) ) ) # ( \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3177\ & 
-- ((\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))))) # (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3177\ & \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[1]_OTERM3181\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM921\,
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM919\,
	datac => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[1]_OTERM3177\,
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[1]_OTERM3181\,
	datae => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM911\,
	dataf => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM923\,
	datag => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[1]_OTERM3179\,
	combout => \inst4|inst6|output[3][1]~496_combout\);

-- Location: FF_X20_Y11_N1
\inst4|inst7|GEN_REG:19:REGX|Q[1]_NEW_REG2678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2679\);

-- Location: FF_X20_Y11_N44
\inst4|inst7|GEN_REG:19:REGX|Q[1]_NEW_REG2682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2683\);

-- Location: FF_X20_Y11_N4
\inst4|inst7|GEN_REG:19:REGX|Q[1]_NEW_REG2680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2681\);

-- Location: LABCELL_X20_Y11_N42
\inst4|inst6|output[19][1]~368\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][1]~368_combout\ = ( !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2681\ & 
-- ((\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))))) # (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (((!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2681\ & \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2683\))) ) ) # ( \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2679\ & 
-- ((\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))))) # (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (((!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2679\ & \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[1]_OTERM2683\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM403\,
	datab => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM401\,
	datac => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[1]_OTERM2679\,
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[1]_OTERM2683\,
	datae => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM393\,
	dataf => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM405\,
	datag => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[1]_OTERM2681\,
	combout => \inst4|inst6|output[19][1]~368_combout\);

-- Location: LABCELL_X16_Y12_N33
\inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2349~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2349~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2349~feeder_combout\);

-- Location: FF_X16_Y12_N35
\inst4|inst7|GEN_REG:51:REGX|Q[1]_NEW_REG2348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2349~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2349\);

-- Location: FF_X16_Y12_N55
\inst4|inst7|GEN_REG:51:REGX|Q[1]_NEW_REG2352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2353\);

-- Location: FF_X16_Y12_N29
\inst4|inst7|GEN_REG:51:REGX|Q[1]_NEW_REG2350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2351\);

-- Location: LABCELL_X16_Y12_N54
\inst4|inst6|output[51][1]~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][1]~304_combout\ = ( !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2353\ & (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2351\)))) # (\inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2353\ & (((!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2351\))) # 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) ) # ( \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2353\ & (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2349\)))) # (\inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2353\ & (((!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & \inst4|inst7|GEN_REG:51:REGX|Q[1]_OTERM2349\))) # 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM359\,
	datab => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM363\,
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[1]_OTERM2349\,
	datad => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[1]_OTERM2353\,
	datae => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM351\,
	dataf => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM361\,
	datag => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[1]_OTERM2351\,
	combout => \inst4|inst6|output[51][1]~304_combout\);

-- Location: FF_X17_Y4_N17
\inst4|inst7|GEN_REG:35:REGX|Q[7]_NEW_REG670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\);

-- Location: LABCELL_X14_Y4_N39
\inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2961~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2961~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2961~feeder_combout\);

-- Location: FF_X14_Y4_N41
\inst4|inst7|GEN_REG:35:REGX|Q[1]_NEW_REG2960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2961~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2961\);

-- Location: FF_X17_Y4_N8
\inst4|inst7|GEN_REG:35:REGX|Q[1]_NEW_REG2964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2965\);

-- Location: LABCELL_X14_Y4_N30
\inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2963~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2963~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2963~feeder_combout\);

-- Location: FF_X14_Y4_N31
\inst4|inst7|GEN_REG:35:REGX|Q[1]_NEW_REG2962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2963~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2963\);

-- Location: LABCELL_X17_Y4_N6
\inst4|inst6|output[35][1]~432\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][1]~432_combout\ = ( !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\ & 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2963\)))) # (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\ & \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2963\))) # 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2965\))) ) ) # ( \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\ & 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2961\)))) # (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\ & \inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2961\))) # 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[1]_OTERM2965\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM675\,
	datab => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM671\,
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[1]_OTERM2961\,
	datad => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM673\,
	datae => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM663\,
	dataf => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[1]_OTERM2965\,
	datag => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[1]_OTERM2963\,
	combout => \inst4|inst6|output[35][1]~432_combout\);

-- Location: LABCELL_X25_Y5_N54
\inst4|inst4|outputs[1]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~129_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[51][1]~304_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[35][1]~432_combout\ ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[19][1]~368_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[3][1]~496_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[3][1]~496_combout\,
	datab => \inst4|inst6|ALT_INV_output[19][1]~368_combout\,
	datac => \inst4|inst6|ALT_INV_output[51][1]~304_combout\,
	datad => \inst4|inst6|ALT_INV_output[35][1]~432_combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[1]~129_combout\);

-- Location: LABCELL_X20_Y5_N0
\inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2949~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2949~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2949~feeder_combout\);

-- Location: FF_X20_Y5_N2
\inst4|inst7|GEN_REG:16:REGX|Q[1]_NEW_REG2948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2949~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2949\);

-- Location: FF_X21_Y5_N17
\inst4|inst7|GEN_REG:16:REGX|Q[7]_NEW_REG622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623\);

-- Location: FF_X20_Y5_N50
\inst4|inst7|GEN_REG:16:REGX|Q[1]_NEW_REG2952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2953\);

-- Location: LABCELL_X20_Y5_N3
\inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2951~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2951~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2951~feeder_combout\);

-- Location: FF_X20_Y5_N5
\inst4|inst7|GEN_REG:16:REGX|Q[1]_NEW_REG2950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2951~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2951\);

-- Location: LABCELL_X20_Y5_N48
\inst4|inst6|output[16][1]~380\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][1]~380_combout\ = ( !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2951\ & 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\)))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2951\ & \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2953\))) ) ) # ( \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2949\ & 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\)))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2949\ & \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[1]_OTERM2953\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM631\,
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM633\,
	datac => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[1]_OTERM2949\,
	datad => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM635\,
	datae => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM623\,
	dataf => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[1]_OTERM2953\,
	datag => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[1]_OTERM2951\,
	combout => \inst4|inst6|output[16][1]~380_combout\);

-- Location: FF_X23_Y5_N35
\inst4|inst7|GEN_REG:0:REGX|Q[1]_NEW_REG3312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3313\);

-- Location: FF_X19_Y7_N20
\inst4|inst7|GEN_REG:0:REGX|Q[1]_NEW_REG3308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst1|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3309\);

-- Location: FF_X20_Y6_N29
\inst4|inst7|GEN_REG:0:REGX|Q[1]_NEW_REG3310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst1|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3311\);

-- Location: MLABCELL_X23_Y5_N18
\inst4|inst6|output[0][1]~508\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][1]~508_combout\ = ( !\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3313\ & (((\inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3311\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & 
-- \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\))))) # (\inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3313\ & (((\inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3311\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) ) # ( \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3313\ & (((\inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3309\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & 
-- \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\))))) # (\inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3313\ & (((\inst4|inst7|GEN_REG:0:REGX|Q[1]_OTERM3309\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[1]_OTERM3313\,
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1219\,
	datac => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[1]_OTERM3309\,
	datad => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1225\,
	datae => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1213\,
	dataf => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1223\,
	datag => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[1]_OTERM3311\,
	combout => \inst4|inst6|output[0][1]~508_combout\);

-- Location: FF_X17_Y1_N56
\inst4|inst7|GEN_REG:32:REGX|Q[1]_NEW_REG3168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3169\);

-- Location: FF_X19_Y5_N40
\inst4|inst7|GEN_REG:32:REGX|Q[1]_NEW_REG3164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3165\);

-- Location: FF_X19_Y5_N4
\inst4|inst7|GEN_REG:32:REGX|Q[1]_NEW_REG3166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3167\);

-- Location: LABCELL_X17_Y1_N54
\inst4|inst6|output[32][1]~444\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][1]~444_combout\ = ( !\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3167\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & 
-- \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3167\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3169\))) ) ) # ( \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3165\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & 
-- \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3165\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[1]_OTERM3169\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM825\,
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[1]_OTERM3169\,
	datac => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[1]_OTERM3165\,
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM823\,
	datae => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM815\,
	dataf => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM827\,
	datag => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[1]_OTERM3167\,
	combout => \inst4|inst6|output[32][1]~444_combout\);

-- Location: LABCELL_X16_Y9_N54
\inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2751~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2751~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2751~feeder_combout\);

-- Location: FF_X16_Y9_N56
\inst4|inst7|GEN_REG:48:REGX|Q[1]_NEW_REG2750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2751~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2751\);

-- Location: FF_X16_Y9_N8
\inst4|inst7|GEN_REG:48:REGX|Q[1]_NEW_REG2754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2755\);

-- Location: FF_X16_Y9_N59
\inst4|inst7|GEN_REG:48:REGX|Q[1]_NEW_REG2752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2753\);

-- Location: LABCELL_X16_Y9_N6
\inst4|inst6|output[48][1]~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][1]~316_combout\ = ( !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ & 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2753\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ & \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2753\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2755\))) ) ) # ( \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & 
-- (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ & (\inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2751\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ & 
-- \inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2751\))) # (\inst4|inst7|GEN_REG:48:REGX|Q[1]_OTERM2755\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM615\,
	datab => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM611\,
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[1]_OTERM2751\,
	datad => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM613\,
	datae => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM603~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[1]_OTERM2755\,
	datag => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[1]_OTERM2753\,
	combout => \inst4|inst6|output[48][1]~316_combout\);

-- Location: LABCELL_X25_Y5_N30
\inst4|inst4|outputs[1]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~126_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[48][1]~316_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[32][1]~444_combout\ ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[16][1]~380_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[0][1]~508_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[16][1]~380_combout\,
	datab => \inst4|inst6|ALT_INV_output[0][1]~508_combout\,
	datac => \inst4|inst6|ALT_INV_output[32][1]~444_combout\,
	datad => \inst4|inst6|ALT_INV_output[48][1]~316_combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[1]~126_combout\);

-- Location: MLABCELL_X13_Y4_N6
\inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3271~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3271~feeder_combout\ = ( \inst5|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3271~feeder_combout\);

-- Location: FF_X13_Y4_N8
\inst4|inst7|GEN_REG:2:REGX|Q[1]_NEW_REG3270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3271~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3271\);

-- Location: FF_X13_Y4_N50
\inst4|inst7|GEN_REG:2:REGX|Q[1]_NEW_REG3266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3267\);

-- Location: FF_X16_Y9_N28
\inst4|inst7|GEN_REG:2:REGX|Q[1]_NEW_REG3268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3269\);

-- Location: MLABCELL_X13_Y4_N48
\inst4|inst6|output[2][1]~504\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][1]~504_combout\ = ( !\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3271\ & (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3269\ & 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3271\ & (((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3269\ & \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\))) ) ) # ( \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3271\ & (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3267\ & 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3271\ & (((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[1]_OTERM3267\ & \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1075\,
	datab => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[1]_OTERM3271\,
	datac => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[1]_OTERM3267\,
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1079\,
	datae => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1067\,
	dataf => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1077\,
	datag => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[1]_OTERM3269\,
	combout => \inst4|inst6|output[2][1]~504_combout\);

-- Location: FF_X29_Y6_N46
\inst4|inst7|GEN_REG:50:REGX|Q[1]_NEW_REG2624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2625\);

-- Location: FF_X31_Y6_N44
\inst4|inst7|GEN_REG:50:REGX|Q[1]_NEW_REG2628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2629\);

-- Location: FF_X28_Y6_N40
\inst4|inst7|GEN_REG:50:REGX|Q[1]_NEW_REG2626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2627\);

-- Location: LABCELL_X31_Y6_N42
\inst4|inst6|output[50][1]~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][1]~312_combout\ = ( !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2627\ & 
-- ((!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2627\ & 
-- !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2629\))) ) ) # ( \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & 
-- (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2625\ & ((!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ 
-- & (\inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2625\ & !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:50:REGX|Q[1]_OTERM2629\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM557\,
	datab => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM559\,
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[1]_OTERM2625\,
	datad => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[1]_OTERM2629\,
	datae => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM547\,
	dataf => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM555~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[1]_OTERM2627\,
	combout => \inst4|inst6|output[50][1]~312_combout\);

-- Location: FF_X23_Y9_N2
\inst4|inst7|GEN_REG:18:REGX|Q[1]_NEW_REG2852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2853\);

-- Location: FF_X23_Y9_N26
\inst4|inst7|GEN_REG:18:REGX|Q[1]_NEW_REG2856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2857\);

-- Location: FF_X23_Y9_N16
\inst4|inst7|GEN_REG:18:REGX|Q[1]_NEW_REG2854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2855\);

-- Location: MLABCELL_X23_Y9_N24
\inst4|inst6|output[18][1]~376\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][1]~376_combout\ = ( !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\ & 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2855\)))) # (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\ & \inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2855\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2857\))) ) ) # ( \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\ & 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2853\)))) # (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\ & \inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2853\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[1]_OTERM2857\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM475\,
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM471\,
	datac => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[1]_OTERM2853\,
	datad => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM473\,
	datae => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM463\,
	dataf => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[1]_OTERM2857\,
	datag => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[1]_OTERM2855\,
	combout => \inst4|inst6|output[18][1]~376_combout\);

-- Location: FF_X16_Y2_N38
\inst4|inst7|GEN_REG:34:REGX|Q[1]_NEW_REG3108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3109\);

-- Location: FF_X17_Y6_N4
\inst4|inst7|GEN_REG:34:REGX|Q[1]_NEW_REG3104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3105\);

-- Location: LABCELL_X17_Y6_N24
\inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3107~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3107~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3107~feeder_combout\);

-- Location: FF_X17_Y6_N25
\inst4|inst7|GEN_REG:34:REGX|Q[1]_NEW_REG3106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3107~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3107\);

-- Location: LABCELL_X16_Y2_N36
\inst4|inst6|output[34][1]~440\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][1]~440_combout\ = ( !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3109\ & (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ & (\inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3107\ & 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\)))) # (\inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3109\ & (((!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ & (\inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3107\ & \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\))) # 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\))) ) ) # ( \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3109\ & (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ & 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3105\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\)))) # (\inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3109\ & (((!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ & (\inst4|inst7|GEN_REG:34:REGX|Q[1]_OTERM3105\ & 
-- \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\))) # (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[1]_OTERM3109\,
	datab => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM809\,
	datac => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[1]_OTERM3105\,
	datad => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM813\,
	datae => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM801\,
	dataf => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM811~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[1]_OTERM3107\,
	combout => \inst4|inst6|output[34][1]~440_combout\);

-- Location: LABCELL_X25_Y5_N36
\inst4|inst4|outputs[1]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~127_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[50][1]~312_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[34][1]~440_combout\ ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[18][1]~376_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[2][1]~504_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[2][1]~504_combout\,
	datab => \inst4|inst6|ALT_INV_output[50][1]~312_combout\,
	datac => \inst4|inst6|ALT_INV_output[18][1]~376_combout\,
	datad => \inst4|inst6|ALT_INV_output[34][1]~440_combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[1]~127_combout\);

-- Location: FF_X24_Y5_N50
\inst4|inst7|GEN_REG:49:REGX|Q[1]_NEW_REG2036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2037\);

-- Location: FF_X24_Y5_N26
\inst4|inst7|GEN_REG:49:REGX|Q[1]_NEW_REG2040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2041\);

-- Location: LABCELL_X24_Y5_N51
\inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2039~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2039~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2039~feeder_combout\);

-- Location: FF_X24_Y5_N52
\inst4|inst7|GEN_REG:49:REGX|Q[1]_NEW_REG2038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2039~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2039\);

-- Location: LABCELL_X24_Y5_N24
\inst4|inst6|output[49][1]~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][1]~308_combout\ = ( !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2039\ & 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\)))) # (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2039\ & \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2041\))) ) ) # ( \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2037\ & 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\)))) # (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2037\ & \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[1]_OTERM2041\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM541\,
	datab => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM543\,
	datac => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[1]_OTERM2037\,
	datad => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM545\,
	datae => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM533\,
	dataf => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[1]_OTERM2041\,
	datag => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[1]_OTERM2039\,
	combout => \inst4|inst6|output[49][1]~308_combout\);

-- Location: LABCELL_X26_Y6_N0
\inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2859~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2859~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2859~feeder_combout\);

-- Location: FF_X26_Y6_N2
\inst4|inst7|GEN_REG:33:REGX|Q[1]_NEW_REG2858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2859~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2859\);

-- Location: FF_X26_Y6_N8
\inst4|inst7|GEN_REG:33:REGX|Q[1]_NEW_REG2862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2863\);

-- Location: FF_X26_Y6_N56
\inst4|inst7|GEN_REG:33:REGX|Q[1]_NEW_REG2860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2861\);

-- Location: LABCELL_X26_Y6_N6
\inst4|inst6|output[33][1]~436\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][1]~436_combout\ = ( !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2861\ & 
-- (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (((\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2861\ & !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\))) # 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2863\))) ) ) # ( \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2859\ & 
-- (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (((\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2859\ & !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\))) # 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[1]_OTERM2863\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM715\,
	datab => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM717\,
	datac => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[1]_OTERM2859\,
	datad => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM713\,
	datae => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM705\,
	dataf => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[1]_OTERM2863\,
	datag => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[1]_OTERM2861\,
	combout => \inst4|inst6|output[33][1]~436_combout\);

-- Location: FF_X25_Y5_N13
\inst4|inst7|GEN_REG:17:REGX|Q[1]_NEW_REG2418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2419\);

-- Location: FF_X25_Y5_N35
\inst4|inst7|GEN_REG:17:REGX|Q[1]_NEW_REG2414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2415\);

-- Location: FF_X25_Y5_N5
\inst4|inst7|GEN_REG:17:REGX|Q[1]_NEW_REG2416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2417\);

-- Location: LABCELL_X25_Y5_N12
\inst4|inst6|output[17][1]~372\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][1]~372_combout\ = ( !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2419\ & (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2417\ & 
-- (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2419\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2417\ & 
-- !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\))) ) ) # ( \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2419\ & 
-- (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2415\ & (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2419\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & 
-- (\inst4|inst7|GEN_REG:17:REGX|Q[1]_OTERM2415\ & !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM461\,
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[1]_OTERM2419\,
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[1]_OTERM2415\,
	datad => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM457~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM449\,
	dataf => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM459\,
	datag => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[1]_OTERM2417\,
	combout => \inst4|inst6|output[17][1]~372_combout\);

-- Location: FF_X25_Y5_N59
\inst4|inst7|GEN_REG:1:REGX|Q[7]_NEW_REG878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879\);

-- Location: LABCELL_X25_Y5_N21
\inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3117~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3117~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3117~feeder_combout\);

-- Location: FF_X25_Y5_N23
\inst4|inst7|GEN_REG:1:REGX|Q[1]_NEW_REG3116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3117~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3117\);

-- Location: FF_X25_Y5_N7
\inst4|inst7|GEN_REG:1:REGX|Q[1]_NEW_REG3120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3121\);

-- Location: FF_X25_Y5_N47
\inst4|inst7|GEN_REG:1:REGX|Q[1]_NEW_REG3118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3119\);

-- Location: LABCELL_X25_Y5_N6
\inst4|inst6|output[1][1]~500\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][1]~500_combout\ = ( !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879\ & 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3119\)))) # (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879\ & \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3119\))) # 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3121\))) ) ) # ( \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879\ & 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3117\)))) # (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879\ & \inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3117\))) # 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[1]_OTERM3121\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM883\,
	datab => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM879\,
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[1]_OTERM3117\,
	datad => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM881\,
	datae => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM871\,
	dataf => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[1]_OTERM3121\,
	datag => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[1]_OTERM3119\,
	combout => \inst4|inst6|output[1][1]~500_combout\);

-- Location: LABCELL_X25_Y5_N42
\inst4|inst4|outputs[1]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~128_combout\ = ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[1][1]~500_combout\ & ( (!\inst5|Mux11~combout\ & ((\inst4|inst6|output[17][1]~372_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst6|output[49][1]~308_combout\)) ) ) 
-- ) # ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[1][1]~500_combout\ & ( (!\inst5|Mux11~combout\) # (\inst4|inst6|output[33][1]~436_combout\) ) ) ) # ( \inst5|Mux12~combout\ & ( !\inst4|inst6|output[1][1]~500_combout\ & ( (!\inst5|Mux11~combout\ & 
-- ((\inst4|inst6|output[17][1]~372_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst6|output[49][1]~308_combout\)) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst4|inst6|output[1][1]~500_combout\ & ( (\inst4|inst6|output[33][1]~436_combout\ & 
-- \inst5|Mux11~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[49][1]~308_combout\,
	datab => \inst4|inst6|ALT_INV_output[33][1]~436_combout\,
	datac => \inst4|inst6|ALT_INV_output[17][1]~372_combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst4|inst6|ALT_INV_output[1][1]~500_combout\,
	combout => \inst4|inst4|outputs[1]~128_combout\);

-- Location: LABCELL_X25_Y5_N0
\inst4|inst4|outputs[1]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~130_combout\ = ( \inst4|inst4|outputs[1]~127_combout\ & ( \inst4|inst4|outputs[1]~128_combout\ & ( (!\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[1]~126_combout\)) # (\inst5|Mux15~combout\))) # (\inst5|Mux16~combout\ & 
-- ((!\inst5|Mux15~combout\) # ((\inst4|inst4|outputs[1]~129_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[1]~127_combout\ & ( \inst4|inst4|outputs[1]~128_combout\ & ( (!\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\ & 
-- ((\inst4|inst4|outputs[1]~126_combout\)))) # (\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\) # ((\inst4|inst4|outputs[1]~129_combout\)))) ) ) ) # ( \inst4|inst4|outputs[1]~127_combout\ & ( !\inst4|inst4|outputs[1]~128_combout\ & ( 
-- (!\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[1]~126_combout\)) # (\inst5|Mux15~combout\))) # (\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[1]~129_combout\))) ) ) ) # ( !\inst4|inst4|outputs[1]~127_combout\ & ( 
-- !\inst4|inst4|outputs[1]~128_combout\ & ( (!\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[1]~126_combout\)))) # (\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[1]~129_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[1]~129_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~126_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[1]~127_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[1]~128_combout\,
	combout => \inst4|inst4|outputs[1]~130_combout\);

-- Location: LABCELL_X21_Y11_N21
\inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3261~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3261~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3261~feeder_combout\);

-- Location: FF_X21_Y11_N23
\inst4|inst7|GEN_REG:8:REGX|Q[1]_NEW_REG3260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3261~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3261\);

-- Location: FF_X21_Y11_N44
\inst4|inst7|GEN_REG:8:REGX|Q[1]_NEW_REG3264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3265\);

-- Location: LABCELL_X21_Y11_N0
\inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3263~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3263~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3263~feeder_combout\);

-- Location: FF_X21_Y11_N2
\inst4|inst7|GEN_REG:8:REGX|Q[1]_NEW_REG3262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3263~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3263\);

-- Location: LABCELL_X21_Y11_N42
\inst4|inst6|output[8][1]~492\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][1]~492_combout\ = ( !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3265\ & (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3263\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3265\ & (((!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3263\))) # 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\))) ) ) # ( \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3265\ & (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3261\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3265\ & (((!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & \inst4|inst7|GEN_REG:8:REGX|Q[1]_OTERM3261\))) # 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1061\,
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1065\,
	datac => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[1]_OTERM3261\,
	datad => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[1]_OTERM3265\,
	datae => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1053\,
	dataf => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1063\,
	datag => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[1]_OTERM3263\,
	combout => \inst4|inst6|output[8][1]~492_combout\);

-- Location: FF_X18_Y8_N2
\inst4|inst7|GEN_REG:56:REGX|Q[1]_NEW_REG2618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2619\);

-- Location: FF_X18_Y8_N44
\inst4|inst7|GEN_REG:56:REGX|Q[1]_NEW_REG2622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2623\);

-- Location: FF_X18_Y8_N53
\inst4|inst7|GEN_REG:56:REGX|Q[1]_NEW_REG2620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2621\);

-- Location: MLABCELL_X18_Y8_N42
\inst4|inst6|output[56][1]~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][1]~300_combout\ = ( !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2621\ & 
-- ((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))))) # (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (((\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2621\ & !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2623\))) ) ) # ( \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2619\ & ((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))))) # (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (((\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2619\ & 
-- !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))) # (\inst4|inst7|GEN_REG:56:REGX|Q[1]_OTERM2623\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM375\,
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM377\,
	datac => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[1]_OTERM2619\,
	datad => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[1]_OTERM2623\,
	datae => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM365~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM373\,
	datag => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[1]_OTERM2621\,
	combout => \inst4|inst6|output[56][1]~300_combout\);

-- Location: FF_X25_Y10_N19
\inst4|inst7|GEN_REG:24:REGX|Q[1]_NEW_REG2846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2847\);

-- Location: FF_X26_Y10_N32
\inst4|inst7|GEN_REG:24:REGX|Q[1]_NEW_REG2850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2851\);

-- Location: FF_X26_Y10_N56
\inst4|inst7|GEN_REG:24:REGX|Q[1]_NEW_REG2848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2849\);

-- Location: LABCELL_X26_Y10_N24
\inst4|inst6|output[24][1]~364\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][1]~364_combout\ = ( !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2849\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (((!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & \inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2849\))) 
-- # (\inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2851\))) ) ) # ( \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2847\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (((!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & 
-- \inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2847\))) # (\inst4|inst7|GEN_REG:24:REGX|Q[1]_OTERM2851\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM443~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM447\,
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[1]_OTERM2847\,
	datad => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM445\,
	datae => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM435\,
	dataf => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[1]_OTERM2851\,
	datag => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[1]_OTERM2849\,
	combout => \inst4|inst6|output[24][1]~364_combout\);

-- Location: FF_X13_Y10_N20
\inst4|inst7|GEN_REG:40:REGX|Q[1]_NEW_REG3102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3103\);

-- Location: FF_X20_Y9_N4
\inst4|inst7|GEN_REG:40:REGX|Q[1]_NEW_REG3098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3099\);

-- Location: MLABCELL_X13_Y10_N42
\inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3101~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3101~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3101~feeder_combout\);

-- Location: FF_X13_Y10_N43
\inst4|inst7|GEN_REG:40:REGX|Q[1]_NEW_REG3100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3101~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3101\);

-- Location: MLABCELL_X13_Y10_N18
\inst4|inst6|output[40][1]~428\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][1]~428_combout\ = ( !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3103\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3101\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & 
-- !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\))))) # (\inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3103\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3101\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\))) ) ) # ( \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3103\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3099\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & 
-- !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\))))) # (\inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3103\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[1]_OTERM3099\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[1]_OTERM3103\,
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM797\,
	datac => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[1]_OTERM3099\,
	datad => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM799\,
	datae => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM787\,
	dataf => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM795\,
	datag => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[1]_OTERM3101\,
	combout => \inst4|inst6|output[40][1]~428_combout\);

-- Location: LABCELL_X24_Y4_N0
\inst4|inst4|outputs[1]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~131_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[56][1]~300_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[24][1]~364_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[40][1]~428_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[8][1]~492_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[8][1]~492_combout\,
	datab => \inst4|inst6|ALT_INV_output[56][1]~300_combout\,
	datac => \inst4|inst6|ALT_INV_output[24][1]~364_combout\,
	datad => \inst4|inst6|ALT_INV_output[40][1]~428_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~131_combout\);

-- Location: FF_X7_Y7_N8
\inst4|inst7|GEN_REG:43:REGX|Q[1]_NEW_REG2916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2917\);

-- Location: FF_X7_Y7_N20
\inst4|inst7|GEN_REG:43:REGX|Q[1]_NEW_REG2912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2913\);

-- Location: LABCELL_X7_Y7_N21
\inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2915~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2915~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2915~feeder_combout\);

-- Location: FF_X7_Y7_N23
\inst4|inst7|GEN_REG:43:REGX|Q[1]_NEW_REG2914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2915~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2915\);

-- Location: LABCELL_X7_Y7_N6
\inst4|inst6|output[43][1]~416\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][1]~416_combout\ = ( !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2915\ & (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\ & 
-- \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\))))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2915\ & (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\ & \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2917\))) ) ) # ( \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2913\ & (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\ & 
-- \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\))))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2913\ & (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\ & \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[1]_OTERM2917\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM585\,
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[1]_OTERM2917\,
	datac => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[1]_OTERM2913\,
	datad => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM583\,
	datae => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM575\,
	dataf => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM587\,
	datag => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[1]_OTERM2915\,
	combout => \inst4|inst6|output[43][1]~416_combout\);

-- Location: FF_X26_Y3_N25
\inst4|inst7|GEN_REG:11:REGX|Q[1]_NEW_REG3144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3145\);

-- Location: LABCELL_X26_Y3_N51
\inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3141~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3141~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3141~feeder_combout\);

-- Location: FF_X26_Y3_N53
\inst4|inst7|GEN_REG:11:REGX|Q[1]_NEW_REG3140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3141~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3141\);

-- Location: LABCELL_X26_Y3_N9
\inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3143~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3143~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3143~feeder_combout\);

-- Location: FF_X26_Y3_N10
\inst4|inst7|GEN_REG:11:REGX|Q[1]_NEW_REG3142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3143~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3143\);

-- Location: LABCELL_X26_Y3_N24
\inst4|inst6|output[11][1]~480\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][1]~480_combout\ = ( !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3145\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3143\ & 
-- ((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))))) # (\inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3145\ & (((\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3143\ & !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\))) ) ) # ( \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3145\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3141\ & 
-- ((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))))) # (\inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3145\ & (((\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[1]_OTERM3141\ & !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM869\,
	datab => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[1]_OTERM3145\,
	datac => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[1]_OTERM3141\,
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM867\,
	datae => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM857\,
	dataf => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM865\,
	datag => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[1]_OTERM3143\,
	combout => \inst4|inst6|output[11][1]~480_combout\);

-- Location: FF_X24_Y8_N40
\inst4|inst7|GEN_REG:27:REGX|Q[1]_NEW_REG2510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2511\);

-- Location: FF_X24_Y8_N44
\inst4|inst7|GEN_REG:27:REGX|Q[1]_NEW_REG2514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2515\);

-- Location: FF_X24_Y8_N34
\inst4|inst7|GEN_REG:27:REGX|Q[1]_NEW_REG2512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2513\);

-- Location: LABCELL_X24_Y8_N42
\inst4|inst6|output[27][1]~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][1]~352_combout\ = ( !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2513\ & ((\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & (((!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2513\ 
-- & \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2515\))) ) ) # ( \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & 
-- (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2511\ & ((\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & 
-- (((!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2511\ & \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[1]_OTERM2515\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM331~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM333\,
	datac => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[1]_OTERM2511\,
	datad => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[1]_OTERM2515\,
	datae => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM323~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM335\,
	datag => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[1]_OTERM2513\,
	combout => \inst4|inst6|output[27][1]~352_combout\);

-- Location: FF_X16_Y7_N50
\inst4|inst7|GEN_REG:59:REGX|Q[1]_NEW_REG2180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2181\);

-- Location: FF_X16_Y7_N8
\inst4|inst7|GEN_REG:59:REGX|Q[1]_NEW_REG2184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2185\);

-- Location: LABCELL_X16_Y7_N51
\inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2183~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2183~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2183~feeder_combout\);

-- Location: FF_X16_Y7_N52
\inst4|inst7|GEN_REG:59:REGX|Q[1]_NEW_REG2182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2183~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2183\);

-- Location: LABCELL_X16_Y7_N6
\inst4|inst6|output[59][1]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][1]~288_combout\ = ( !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2185\ & (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2183\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2185\ & (((!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & 
-- \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2183\))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\))) ) ) # ( \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2185\ & 
-- (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2181\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2185\ & 
-- (((!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & \inst4|inst7|GEN_REG:59:REGX|Q[1]_OTERM2181\))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM163~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM167\,
	datac => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[1]_OTERM2181\,
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[1]_OTERM2185\,
	datae => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM155\,
	dataf => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM165\,
	datag => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[1]_OTERM2183\,
	combout => \inst4|inst6|output[59][1]~288_combout\);

-- Location: LABCELL_X24_Y4_N57
\inst4|inst4|outputs[1]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~134_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[59][1]~288_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[27][1]~352_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[43][1]~416_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[11][1]~480_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[43][1]~416_combout\,
	datab => \inst4|inst6|ALT_INV_output[11][1]~480_combout\,
	datac => \inst4|inst6|ALT_INV_output[27][1]~352_combout\,
	datad => \inst4|inst6|ALT_INV_output[59][1]~288_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~134_combout\);

-- Location: FF_X20_Y2_N4
\inst4|inst7|GEN_REG:58:REGX|Q[1]_NEW_REG2498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2499\);

-- Location: FF_X21_Y2_N32
\inst4|inst7|GEN_REG:58:REGX|Q[1]_NEW_REG2502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2503\);

-- Location: FF_X20_Y2_N49
\inst4|inst7|GEN_REG:58:REGX|Q[1]_NEW_REG2500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2501\);

-- Location: LABCELL_X21_Y2_N30
\inst4|inst6|output[58][1]~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][1]~296_combout\ = ( !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2501\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2501\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2503\))) ) ) # ( \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2499\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2499\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[1]_OTERM2503\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM307\,
	datab => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM305\,
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[1]_OTERM2499\,
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[1]_OTERM2503\,
	datae => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM295\,
	dataf => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM303\,
	datag => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[1]_OTERM2501\,
	combout => \inst4|inst6|output[58][1]~296_combout\);

-- Location: FF_X23_Y1_N32
\inst4|inst7|GEN_REG:26:REGX|Q[1]_NEW_REG2766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2767\);

-- Location: LABCELL_X25_Y2_N33
\inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2763~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2763~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2763~feeder_combout\);

-- Location: FF_X25_Y2_N34
\inst4|inst7|GEN_REG:26:REGX|Q[1]_NEW_REG2762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2763~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2763\);

-- Location: LABCELL_X25_Y2_N24
\inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2765~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2765~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2765~feeder_combout\);

-- Location: FF_X25_Y2_N25
\inst4|inst7|GEN_REG:26:REGX|Q[1]_NEW_REG2764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2765~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2765\);

-- Location: MLABCELL_X23_Y1_N30
\inst4|inst6|output[26][1]~360\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][1]~360_combout\ = ( !\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2767\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & (\inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2765\ & 
-- (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2767\ & (((!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & (\inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2765\ & 
-- \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\))) ) ) # ( \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2767\ & 
-- (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & (\inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2763\ & (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2767\ & (((!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ 
-- & (\inst4|inst7|GEN_REG:26:REGX|Q[1]_OTERM2763\ & \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[1]_OTERM2767\,
	datab => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM429\,
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[1]_OTERM2763\,
	datad => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM433~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM421\,
	dataf => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM431\,
	datag => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[1]_OTERM2765\,
	combout => \inst4|inst6|output[26][1]~360_combout\);

-- Location: FF_X14_Y7_N56
\inst4|inst7|GEN_REG:42:REGX|Q[1]_NEW_REG3068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3069\);

-- Location: FF_X17_Y10_N49
\inst4|inst7|GEN_REG:42:REGX|Q[1]_NEW_REG3072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3073\);

-- Location: FF_X14_Y7_N23
\inst4|inst7|GEN_REG:42:REGX|Q[1]_NEW_REG3070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3071\);

-- Location: LABCELL_X14_Y7_N24
\inst4|inst6|output[42][1]~424\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][1]~424_combout\ = ( !\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3071\ & 
-- ((\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3071\ & \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))) # 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3073\))) ) ) # ( \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3069\ & ((\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3069\ & 
-- \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))) # (\inst4|inst7|GEN_REG:42:REGX|Q[1]_OTERM3073\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM701\,
	datab => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM699\,
	datac => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[1]_OTERM3069\,
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[1]_OTERM3073\,
	datae => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM691~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM703\,
	datag => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[1]_OTERM3071\,
	combout => \inst4|inst6|output[42][1]~424_combout\);

-- Location: FF_X26_Y5_N43
\inst4|inst7|GEN_REG:10:REGX|Q[1]_NEW_REG3228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3229\);

-- Location: FF_X26_Y5_N11
\inst4|inst7|GEN_REG:10:REGX|Q[1]_NEW_REG3224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3225\);

-- Location: LABCELL_X26_Y5_N3
\inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3227~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3227~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3227~feeder_combout\);

-- Location: FF_X26_Y5_N5
\inst4|inst7|GEN_REG:10:REGX|Q[1]_NEW_REG3226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3227~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3227\);

-- Location: LABCELL_X26_Y5_N42
\inst4|inst6|output[10][1]~488\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][1]~488_combout\ = ( !\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3229\ & (((\inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3227\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & 
-- \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))))) # (\inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3229\ & (((\inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3227\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\))) ) ) # ( \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3229\ & (((\inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3225\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & 
-- \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))))) # (\inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3229\ & (((\inst4|inst7|GEN_REG:10:REGX|Q[1]_OTERM3225\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[1]_OTERM3229\,
	datab => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1037\,
	datac => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[1]_OTERM3225\,
	datad => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1035\,
	datae => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1027\,
	dataf => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1039\,
	datag => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[1]_OTERM3227\,
	combout => \inst4|inst6|output[10][1]~488_combout\);

-- Location: LABCELL_X24_Y4_N36
\inst4|inst4|outputs[1]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~132_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[58][1]~296_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[26][1]~360_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[42][1]~424_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[10][1]~488_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[58][1]~296_combout\,
	datab => \inst4|inst6|ALT_INV_output[26][1]~360_combout\,
	datac => \inst4|inst6|ALT_INV_output[42][1]~424_combout\,
	datad => \inst4|inst6|ALT_INV_output[10][1]~488_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~132_combout\);

-- Location: FF_X14_Y6_N58
\inst4|inst7|GEN_REG:41:REGX|Q[1]_NEW_REG2774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2775\);

-- Location: FF_X14_Y6_N50
\inst4|inst7|GEN_REG:41:REGX|Q[1]_NEW_REG2778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2779\);

-- Location: FF_X14_Y6_N56
\inst4|inst7|GEN_REG:41:REGX|Q[1]_NEW_REG2776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2777\);

-- Location: LABCELL_X14_Y6_N48
\inst4|inst6|output[41][1]~420\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][1]~420_combout\ = ( !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ & 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2777\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\)))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ & (\inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2777\ & 
-- \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\))) # (\inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2779\))) ) ) # ( \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & 
-- (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ & (\inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2775\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\)))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ & 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2775\ & \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\))) # (\inst4|inst7|GEN_REG:41:REGX|Q[1]_OTERM2779\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM515~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM513\,
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[1]_OTERM2775\,
	datad => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM517\,
	datae => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM505~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[1]_OTERM2779\,
	datag => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[1]_OTERM2777\,
	combout => \inst4|inst6|output[41][1]~420_combout\);

-- Location: LABCELL_X19_Y3_N18
\inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2289~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2289~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2289~feeder_combout\);

-- Location: FF_X19_Y3_N20
\inst4|inst7|GEN_REG:25:REGX|Q[1]_NEW_REG2288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2289~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2289\);

-- Location: FF_X19_Y3_N8
\inst4|inst7|GEN_REG:25:REGX|Q[1]_NEW_REG2292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2293\);

-- Location: FF_X19_Y3_N56
\inst4|inst7|GEN_REG:25:REGX|Q[1]_NEW_REG2290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2291\);

-- Location: LABCELL_X19_Y3_N6
\inst4|inst6|output[25][1]~356\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][1]~356_combout\ = ( !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (\inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2291\ & 
-- (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (\inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2291\ & !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\))) # 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2293\))) ) ) # ( \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2289\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (\inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2289\ & 
-- !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\))) # (\inst4|inst7|GEN_REG:25:REGX|Q[1]_OTERM2293\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM223\,
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM221\,
	datac => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[1]_OTERM2289\,
	datad => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM219\,
	datae => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM211~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[1]_OTERM2293\,
	datag => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[1]_OTERM2291\,
	combout => \inst4|inst6|output[25][1]~356_combout\);

-- Location: MLABCELL_X18_Y6_N3
\inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1971~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1971~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1971~feeder_combout\);

-- Location: FF_X18_Y6_N4
\inst4|inst7|GEN_REG:57:REGX|Q[1]_NEW_REG1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1971~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1971\);

-- Location: FF_X23_Y3_N32
\inst4|inst7|GEN_REG:57:REGX|Q[1]_NEW_REG1974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1975\);

-- Location: MLABCELL_X23_Y3_N54
\inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1973~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1973~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1973~feeder_combout\);

-- Location: FF_X23_Y3_N56
\inst4|inst7|GEN_REG:57:REGX|Q[1]_NEW_REG1972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1973~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1973\);

-- Location: MLABCELL_X23_Y3_N30
\inst4|inst6|output[57][1]~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][1]~292_combout\ = ( !\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1975\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1973\)))) # (\inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1975\ & (((!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1973\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\))) ) ) # ( \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1975\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1971\)))) # (\inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1975\ & (((!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & \inst4|inst7|GEN_REG:57:REGX|Q[1]_OTERM1971\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM289\,
	datab => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM293\,
	datac => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[1]_OTERM1971\,
	datad => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[1]_OTERM1975\,
	datae => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM281\,
	dataf => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM291\,
	datag => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[1]_OTERM1973\,
	combout => \inst4|inst6|output[57][1]~292_combout\);

-- Location: LABCELL_X24_Y4_N18
\inst4|inst4|outputs[1]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~133_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[57][1]~292_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[25][1]~356_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[41][1]~420_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[9][1]~484_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[41][1]~420_combout\,
	datab => \inst4|inst6|ALT_INV_output[25][1]~356_combout\,
	datac => \inst4|inst6|ALT_INV_output[57][1]~292_combout\,
	datad => \inst4|inst6|ALT_INV_output[9][1]~484_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~133_combout\);

-- Location: LABCELL_X24_Y4_N12
\inst4|inst4|outputs[1]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~135_combout\ = ( \inst4|inst4|outputs[1]~132_combout\ & ( \inst4|inst4|outputs[1]~133_combout\ & ( (!\inst5|Mux15~combout\ & (((\inst4|inst4|outputs[1]~131_combout\)) # (\inst5|Mux16~combout\))) # (\inst5|Mux15~combout\ & 
-- ((!\inst5|Mux16~combout\) # ((\inst4|inst4|outputs[1]~134_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[1]~132_combout\ & ( \inst4|inst4|outputs[1]~133_combout\ & ( (!\inst5|Mux15~combout\ & (((\inst4|inst4|outputs[1]~131_combout\)) # 
-- (\inst5|Mux16~combout\))) # (\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[1]~134_combout\)))) ) ) ) # ( \inst4|inst4|outputs[1]~132_combout\ & ( !\inst4|inst4|outputs[1]~133_combout\ & ( (!\inst5|Mux15~combout\ & 
-- (!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[1]~131_combout\))) # (\inst5|Mux15~combout\ & ((!\inst5|Mux16~combout\) # ((\inst4|inst4|outputs[1]~134_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[1]~132_combout\ & ( !\inst4|inst4|outputs[1]~133_combout\ 
-- & ( (!\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[1]~131_combout\))) # (\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[1]~134_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[1]~131_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~134_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[1]~132_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[1]~133_combout\,
	combout => \inst4|inst4|outputs[1]~135_combout\);

-- Location: FF_X18_Y5_N31
\inst4|inst7|GEN_REG:44:REGX|Q[1]_NEW_REG2958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2959\);

-- Location: FF_X18_Y5_N38
\inst4|inst7|GEN_REG:44:REGX|Q[1]_NEW_REG2954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2955\);

-- Location: MLABCELL_X18_Y4_N18
\inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2957~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2957~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2957~feeder_combout\);

-- Location: FF_X18_Y4_N19
\inst4|inst7|GEN_REG:44:REGX|Q[1]_NEW_REG2956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2957~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2957\);

-- Location: MLABCELL_X18_Y5_N30
\inst4|inst6|output[44][1]~396\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][1]~396_combout\ = ( !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2959\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2957\ & 
-- ((!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))))) # (\inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2959\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2957\ & !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\))) ) ) # ( \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2959\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2955\ & 
-- ((!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))))) # (\inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2959\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[1]_OTERM2955\ & !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[1]_OTERM2959\,
	datab => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM661\,
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[1]_OTERM2955\,
	datad => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM659\,
	datae => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM649\,
	dataf => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM657\,
	datag => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[1]_OTERM2957\,
	combout => \inst4|inst6|output[44][1]~396_combout\);

-- Location: FF_X20_Y2_N22
\inst4|inst7|GEN_REG:28:REGX|Q[1]_NEW_REG2672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2673\);

-- Location: FF_X21_Y2_N1
\inst4|inst7|GEN_REG:28:REGX|Q[1]_NEW_REG2676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2677\);

-- Location: FF_X20_Y2_N31
\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379~DUPLICATE_q\);

-- Location: FF_X20_Y2_N34
\inst4|inst7|GEN_REG:28:REGX|Q[1]_NEW_REG2674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2675\);

-- Location: LABCELL_X21_Y2_N0
\inst4|inst6|output[28][1]~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][1]~332_combout\ = ( !\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2677\ & (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2675\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2677\ & (((!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & \inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2675\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\))) ) ) # ( \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2677\ & (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & (\inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2673\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2677\ & (((!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & 
-- \inst4|inst7|GEN_REG:28:REGX|Q[1]_OTERM2673\))) # (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM387\,
	datab => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM391\,
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[1]_OTERM2673\,
	datad => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[1]_OTERM2677\,
	datae => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM379~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM389\,
	datag => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[1]_OTERM2675\,
	combout => \inst4|inst6|output[28][1]~332_combout\);

-- Location: LABCELL_X17_Y2_N54
\inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3171~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3171~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3171~feeder_combout\);

-- Location: FF_X17_Y2_N56
\inst4|inst7|GEN_REG:12:REGX|Q[1]_NEW_REG3170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3171~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3171\);

-- Location: FF_X17_Y2_N26
\inst4|inst7|GEN_REG:12:REGX|Q[1]_NEW_REG3174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3175\);

-- Location: LABCELL_X17_Y2_N0
\inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3173~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3173~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3173~feeder_combout\);

-- Location: FF_X17_Y2_N2
\inst4|inst7|GEN_REG:12:REGX|Q[1]_NEW_REG3172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3173~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3173\);

-- Location: LABCELL_X17_Y2_N24
\inst4|inst6|output[12][1]~460\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][1]~460_combout\ = ( !\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3173\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3173\ & \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3175\))) ) ) # ( \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3171\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3171\ & \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[1]_OTERM3175\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM905\,
	datab => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM907\,
	datac => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[1]_OTERM3171\,
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM909\,
	datae => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM897\,
	dataf => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[1]_OTERM3175\,
	datag => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[1]_OTERM3173\,
	combout => \inst4|inst6|output[12][1]~460_combout\);

-- Location: FF_X14_Y6_N16
\inst4|inst7|GEN_REG:60:REGX|Q[1]_NEW_REG2342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2343\);

-- Location: FF_X21_Y14_N20
\inst4|inst7|GEN_REG:60:REGX|Q[1]_NEW_REG2346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2347\);

-- Location: FF_X14_Y6_N25
\inst4|inst7|GEN_REG:60:REGX|Q[1]_NEW_REG2344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2345\);

-- Location: LABCELL_X21_Y14_N18
\inst4|inst6|output[60][1]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][1]~268_combout\ = ( !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\ & (\inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2345\ & 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\)))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\ & (\inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2345\ & \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2347\))) ) ) # ( \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\ & (\inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2343\ & 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\)))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\ & (\inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2343\ & \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[1]_OTERM2347\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM249\,
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM247\,
	datac => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[1]_OTERM2343\,
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM251\,
	datae => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM239\,
	dataf => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[1]_OTERM2347\,
	datag => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[1]_OTERM2345\,
	combout => \inst4|inst6|output[60][1]~268_combout\);

-- Location: LABCELL_X24_Y3_N6
\inst4|inst4|outputs[1]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~141_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[60][1]~268_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[28][1]~332_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[44][1]~396_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[12][1]~460_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[44][1]~396_combout\,
	datab => \inst4|inst6|ALT_INV_output[28][1]~332_combout\,
	datac => \inst4|inst6|ALT_INV_output[12][1]~460_combout\,
	datad => \inst4|inst6|ALT_INV_output[60][1]~268_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~141_combout\);

-- Location: MLABCELL_X28_Y5_N6
\inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1659~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1659~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1659~feeder_combout\);

-- Location: FF_X28_Y5_N7
\inst4|inst7|GEN_REG:61:REGX|Q[1]_NEW_REG1658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1659~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1659\);

-- Location: FF_X28_Y5_N32
\inst4|inst7|GEN_REG:61:REGX|Q[1]_NEW_REG1662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1663\);

-- Location: MLABCELL_X28_Y5_N3
\inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1661~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1661~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1661~feeder_combout\);

-- Location: FF_X28_Y5_N5
\inst4|inst7|GEN_REG:61:REGX|Q[1]_NEW_REG1660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1661~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1661\);

-- Location: MLABCELL_X28_Y5_N30
\inst4|inst6|output[61][1]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][1]~260_combout\ = ( !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1661\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ & (((!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1661\))) # 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1663\))) ) ) # ( \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1659\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ & (((!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & \inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1659\))) # (\inst4|inst7|GEN_REG:61:REGX|Q[1]_OTERM1663\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM37\,
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM41~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[1]_OTERM1659\,
	datad => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM39\,
	datae => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM29~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[1]_OTERM1663\,
	datag => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[1]_OTERM1661\,
	combout => \inst4|inst6|output[61][1]~260_combout\);

-- Location: FF_X14_Y8_N35
\inst4|inst7|GEN_REG:29:REGX|Q[1]_NEW_REG2012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2013\);

-- Location: FF_X16_Y10_N10
\inst4|inst7|GEN_REG:29:REGX|Q[1]_NEW_REG2016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2017\);

-- Location: FF_X14_Y8_N52
\inst4|inst7|GEN_REG:29:REGX|Q[1]_NEW_REG2014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2015\);

-- Location: LABCELL_X14_Y8_N24
\inst4|inst6|output[29][1]~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][1]~324_combout\ = ( !\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2015\)))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & \inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2015\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2017\))) ) ) # ( \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2013\)))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & \inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2013\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[1]_OTERM2017\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM9\,
	datab => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM13\,
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[1]_OTERM2013\,
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM11~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM1\,
	dataf => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[1]_OTERM2017\,
	datag => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[1]_OTERM2015\,
	combout => \inst4|inst6|output[29][1]~324_combout\);

-- Location: LABCELL_X19_Y10_N18
\inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2919~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2919~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2919~feeder_combout\);

-- Location: FF_X19_Y10_N19
\inst4|inst7|GEN_REG:13:REGX|Q[1]_NEW_REG2918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2919~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2919\);

-- Location: FF_X19_Y10_N50
\inst4|inst7|GEN_REG:13:REGX|Q[1]_NEW_REG2922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2923\);

-- Location: FF_X19_Y10_N5
\inst4|inst7|GEN_REG:13:REGX|Q[1]_NEW_REG2920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2921\);

-- Location: LABCELL_X19_Y10_N48
\inst4|inst6|output[13][1]~452\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][1]~452_combout\ = ( !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2921\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2921\ & \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\))) # 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2923\))) ) ) # ( \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2919\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2919\ & \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\))) # 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[1]_OTERM2923\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM151\,
	datab => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM149\,
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[1]_OTERM2919\,
	datad => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM153\,
	datae => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM141\,
	dataf => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[1]_OTERM2923\,
	datag => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[1]_OTERM2921\,
	combout => \inst4|inst6|output[13][1]~452_combout\);

-- Location: FF_X16_Y5_N8
\inst4|inst7|GEN_REG:45:REGX|Q[1]_NEW_REG2520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2521\);

-- Location: LABCELL_X16_Y5_N48
\inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2517~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2517~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2517~feeder_combout\);

-- Location: FF_X16_Y5_N50
\inst4|inst7|GEN_REG:45:REGX|Q[1]_NEW_REG2516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2517~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2517\);

-- Location: FF_X17_Y9_N22
\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\);

-- Location: FF_X16_Y5_N4
\inst4|inst7|GEN_REG:45:REGX|Q[1]_NEW_REG2518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2519\);

-- Location: LABCELL_X16_Y5_N6
\inst4|inst6|output[45][1]~388\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][1]~388_combout\ = ( !\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2521\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & (\inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2519\ & 
-- ((\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))))) # (\inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2521\ & (((!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & (\inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2519\ & \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) ) # ( \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2521\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & (\inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2517\ 
-- & ((\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))))) # (\inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2521\ & (((!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & (\inst4|inst7|GEN_REG:45:REGX|Q[1]_OTERM2517\ & \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM93\,
	datab => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[1]_OTERM2521\,
	datac => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[1]_OTERM2517\,
	datad => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM95\,
	datae => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM85~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM97\,
	datag => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[1]_OTERM2519\,
	combout => \inst4|inst6|output[45][1]~388_combout\);

-- Location: LABCELL_X24_Y3_N0
\inst4|inst4|outputs[1]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~143_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[61][1]~260_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[29][1]~324_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[45][1]~388_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[13][1]~452_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[61][1]~260_combout\,
	datab => \inst4|inst6|ALT_INV_output[29][1]~324_combout\,
	datac => \inst4|inst6|ALT_INV_output[13][1]~452_combout\,
	datad => \inst4|inst6|ALT_INV_output[45][1]~388_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~143_combout\);

-- Location: FF_X14_Y11_N26
\inst4|inst7|GEN_REG:30:REGX|Q[1]_NEW_REG2504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2505\);

-- Location: FF_X14_Y11_N8
\inst4|inst7|GEN_REG:30:REGX|Q[1]_NEW_REG2508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2509\);

-- Location: LABCELL_X14_Y11_N42
\inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2507~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2507~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2507~feeder_combout\);

-- Location: FF_X14_Y11_N43
\inst4|inst7|GEN_REG:30:REGX|Q[1]_NEW_REG2506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2507~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2507\);

-- Location: LABCELL_X14_Y11_N6
\inst4|inst6|output[30][1]~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][1]~328_combout\ = ( !\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2509\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2507\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2509\ & (((\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2507\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) ) # ( \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2509\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2505\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2509\ & (((\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & \inst4|inst7|GEN_REG:30:REGX|Q[1]_OTERM2505\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM321\,
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM317\,
	datac => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[1]_OTERM2505\,
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[1]_OTERM2509\,
	datae => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM309\,
	dataf => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM319\,
	datag => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[1]_OTERM2507\,
	combout => \inst4|inst6|output[30][1]~328_combout\);

-- Location: FF_X24_Y3_N40
\inst4|inst7|GEN_REG:14:REGX|Q[1]_NEW_REG3134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3135\);

-- Location: FF_X18_Y3_N32
\inst4|inst7|GEN_REG:14:REGX|Q[1]_NEW_REG3138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3139\);

-- Location: FF_X24_Y3_N4
\inst4|inst7|GEN_REG:14:REGX|Q[1]_NEW_REG3136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3137\);

-- Location: MLABCELL_X18_Y3_N30
\inst4|inst6|output[14][1]~456\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][1]~456_combout\ = ( !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3137\ & 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (((!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3137\ & \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\))) 
-- # (\inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3139\))) ) ) # ( \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3135\ & (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (((!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3135\ & 
-- \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\))) # (\inst4|inst7|GEN_REG:14:REGX|Q[1]_OTERM3139\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM839\,
	datab => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM837~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[1]_OTERM3135\,
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM841\,
	datae => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM829\,
	dataf => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[1]_OTERM3139\,
	datag => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[1]_OTERM3137\,
	combout => \inst4|inst6|output[14][1]~456_combout\);

-- Location: LABCELL_X21_Y3_N51
\inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2907~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2907~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2907~feeder_combout\);

-- Location: FF_X21_Y3_N53
\inst4|inst7|GEN_REG:46:REGX|Q[1]_NEW_REG2906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2907~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2907\);

-- Location: FF_X21_Y3_N8
\inst4|inst7|GEN_REG:46:REGX|Q[1]_NEW_REG2910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2911\);

-- Location: FF_X21_Y3_N43
\inst4|inst7|GEN_REG:46:REGX|Q[1]_NEW_REG2908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2909\);

-- Location: LABCELL_X21_Y3_N6
\inst4|inst6|output[46][1]~392\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][1]~392_combout\ = ( !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2909\ & 
-- (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2909\ & 
-- !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2911\))) ) ) # ( \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & 
-- (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2907\ & (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & 
-- (\inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2907\ & !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[1]_OTERM2911\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM573\,
	datab => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM571\,
	datac => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[1]_OTERM2907\,
	datad => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM569~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM561\,
	dataf => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[1]_OTERM2911\,
	datag => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[1]_OTERM2909\,
	combout => \inst4|inst6|output[46][1]~392_combout\);

-- Location: MLABCELL_X18_Y2_N27
\inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2175~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2175~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2175~feeder_combout\);

-- Location: FF_X18_Y2_N29
\inst4|inst7|GEN_REG:62:REGX|Q[1]_NEW_REG2174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2175~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2175\);

-- Location: FF_X14_Y9_N1
\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\);

-- Location: FF_X18_Y2_N49
\inst4|inst7|GEN_REG:62:REGX|Q[1]_NEW_REG2178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2179\);

-- Location: MLABCELL_X18_Y2_N57
\inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2177~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2177~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2177~feeder_combout\);

-- Location: FF_X18_Y2_N59
\inst4|inst7|GEN_REG:62:REGX|Q[1]_NEW_REG2176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2177~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2177\);

-- Location: MLABCELL_X18_Y2_N48
\inst4|inst6|output[62][1]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][1]~264_combout\ = ( !\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (\inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2177\ & 
-- (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (\inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2177\ & !\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\))) # 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2179\))) ) ) # ( \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2175\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (\inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2175\ & 
-- !\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\))) # (\inst4|inst7|GEN_REG:62:REGX|Q[1]_OTERM2179\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM181\,
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM179\,
	datac => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[1]_OTERM2175\,
	datad => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM177\,
	datae => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM169~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[1]_OTERM2179\,
	datag => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[1]_OTERM2177\,
	combout => \inst4|inst6|output[62][1]~264_combout\);

-- Location: LABCELL_X24_Y3_N36
\inst4|inst4|outputs[1]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~142_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[62][1]~264_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[30][1]~328_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[46][1]~392_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[14][1]~456_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[30][1]~328_combout\,
	datab => \inst4|inst6|ALT_INV_output[14][1]~456_combout\,
	datac => \inst4|inst6|ALT_INV_output[46][1]~392_combout\,
	datad => \inst4|inst6|ALT_INV_output[62][1]~264_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~142_combout\);

-- Location: FF_X18_Y13_N7
\inst4|inst7|GEN_REG:31:REGX|Q[1]_NEW_REG2190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2191\);

-- Location: MLABCELL_X18_Y13_N18
\inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2187~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2187~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2187~feeder_combout\);

-- Location: FF_X18_Y13_N20
\inst4|inst7|GEN_REG:31:REGX|Q[1]_NEW_REG2186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2187~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2187\);

-- Location: LABCELL_X19_Y9_N21
\inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2189~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2189~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2189~feeder_combout\);

-- Location: FF_X19_Y9_N22
\inst4|inst7|GEN_REG:31:REGX|Q[1]_NEW_REG2188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2189~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2189\);

-- Location: MLABCELL_X18_Y13_N6
\inst4|inst6|output[31][1]~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][1]~320_combout\ = ( !\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2191\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2189\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2191\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2189\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\))) ) ) # ( \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2191\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2187\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2191\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[1]_OTERM2187\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[1]_OTERM2191\,
	datab => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM191\,
	datac => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[1]_OTERM2187\,
	datad => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM193\,
	datae => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM183\,
	dataf => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM195\,
	datag => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[1]_OTERM2189\,
	combout => \inst4|inst6|output[31][1]~320_combout\);

-- Location: FF_X24_Y3_N53
\inst4|inst7|GEN_REG:15:REGX|Q[1]_NEW_REG3032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3033\);

-- Location: FF_X17_Y12_N22
\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\);

-- Location: FF_X24_Y3_N14
\inst4|inst7|GEN_REG:15:REGX|Q[1]_NEW_REG3036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3037\);

-- Location: FF_X24_Y3_N29
\inst4|inst7|GEN_REG:15:REGX|Q[1]_NEW_REG3034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3035\);

-- Location: LABCELL_X24_Y3_N12
\inst4|inst6|output[15][1]~448\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][1]~448_combout\ = ( !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ & (!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\ & (\inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3035\ & 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\)))) # (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ & (((!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\ & (\inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3035\ & \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\))) # 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3037\))) ) ) # ( \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ & (!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\ & 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3033\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\)))) # (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ & (((!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\ & (\inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3033\ & 
-- \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\))) # (\inst4|inst7|GEN_REG:15:REGX|Q[1]_OTERM3037\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM687\,
	datab => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM685\,
	datac => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[1]_OTERM3033\,
	datad => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM689\,
	datae => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM677~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[1]_OTERM3037\,
	datag => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[1]_OTERM3035\,
	combout => \inst4|inst6|output[15][1]~448_combout\);

-- Location: MLABCELL_X28_Y10_N54
\inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1833~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1833~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1833~feeder_combout\);

-- Location: FF_X28_Y10_N56
\inst4|inst7|GEN_REG:63:REGX|Q[1]_NEW_REG1832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1833~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1833\);

-- Location: FF_X28_Y10_N50
\inst4|inst7|GEN_REG:63:REGX|Q[1]_NEW_REG1836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1837\);

-- Location: FF_X23_Y11_N58
\inst4|inst7|GEN_REG:63:REGX|Q[1]_NEW_REG1834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1835\);

-- Location: MLABCELL_X28_Y10_N48
\inst4|inst6|output[63][1]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][1]~256_combout\ = ( !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1835\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1835\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1837\))) ) ) # ( \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1833\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1833\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[1]_OTERM1837\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM67\,
	datab => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM69\,
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[1]_OTERM1833\,
	datad => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM65\,
	datae => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM57\,
	dataf => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[1]_OTERM1837\,
	datag => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[1]_OTERM1835\,
	combout => \inst4|inst6|output[63][1]~256_combout\);

-- Location: LABCELL_X14_Y9_N39
\inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2697~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2697~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2697~feeder_combout\);

-- Location: FF_X14_Y9_N40
\inst4|inst7|GEN_REG:47:REGX|Q[1]_NEW_REG2696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2697~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2697\);

-- Location: FF_X14_Y9_N32
\inst4|inst7|GEN_REG:47:REGX|Q[1]_NEW_REG2700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2701\);

-- Location: FF_X14_Y9_N55
\inst4|inst7|GEN_REG:47:REGX|Q[1]_NEW_REG2698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2699\);

-- Location: LABCELL_X14_Y9_N30
\inst4|inst6|output[47][1]~384\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][1]~384_combout\ = ( !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2699\ & 
-- ((!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))))) # (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2699\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2701\))) ) ) # ( \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2697\ & 
-- ((!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))))) # (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2697\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[1]_OTERM2701\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM419\,
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM417\,
	datac => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[1]_OTERM2697\,
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[1]_OTERM2701\,
	datae => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM407\,
	dataf => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM415\,
	datag => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[1]_OTERM2699\,
	combout => \inst4|inst6|output[47][1]~384_combout\);

-- Location: LABCELL_X24_Y3_N24
\inst4|inst4|outputs[1]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~144_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[63][1]~256_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[31][1]~320_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[47][1]~384_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[15][1]~448_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[31][1]~320_combout\,
	datab => \inst4|inst6|ALT_INV_output[15][1]~448_combout\,
	datac => \inst4|inst6|ALT_INV_output[63][1]~256_combout\,
	datad => \inst4|inst6|ALT_INV_output[47][1]~384_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~144_combout\);

-- Location: LABCELL_X24_Y3_N33
\inst4|inst4|outputs[1]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~145_combout\ = ( \inst4|inst4|outputs[1]~142_combout\ & ( \inst4|inst4|outputs[1]~144_combout\ & ( ((!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[1]~141_combout\)) # (\inst5|Mux16~combout\ & 
-- ((\inst4|inst4|outputs[1]~143_combout\)))) # (\inst5|Mux15~combout\) ) ) ) # ( !\inst4|inst4|outputs[1]~142_combout\ & ( \inst4|inst4|outputs[1]~144_combout\ & ( (!\inst5|Mux15~combout\ & ((!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[1]~141_combout\)) 
-- # (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[1]~143_combout\))))) # (\inst5|Mux15~combout\ & (\inst5|Mux16~combout\)) ) ) ) # ( \inst4|inst4|outputs[1]~142_combout\ & ( !\inst4|inst4|outputs[1]~144_combout\ & ( (!\inst5|Mux15~combout\ & 
-- ((!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[1]~141_combout\)) # (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[1]~143_combout\))))) # (\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\)) ) ) ) # ( !\inst4|inst4|outputs[1]~142_combout\ & ( 
-- !\inst4|inst4|outputs[1]~144_combout\ & ( (!\inst5|Mux15~combout\ & ((!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[1]~141_combout\)) # (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[1]~143_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[1]~141_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~143_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[1]~142_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[1]~144_combout\,
	combout => \inst4|inst4|outputs[1]~145_combout\);

-- Location: FF_X19_Y13_N14
\inst4|inst7|GEN_REG:39:REGX|Q[1]_NEW_REG1980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1981\);

-- Location: FF_X19_Y13_N56
\inst4|inst7|GEN_REG:39:REGX|Q[1]_NEW_REG1976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1977\);

-- Location: LABCELL_X19_Y13_N9
\inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1979~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1979~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1979~feeder_combout\);

-- Location: FF_X19_Y13_N10
\inst4|inst7|GEN_REG:39:REGX|Q[1]_NEW_REG1978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1979~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1979\);

-- Location: LABCELL_X19_Y13_N12
\inst4|inst6|output[39][1]~400\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][1]~400_combout\ = ( !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1981\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1979\ & 
-- (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1981\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1979\ & !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\))) ) ) # ( \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1981\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1977\ & 
-- (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1981\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[1]_OTERM1977\ & !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM349\,
	datab => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[1]_OTERM1981\,
	datac => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[1]_OTERM1977\,
	datad => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM345\,
	datae => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM337\,
	dataf => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM347\,
	datag => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[1]_OTERM1979\,
	combout => \inst4|inst6|output[39][1]~400_combout\);

-- Location: FF_X23_Y13_N41
\inst4|inst7|GEN_REG:37:REGX|Q[1]_NEW_REG2294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2295\);

-- Location: FF_X23_Y13_N32
\inst4|inst7|GEN_REG:37:REGX|Q[1]_NEW_REG2298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2299\);

-- Location: MLABCELL_X23_Y13_N0
\inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2297~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2297~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2297~feeder_combout\);

-- Location: FF_X23_Y13_N2
\inst4|inst7|GEN_REG:37:REGX|Q[1]_NEW_REG2296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2297~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2297\);

-- Location: MLABCELL_X23_Y13_N30
\inst4|inst6|output[37][1]~404\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][1]~404_combout\ = ( !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2297\ & 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\)))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2297\ & \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2299\))) ) ) # ( \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2295\ & 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\)))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2295\ & \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[1]_OTERM2299\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM233\,
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM235\,
	datac => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[1]_OTERM2295\,
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM237\,
	datae => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM225\,
	dataf => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[1]_OTERM2299\,
	datag => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[1]_OTERM2297\,
	combout => \inst4|inst6|output[37][1]~404_combout\);

-- Location: FF_X16_Y6_N50
\inst4|inst7|GEN_REG:38:REGX|Q[1]_NEW_REG2772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2773\);

-- Location: FF_X16_Y6_N44
\inst4|inst7|GEN_REG:38:REGX|Q[7]_NEW_REG488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst4|inst5|Equal0~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\);

-- Location: FF_X16_Y6_N5
\inst4|inst7|GEN_REG:38:REGX|Q[1]_NEW_REG2768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2769\);

-- Location: FF_X16_Y6_N56
\inst4|inst7|GEN_REG:38:REGX|Q[1]_NEW_REG2770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2771\);

-- Location: LABCELL_X16_Y6_N48
\inst4|inst6|output[38][1]~408\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][1]~408_combout\ = ( !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2773\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2771\ & 
-- ((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))))) # (\inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2773\ & (((\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2771\ & !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))) # 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) ) # ( \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2773\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2769\ & 
-- ((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))))) # (\inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2773\ & (((\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[1]_OTERM2769\ & !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))) # 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[1]_OTERM2773\,
	datab => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM489\,
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[1]_OTERM2769\,
	datad => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM487\,
	datae => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM477\,
	dataf => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM485\,
	datag => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[1]_OTERM2771\,
	combout => \inst4|inst6|output[38][1]~408_combout\);

-- Location: FF_X17_Y7_N8
\inst4|inst7|GEN_REG:36:REGX|Q[1]_NEW_REG3030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3031\);

-- Location: FF_X17_Y7_N59
\inst4|inst7|GEN_REG:36:REGX|Q[1]_NEW_REG3026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3027\);

-- Location: FF_X17_Y7_N2
\inst4|inst7|GEN_REG:36:REGX|Q[1]_NEW_REG3028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3029\);

-- Location: LABCELL_X17_Y7_N6
\inst4|inst6|output[36][1]~412\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][1]~412_combout\ = ( !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3031\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (\inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3029\ & 
-- (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3031\ & (((\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (\inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3029\ & !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) ) # ( \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3031\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (\inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3027\ & 
-- (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3031\ & (((\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (\inst4|inst7|GEN_REG:36:REGX|Q[1]_OTERM3027\ & !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM503\,
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[1]_OTERM3031\,
	datac => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[1]_OTERM3027\,
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM499\,
	datae => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM491\,
	dataf => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM501\,
	datag => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[1]_OTERM3029\,
	combout => \inst4|inst6|output[36][1]~412_combout\);

-- Location: LABCELL_X25_Y4_N42
\inst4|inst4|outputs[1]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~137_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[39][1]~400_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[37][1]~404_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[38][1]~408_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[36][1]~412_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[39][1]~400_combout\,
	datab => \inst4|inst6|ALT_INV_output[37][1]~404_combout\,
	datac => \inst4|inst6|ALT_INV_output[38][1]~408_combout\,
	datad => \inst4|inst6|ALT_INV_output[36][1]~412_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[1]~137_combout\);

-- Location: FF_X23_Y12_N20
\inst4|inst7|GEN_REG:6:REGX|Q[1]_NEW_REG2868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2869\);

-- Location: FF_X24_Y7_N23
\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\);

-- Location: FF_X23_Y12_N16
\inst4|inst7|GEN_REG:6:REGX|Q[1]_NEW_REG2864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2865\);

-- Location: MLABCELL_X23_Y12_N0
\inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2867~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2867~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2867~feeder_combout\);

-- Location: FF_X23_Y12_N2
\inst4|inst7|GEN_REG:6:REGX|Q[1]_NEW_REG2866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2867~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2867\);

-- Location: MLABCELL_X23_Y12_N18
\inst4|inst6|output[6][1]~472\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][1]~472_combout\ = ( !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2869\ & (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2867\ & 
-- ((\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\))))) # (\inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2869\ & (((!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2867\ & \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\))) ) ) # ( \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2869\ & (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2865\ & 
-- ((\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\))))) # (\inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2869\ & (((!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:6:REGX|Q[1]_OTERM2865\ & \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[1]_OTERM2869\,
	datab => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM727~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[1]_OTERM2865\,
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM729\,
	datae => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM719\,
	dataf => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM731\,
	datag => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[1]_OTERM2867\,
	combout => \inst4|inst6|output[6][1]~472_combout\);

-- Location: LABCELL_X26_Y9_N48
\inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2043~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2043~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2043~feeder_combout\);

-- Location: FF_X26_Y9_N50
\inst4|inst7|GEN_REG:7:REGX|Q[1]_NEW_REG2042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2043~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2043\);

-- Location: FF_X26_Y9_N14
\inst4|inst7|GEN_REG:7:REGX|Q[1]_NEW_REG2046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2047\);

-- Location: LABCELL_X26_Y9_N3
\inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2045~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2045~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2045~feeder_combout\);

-- Location: FF_X26_Y9_N4
\inst4|inst7|GEN_REG:7:REGX|Q[1]_NEW_REG2044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2045~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2045\);

-- Location: LABCELL_X26_Y9_N12
\inst4|inst6|output[7][1]~464\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][1]~464_combout\ = ( !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2045\ & 
-- (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2045\ & 
-- !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2047\))) ) ) # ( \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ 
-- & (\inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2043\ & (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2043\ & 
-- !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:7:REGX|Q[1]_OTERM2047\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM599\,
	datab => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM601\,
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[1]_OTERM2043\,
	datad => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM597~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM589\,
	dataf => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[1]_OTERM2047\,
	datag => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[1]_OTERM2045\,
	combout => \inst4|inst6|output[7][1]~464_combout\);

-- Location: FF_X12_Y6_N32
\inst4|inst7|GEN_REG:4:REGX|Q[1]_NEW_REG3114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3115\);

-- Location: FF_X13_Y7_N10
\inst4|inst7|GEN_REG:4:REGX|Q[1]_NEW_REG3110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3111\);

-- Location: FF_X12_Y6_N56
\inst4|inst7|GEN_REG:4:REGX|Q[1]_NEW_REG3112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3113\);

-- Location: LABCELL_X12_Y6_N30
\inst4|inst6|output[4][1]~476\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][1]~476_combout\ = ( !\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3115\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3113\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3115\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3113\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) ) # ( \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3115\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3111\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3115\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[1]_OTERM3111\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM851\,
	datab => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[1]_OTERM3115\,
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[1]_OTERM3111\,
	datad => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM855\,
	datae => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM843\,
	dataf => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM853\,
	datag => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[1]_OTERM3113\,
	combout => \inst4|inst6|output[4][1]~476_combout\);

-- Location: FF_X21_Y9_N29
\inst4|inst7|GEN_REG:5:REGX|Q[1]_NEW_REG2420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2421\);

-- Location: FF_X21_Y9_N19
\inst4|inst7|GEN_REG:5:REGX|Q[1]_NEW_REG2424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2425\);

-- Location: FF_X21_Y9_N56
\inst4|inst7|GEN_REG:5:REGX|Q[1]_NEW_REG2422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2423\);

-- Location: LABCELL_X21_Y9_N18
\inst4|inst6|output[5][1]~468\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][1]~468_combout\ = ( !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2425\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ & 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2423\)))) # (\inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2425\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ & \inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2423\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) ) # ( \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2425\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ & 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2421\)))) # (\inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2425\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ & \inst4|inst7|GEN_REG:5:REGX|Q[1]_OTERM2421\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM279\,
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM275\,
	datac => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[1]_OTERM2421\,
	datad => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[1]_OTERM2425\,
	datae => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM267\,
	dataf => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM277\,
	datag => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[1]_OTERM2423\,
	combout => \inst4|inst6|output[5][1]~468_combout\);

-- Location: LABCELL_X26_Y4_N54
\inst4|inst4|outputs[1]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~136_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[7][1]~464_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[5][1]~468_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[6][1]~472_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[4][1]~476_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[6][1]~472_combout\,
	datab => \inst4|inst6|ALT_INV_output[7][1]~464_combout\,
	datac => \inst4|inst6|ALT_INV_output[4][1]~476_combout\,
	datad => \inst4|inst6|ALT_INV_output[5][1]~468_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[1]~136_combout\);

-- Location: LABCELL_X14_Y4_N48
\inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2007~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2007~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2007~feeder_combout\);

-- Location: FF_X14_Y4_N49
\inst4|inst7|GEN_REG:53:REGX|Q[1]_NEW_REG2006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2007~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2007\);

-- Location: LABCELL_X17_Y3_N51
\inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2011~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2011~feeder_combout\ = ( \inst5|Mux7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux7~0_combout\,
	combout => \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2011~feeder_combout\);

-- Location: FF_X17_Y3_N52
\inst4|inst7|GEN_REG:53:REGX|Q[1]_NEW_REG2010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2011~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2011\);

-- Location: LABCELL_X14_Y4_N57
\inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2009~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2009~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2009~feeder_combout\);

-- Location: FF_X14_Y4_N58
\inst4|inst7|GEN_REG:53:REGX|Q[1]_NEW_REG2008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2009~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2009\);

-- Location: LABCELL_X21_Y1_N42
\inst4|inst6|output[53][1]~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][1]~276_combout\ = ( !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ & (\inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2009\ & 
-- ((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\))))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ & (\inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2009\ & !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2011\))) ) ) # ( \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ & (\inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2007\ & 
-- ((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\))))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ & (\inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2007\ & !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[1]_OTERM2011\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM109\,
	datab => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM111\,
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[1]_OTERM2007\,
	datad => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[1]_OTERM2011\,
	datae => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM99\,
	dataf => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM107\,
	datag => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[1]_OTERM2009\,
	combout => \inst4|inst6|output[53][1]~276_combout\);

-- Location: LABCELL_X19_Y4_N9
\inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2901~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2901~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2901~feeder_combout\);

-- Location: FF_X19_Y4_N10
\inst4|inst7|GEN_REG:52:REGX|Q[1]_NEW_REG2900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2901~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2901\);

-- Location: FF_X19_Y4_N32
\inst4|inst7|GEN_REG:52:REGX|Q[1]_NEW_REG2904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2905\);

-- Location: LABCELL_X19_Y4_N48
\inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2903~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2903~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2903~feeder_combout\);

-- Location: FF_X19_Y4_N49
\inst4|inst7|GEN_REG:52:REGX|Q[1]_NEW_REG2902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2903~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2903\);

-- Location: LABCELL_X19_Y4_N30
\inst4|inst6|output[52][1]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][1]~284_combout\ = ( !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2903\ & 
-- (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\)))) # (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (((\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2903\ & !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2905\))) ) ) # ( \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2901\ & 
-- (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\)))) # (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (((\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2901\ & !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[1]_OTERM2905\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM137\,
	datab => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM139\,
	datac => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[1]_OTERM2901\,
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM135\,
	datae => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM127\,
	dataf => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[1]_OTERM2905\,
	datag => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[1]_OTERM2903\,
	combout => \inst4|inst6|output[52][1]~284_combout\);

-- Location: LABCELL_X14_Y5_N30
\inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2493~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2493~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2493~feeder_combout\);

-- Location: FF_X14_Y5_N32
\inst4|inst7|GEN_REG:54:REGX|Q[1]_NEW_REG2492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2493~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2493\);

-- Location: FF_X12_Y4_N49
\inst4|inst7|GEN_REG:54:REGX|Q[1]_NEW_REG2496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2497\);

-- Location: FF_X14_Y5_N34
\inst4|inst7|GEN_REG:54:REGX|Q[1]_NEW_REG2494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2495\);

-- Location: LABCELL_X12_Y4_N48
\inst4|inst6|output[54][1]~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][1]~280_combout\ = ( !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\ & (!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2495\ & 
-- ((\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\ & (((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2495\ & \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2497\))) ) ) # ( \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\ & (!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2493\ 
-- & ((\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\ & (((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2493\ & \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\))) 
-- # (\inst4|inst7|GEN_REG:54:REGX|Q[1]_OTERM2497\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM79~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM81\,
	datac => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[1]_OTERM2493\,
	datad => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[1]_OTERM2497\,
	datae => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM71\,
	dataf => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM83\,
	datag => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[1]_OTERM2495\,
	combout => \inst4|inst6|output[54][1]~280_combout\);

-- Location: LABCELL_X14_Y10_N48
\inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1665~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1665~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1665~feeder_combout\);

-- Location: FF_X14_Y10_N50
\inst4|inst7|GEN_REG:55:REGX|Q[1]_NEW_REG1664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1665~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1665\);

-- Location: FF_X14_Y10_N55
\inst4|inst7|GEN_REG:55:REGX|Q[1]_NEW_REG1668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1669\);

-- Location: LABCELL_X20_Y10_N57
\inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1667~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1667~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1667~feeder_combout\);

-- Location: FF_X20_Y10_N59
\inst4|inst7|GEN_REG:55:REGX|Q[1]_NEW_REG1666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1667~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1667\);

-- Location: LABCELL_X14_Y10_N54
\inst4|inst6|output[55][1]~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][1]~272_combout\ = ( !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1667\ & 
-- ((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1667\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1669\))) ) ) # ( \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1665\ & 
-- ((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1665\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[1]_OTERM1669\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM27\,
	datab => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM25\,
	datac => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[1]_OTERM1665\,
	datad => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[1]_OTERM1669\,
	datae => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM15\,
	dataf => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM23\,
	datag => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[1]_OTERM1667\,
	combout => \inst4|inst6|output[55][1]~272_combout\);

-- Location: LABCELL_X25_Y4_N54
\inst4|inst4|outputs[1]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~139_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[55][1]~272_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[53][1]~276_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[54][1]~280_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[52][1]~284_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[53][1]~276_combout\,
	datab => \inst4|inst6|ALT_INV_output[52][1]~284_combout\,
	datac => \inst4|inst6|ALT_INV_output[54][1]~280_combout\,
	datad => \inst4|inst6|ALT_INV_output[55][1]~272_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[1]~139_combout\);

-- Location: FF_X24_Y6_N4
\inst4|inst7|GEN_REG:23:REGX|Q[1]_NEW_REG1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1443\);

-- Location: FF_X24_Y2_N19
\inst4|inst7|GEN_REG:23:REGX|Q[1]_NEW_REG1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1447\);

-- Location: LABCELL_X24_Y2_N54
\inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1445~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1445~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1445~feeder_combout\);

-- Location: FF_X24_Y2_N56
\inst4|inst7|GEN_REG:23:REGX|Q[1]_NEW_REG1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1445~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1445\);

-- Location: LABCELL_X24_Y2_N18
\inst4|inst6|output[23][1]~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][1]~336_combout\ = ( !\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1445\ & 
-- ((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1445\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1447\))) ) ) # ( \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1443\ & 
-- ((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1443\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[1]_OTERM1447\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM123\,
	datab => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM121\,
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[1]_OTERM1443\,
	datad => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[1]_OTERM1447\,
	datae => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM113\,
	dataf => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM125\,
	datag => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[1]_OTERM1445\,
	combout => \inst4|inst6|output[23][1]~336_combout\);

-- Location: FF_X24_Y6_N23
\inst4|inst7|GEN_REG:20:REGX|Q[1]_NEW_REG2756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2757\);

-- Location: FF_X23_Y6_N32
\inst4|inst7|GEN_REG:20:REGX|Q[1]_NEW_REG2760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2761\);

-- Location: FF_X23_Y6_N5
\inst4|inst7|GEN_REG:20:REGX|Q[1]_NEW_REG2758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2759\);

-- Location: MLABCELL_X23_Y6_N30
\inst4|inst6|output[20][1]~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][1]~348_combout\ = ( !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2761\ & (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2759\)))) # (\inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2761\ & (((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & \inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2759\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\))) ) ) # ( \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2761\ & (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2757\)))) # (\inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2761\ & (((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & \inst4|inst7|GEN_REG:20:REGX|Q[1]_OTERM2757\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM261\,
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM265\,
	datac => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[1]_OTERM2757\,
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[1]_OTERM2761\,
	datae => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM253\,
	dataf => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM263\,
	datag => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[1]_OTERM2759\,
	combout => \inst4|inst6|output[20][1]~348_combout\);

-- Location: MLABCELL_X18_Y10_N0
\inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1725~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1725~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1725~feeder_combout\);

-- Location: FF_X18_Y10_N1
\inst4|inst7|GEN_REG:21:REGX|Q[1]_NEW_REG1724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1725~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1725\);

-- Location: FF_X18_Y10_N44
\inst4|inst7|GEN_REG:21:REGX|Q[1]_NEW_REG1728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1729\);

-- Location: FF_X17_Y10_N31
\inst4|inst7|GEN_REG:21:REGX|Q[1]_NEW_REG1726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1727\);

-- Location: MLABCELL_X18_Y10_N42
\inst4|inst6|output[21][1]~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][1]~340_combout\ = ( !\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1727\)))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1727\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1729\))) ) ) # ( \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1725\)))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & \inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1725\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[1]_OTERM1729\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM55\,
	datab => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM51\,
	datac => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[1]_OTERM1725\,
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM53\,
	datae => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM43\,
	dataf => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[1]_OTERM1729\,
	datag => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[1]_OTERM1727\,
	combout => \inst4|inst6|output[21][1]~340_combout\);

-- Location: FF_X21_Y6_N2
\inst4|inst7|GEN_REG:22:REGX|Q[1]_NEW_REG2340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2341\);

-- Location: LABCELL_X21_Y6_N51
\inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2337~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2337~feeder_combout\ = ( \inst1|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2337~feeder_combout\);

-- Location: FF_X21_Y6_N53
\inst4|inst7|GEN_REG:22:REGX|Q[1]_NEW_REG2336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2337~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2337\);

-- Location: LABCELL_X21_Y6_N39
\inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2339~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2339~feeder_combout\ = ( \inst1|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2339~feeder_combout\);

-- Location: FF_X21_Y6_N41
\inst4|inst7|GEN_REG:22:REGX|Q[1]_NEW_REG2338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2339~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2339\);

-- Location: LABCELL_X21_Y6_N0
\inst4|inst6|output[22][1]~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][1]~344_combout\ = ( !\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2341\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & (\inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2339\ & 
-- ((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\))))) # (\inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2341\ & (((\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & (\inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2339\ & !\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\))) ) ) # ( \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2341\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & (\inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2337\ & 
-- ((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\))))) # (\inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2341\ & (((\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & (\inst4|inst7|GEN_REG:22:REGX|Q[1]_OTERM2337\ & !\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[1]_OTERM2341\,
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM209\,
	datac => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[1]_OTERM2337\,
	datad => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM207\,
	datae => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM197\,
	dataf => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM205\,
	datag => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[1]_OTERM2339\,
	combout => \inst4|inst6|output[22][1]~344_combout\);

-- Location: LABCELL_X25_Y4_N48
\inst4|inst4|outputs[1]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~138_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[23][1]~336_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[21][1]~340_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[22][1]~344_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[20][1]~348_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[23][1]~336_combout\,
	datab => \inst4|inst6|ALT_INV_output[20][1]~348_combout\,
	datac => \inst4|inst6|ALT_INV_output[21][1]~340_combout\,
	datad => \inst4|inst6|ALT_INV_output[22][1]~344_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[1]~138_combout\);

-- Location: LABCELL_X25_Y4_N18
\inst4|inst4|outputs[1]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~140_combout\ = ( \inst4|inst4|outputs[1]~139_combout\ & ( \inst4|inst4|outputs[1]~138_combout\ & ( ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[1]~136_combout\))) # (\inst5|Mux11~combout\ & 
-- (\inst4|inst4|outputs[1]~137_combout\))) # (\inst5|Mux12~combout\) ) ) ) # ( !\inst4|inst4|outputs[1]~139_combout\ & ( \inst4|inst4|outputs[1]~138_combout\ & ( (!\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[1]~136_combout\))) 
-- # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[1]~137_combout\)))) # (\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\)))) ) ) ) # ( \inst4|inst4|outputs[1]~139_combout\ & ( !\inst4|inst4|outputs[1]~138_combout\ & ( (!\inst5|Mux12~combout\ & 
-- ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[1]~136_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[1]~137_combout\)))) # (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)))) ) ) ) # ( !\inst4|inst4|outputs[1]~139_combout\ & ( 
-- !\inst4|inst4|outputs[1]~138_combout\ & ( (!\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[1]~136_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[1]~137_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[1]~137_combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~136_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[1]~139_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[1]~138_combout\,
	combout => \inst4|inst4|outputs[1]~140_combout\);

-- Location: LABCELL_X24_Y4_N30
\inst4|inst4|outputs[1]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~146_combout\ = ( \inst5|Mux13~combout\ & ( \inst4|inst4|outputs[1]~140_combout\ & ( (!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[1]~135_combout\)) # (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[1]~145_combout\))) ) ) ) # ( 
-- !\inst5|Mux13~combout\ & ( \inst4|inst4|outputs[1]~140_combout\ & ( (\inst5|Mux14~combout\) # (\inst4|inst4|outputs[1]~130_combout\) ) ) ) # ( \inst5|Mux13~combout\ & ( !\inst4|inst4|outputs[1]~140_combout\ & ( (!\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[1]~135_combout\)) # (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[1]~145_combout\))) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst4|inst4|outputs[1]~140_combout\ & ( (\inst4|inst4|outputs[1]~130_combout\ & !\inst5|Mux14~combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[1]~130_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[1]~135_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[1]~145_combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[1]~140_combout\,
	combout => \inst4|inst4|outputs[1]~146_combout\);

-- Location: MLABCELL_X18_Y7_N30
\inst1|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~30\ = CARRY(( \inst4|inst4|outputs[0]~167_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|inst4|ALT_INV_outputs[0]~167_combout\,
	cin => GND,
	cout => \inst1|Add2~30\);

-- Location: MLABCELL_X18_Y7_N33
\inst1|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~25_sumout\ = SUM(( \inst4|inst4|outputs[1]~146_combout\ ) + ( GND ) + ( \inst1|Add2~30\ ))
-- \inst1|Add2~26\ = CARRY(( \inst4|inst4|outputs[1]~146_combout\ ) + ( GND ) + ( \inst1|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|inst4|ALT_INV_outputs[1]~146_combout\,
	cin => \inst1|Add2~30\,
	sumout => \inst1|Add2~25_sumout\,
	cout => \inst1|Add2~26\);

-- Location: LABCELL_X19_Y7_N30
\inst1|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~30\ = CARRY(( !\inst4|inst4|outputs[0]~167_combout\ $ (!\inst4|inst5|outputs[0]~167_combout\) ) + ( !VCC ) + ( !VCC ))
-- \inst1|Add1~31\ = SHARE((!\inst4|inst5|outputs[0]~167_combout\) # (\inst4|inst4|outputs[0]~167_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[0]~167_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[0]~167_combout\,
	cin => GND,
	sharein => GND,
	cout => \inst1|Add1~30\,
	shareout => \inst1|Add1~31\);

-- Location: LABCELL_X19_Y7_N33
\inst1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~25_sumout\ = SUM(( !\inst4|inst5|outputs[1]~146_combout\ $ (\inst4|inst4|outputs[1]~146_combout\) ) + ( \inst1|Add1~31\ ) + ( \inst1|Add1~30\ ))
-- \inst1|Add1~26\ = CARRY(( !\inst4|inst5|outputs[1]~146_combout\ $ (\inst4|inst4|outputs[1]~146_combout\) ) + ( \inst1|Add1~31\ ) + ( \inst1|Add1~30\ ))
-- \inst1|Add1~27\ = SHARE((!\inst4|inst5|outputs[1]~146_combout\ & \inst4|inst4|outputs[1]~146_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[1]~146_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~146_combout\,
	cin => \inst1|Add1~30\,
	sharein => \inst1|Add1~31\,
	sumout => \inst1|Add1~25_sumout\,
	cout => \inst1|Add1~26\,
	shareout => \inst1|Add1~27\);

-- Location: LABCELL_X19_Y7_N18
\inst1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux6~0_combout\ = ( \inst1|Add2~25_sumout\ & ( \inst1|Add1~25_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((!\inst5|Mux26~0_combout\) # (\inst4|inst4|outputs[1]~146_combout\)) # (\inst4|inst5|outputs[1]~146_combout\))) # (\inst5|Mux28~0_combout\ & 
-- (((\inst4|inst5|outputs[1]~146_combout\ & \inst4|inst4|outputs[1]~146_combout\)) # (\inst5|Mux26~0_combout\))) ) ) ) # ( !\inst1|Add2~25_sumout\ & ( \inst1|Add1~25_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((!\inst5|Mux26~0_combout\) # 
-- (\inst4|inst4|outputs[1]~146_combout\)) # (\inst4|inst5|outputs[1]~146_combout\))) # (\inst5|Mux28~0_combout\ & (\inst4|inst5|outputs[1]~146_combout\ & (!\inst5|Mux26~0_combout\ & \inst4|inst4|outputs[1]~146_combout\))) ) ) ) # ( \inst1|Add2~25_sumout\ & 
-- ( !\inst1|Add1~25_sumout\ & ( (!\inst5|Mux28~0_combout\ & (\inst5|Mux26~0_combout\ & ((\inst4|inst4|outputs[1]~146_combout\) # (\inst4|inst5|outputs[1]~146_combout\)))) # (\inst5|Mux28~0_combout\ & (((\inst4|inst5|outputs[1]~146_combout\ & 
-- \inst4|inst4|outputs[1]~146_combout\)) # (\inst5|Mux26~0_combout\))) ) ) ) # ( !\inst1|Add2~25_sumout\ & ( !\inst1|Add1~25_sumout\ & ( (!\inst5|Mux28~0_combout\ & (\inst5|Mux26~0_combout\ & ((\inst4|inst4|outputs[1]~146_combout\) # 
-- (\inst4|inst5|outputs[1]~146_combout\)))) # (\inst5|Mux28~0_combout\ & (\inst4|inst5|outputs[1]~146_combout\ & (!\inst5|Mux26~0_combout\ & \inst4|inst4|outputs[1]~146_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000011010000001110001111110100010101110101010011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux28~0_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[1]~146_combout\,
	datac => \inst5|ALT_INV_Mux26~0_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~146_combout\,
	datae => \inst1|ALT_INV_Add2~25_sumout\,
	dataf => \inst1|ALT_INV_Add1~25_sumout\,
	combout => \inst1|Mux6~0_combout\);

-- Location: FF_X16_Y4_N29
\inst4|inst7|GEN_REG:9:REGX|Q[1]_NEW_REG3038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst1|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3039\);

-- Location: FF_X16_Y4_N14
\inst4|inst7|GEN_REG:9:REGX|Q[1]_NEW_REG3042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst5|Mux7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3043\);

-- Location: FF_X16_Y4_N5
\inst4|inst7|GEN_REG:9:REGX|Q[1]_NEW_REG3040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst1|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3041\);

-- Location: LABCELL_X16_Y4_N12
\inst4|inst6|output[9][1]~484\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][1]~484_combout\ = ( !\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3043\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3041\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3043\ & (((!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & \inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3041\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) ) # ( \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3043\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3039\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3043\ & (((!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & \inst4|inst7|GEN_REG:9:REGX|Q[1]_OTERM3039\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM527\,
	datab => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM531\,
	datac => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[1]_OTERM3039\,
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[1]_OTERM3043\,
	datae => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM519\,
	dataf => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM529\,
	datag => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[1]_OTERM3041\,
	combout => \inst4|inst6|output[9][1]~484_combout\);

-- Location: LABCELL_X25_Y6_N48
\inst4|inst5|outputs[1]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~127_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[11][1]~480_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[9][1]~484_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[10][1]~488_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[8][1]~492_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[9][1]~484_combout\,
	datab => \inst4|inst6|ALT_INV_output[11][1]~480_combout\,
	datac => \inst4|inst6|ALT_INV_output[8][1]~492_combout\,
	datad => \inst4|inst6|ALT_INV_output[10][1]~488_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~127_combout\);

-- Location: LABCELL_X25_Y6_N6
\inst4|inst5|outputs[1]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~128_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[7][1]~464_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[5][1]~468_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[6][1]~472_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[4][1]~476_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[7][1]~464_combout\,
	datab => \inst4|inst6|ALT_INV_output[5][1]~468_combout\,
	datac => \inst4|inst6|ALT_INV_output[6][1]~472_combout\,
	datad => \inst4|inst6|ALT_INV_output[4][1]~476_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~128_combout\);

-- Location: LABCELL_X24_Y6_N57
\inst4|inst5|outputs[1]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~129_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[15][1]~448_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[14][1]~456_combout\ ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[13][1]~452_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[12][1]~460_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[14][1]~456_combout\,
	datab => \inst4|inst6|ALT_INV_output[12][1]~460_combout\,
	datac => \inst4|inst6|ALT_INV_output[15][1]~448_combout\,
	datad => \inst4|inst6|ALT_INV_output[13][1]~452_combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[1]~129_combout\);

-- Location: LABCELL_X25_Y5_N24
\inst4|inst5|outputs[1]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~126_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[3][1]~496_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[1][1]~500_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[2][1]~504_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[0][1]~508_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[3][1]~496_combout\,
	datab => \inst4|inst6|ALT_INV_output[1][1]~500_combout\,
	datac => \inst4|inst6|ALT_INV_output[2][1]~504_combout\,
	datad => \inst4|inst6|ALT_INV_output[0][1]~508_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~126_combout\);

-- Location: LABCELL_X25_Y6_N12
\inst4|inst5|outputs[1]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~130_combout\ = ( \inst4|inst5|outputs[1]~129_combout\ & ( \inst4|inst5|outputs[1]~126_combout\ & ( (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\) # (\inst4|inst5|outputs[1]~128_combout\)))) # (\inst5|Mux19~combout\ & 
-- (((\inst5|Mux20~combout\)) # (\inst4|inst5|outputs[1]~127_combout\))) ) ) ) # ( !\inst4|inst5|outputs[1]~129_combout\ & ( \inst4|inst5|outputs[1]~126_combout\ & ( (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\) # 
-- (\inst4|inst5|outputs[1]~128_combout\)))) # (\inst5|Mux19~combout\ & (\inst4|inst5|outputs[1]~127_combout\ & ((!\inst5|Mux20~combout\)))) ) ) ) # ( \inst4|inst5|outputs[1]~129_combout\ & ( !\inst4|inst5|outputs[1]~126_combout\ & ( (!\inst5|Mux19~combout\ 
-- & (((\inst4|inst5|outputs[1]~128_combout\ & \inst5|Mux20~combout\)))) # (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)) # (\inst4|inst5|outputs[1]~127_combout\))) ) ) ) # ( !\inst4|inst5|outputs[1]~129_combout\ & ( 
-- !\inst4|inst5|outputs[1]~126_combout\ & ( (!\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[1]~128_combout\ & \inst5|Mux20~combout\)))) # (\inst5|Mux19~combout\ & (\inst4|inst5|outputs[1]~127_combout\ & ((!\inst5|Mux20~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[1]~127_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[1]~128_combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[1]~129_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[1]~126_combout\,
	combout => \inst4|inst5|outputs[1]~130_combout\);

-- Location: LABCELL_X24_Y4_N24
\inst4|inst5|outputs[1]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~141_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[51][1]~304_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[50][1]~312_combout\ ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[49][1]~308_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[48][1]~316_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[50][1]~312_combout\,
	datab => \inst4|inst6|ALT_INV_output[49][1]~308_combout\,
	datac => \inst4|inst6|ALT_INV_output[51][1]~304_combout\,
	datad => \inst4|inst6|ALT_INV_output[48][1]~316_combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[1]~141_combout\);

-- Location: LABCELL_X24_Y4_N48
\inst4|inst5|outputs[1]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~142_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[59][1]~288_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[58][1]~296_combout\ ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[57][1]~292_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[56][1]~300_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[57][1]~292_combout\,
	datab => \inst4|inst6|ALT_INV_output[56][1]~300_combout\,
	datac => \inst4|inst6|ALT_INV_output[59][1]~288_combout\,
	datad => \inst4|inst6|ALT_INV_output[58][1]~296_combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[1]~142_combout\);

-- Location: LABCELL_X25_Y4_N57
\inst4|inst5|outputs[1]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~143_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[55][1]~272_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[53][1]~276_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[54][1]~280_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[52][1]~284_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[53][1]~276_combout\,
	datab => \inst4|inst6|ALT_INV_output[52][1]~284_combout\,
	datac => \inst4|inst6|ALT_INV_output[55][1]~272_combout\,
	datad => \inst4|inst6|ALT_INV_output[54][1]~280_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~143_combout\);

-- Location: LABCELL_X26_Y4_N24
\inst4|inst5|outputs[1]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~144_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[63][1]~256_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[61][1]~260_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[62][1]~264_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[60][1]~268_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[60][1]~268_combout\,
	datab => \inst4|inst6|ALT_INV_output[62][1]~264_combout\,
	datac => \inst4|inst6|ALT_INV_output[63][1]~256_combout\,
	datad => \inst4|inst6|ALT_INV_output[61][1]~260_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~144_combout\);

-- Location: LABCELL_X25_Y4_N30
\inst4|inst5|outputs[1]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~145_combout\ = ( \inst4|inst5|outputs[1]~143_combout\ & ( \inst4|inst5|outputs[1]~144_combout\ & ( ((!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[1]~141_combout\)) # (\inst5|Mux19~combout\ & 
-- ((\inst4|inst5|outputs[1]~142_combout\)))) # (\inst5|Mux20~combout\) ) ) ) # ( !\inst4|inst5|outputs[1]~143_combout\ & ( \inst4|inst5|outputs[1]~144_combout\ & ( (!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[1]~141_combout\ & (!\inst5|Mux20~combout\))) 
-- # (\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[1]~142_combout\) # (\inst5|Mux20~combout\)))) ) ) ) # ( \inst4|inst5|outputs[1]~143_combout\ & ( !\inst4|inst5|outputs[1]~144_combout\ & ( (!\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)) # 
-- (\inst4|inst5|outputs[1]~141_combout\))) # (\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst5|outputs[1]~142_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[1]~143_combout\ & ( !\inst4|inst5|outputs[1]~144_combout\ & ( (!\inst5|Mux20~combout\ 
-- & ((!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[1]~141_combout\)) # (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[1]~142_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[1]~141_combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[1]~142_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[1]~143_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[1]~144_combout\,
	combout => \inst4|inst5|outputs[1]~145_combout\);

-- Location: LABCELL_X24_Y4_N6
\inst4|inst5|outputs[1]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~132_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[43][1]~416_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[42][1]~424_combout\ ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[41][1]~420_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[40][1]~428_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[41][1]~420_combout\,
	datab => \inst4|inst6|ALT_INV_output[43][1]~416_combout\,
	datac => \inst4|inst6|ALT_INV_output[42][1]~424_combout\,
	datad => \inst4|inst6|ALT_INV_output[40][1]~428_combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[1]~132_combout\);

-- Location: LABCELL_X26_Y4_N12
\inst4|inst5|outputs[1]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~134_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[47][1]~384_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[45][1]~388_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[46][1]~392_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[44][1]~396_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[44][1]~396_combout\,
	datab => \inst4|inst6|ALT_INV_output[47][1]~384_combout\,
	datac => \inst4|inst6|ALT_INV_output[46][1]~392_combout\,
	datad => \inst4|inst6|ALT_INV_output[45][1]~388_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~134_combout\);

-- Location: LABCELL_X26_Y4_N21
\inst4|inst5|outputs[1]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~131_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[35][1]~432_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[33][1]~436_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[34][1]~440_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[32][1]~444_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[34][1]~440_combout\,
	datab => \inst4|inst6|ALT_INV_output[33][1]~436_combout\,
	datac => \inst4|inst6|ALT_INV_output[32][1]~444_combout\,
	datad => \inst4|inst6|ALT_INV_output[35][1]~432_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~131_combout\);

-- Location: LABCELL_X25_Y4_N9
\inst4|inst5|outputs[1]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~133_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[39][1]~400_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[37][1]~404_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[38][1]~408_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[36][1]~412_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[39][1]~400_combout\,
	datab => \inst4|inst6|ALT_INV_output[36][1]~412_combout\,
	datac => \inst4|inst6|ALT_INV_output[37][1]~404_combout\,
	datad => \inst4|inst6|ALT_INV_output[38][1]~408_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~133_combout\);

-- Location: LABCELL_X25_Y4_N0
\inst4|inst5|outputs[1]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~135_combout\ = ( \inst4|inst5|outputs[1]~131_combout\ & ( \inst4|inst5|outputs[1]~133_combout\ & ( (!\inst5|Mux19~combout\) # ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[1]~132_combout\)) # (\inst5|Mux20~combout\ & 
-- ((\inst4|inst5|outputs[1]~134_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[1]~131_combout\ & ( \inst4|inst5|outputs[1]~133_combout\ & ( (!\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & 
-- (\inst4|inst5|outputs[1]~132_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[1]~134_combout\))))) ) ) ) # ( \inst4|inst5|outputs[1]~131_combout\ & ( !\inst4|inst5|outputs[1]~133_combout\ & ( (!\inst5|Mux19~combout\ & 
-- (((!\inst5|Mux20~combout\)))) # (\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[1]~132_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[1]~134_combout\))))) ) ) ) # ( !\inst4|inst5|outputs[1]~131_combout\ & ( 
-- !\inst4|inst5|outputs[1]~133_combout\ & ( (\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[1]~132_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[1]~134_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[1]~132_combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[1]~134_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[1]~131_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[1]~133_combout\,
	combout => \inst4|inst5|outputs[1]~135_combout\);

-- Location: LABCELL_X24_Y3_N18
\inst4|inst5|outputs[1]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~139_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[31][1]~320_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[29][1]~324_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[30][1]~328_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[28][1]~332_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[31][1]~320_combout\,
	datab => \inst4|inst6|ALT_INV_output[28][1]~332_combout\,
	datac => \inst4|inst6|ALT_INV_output[30][1]~328_combout\,
	datad => \inst4|inst6|ALT_INV_output[29][1]~324_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~139_combout\);

-- Location: LABCELL_X24_Y4_N42
\inst4|inst5|outputs[1]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~137_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[27][1]~352_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[26][1]~360_combout\ ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[25][1]~356_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[24][1]~364_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[24][1]~364_combout\,
	datab => \inst4|inst6|ALT_INV_output[25][1]~356_combout\,
	datac => \inst4|inst6|ALT_INV_output[27][1]~352_combout\,
	datad => \inst4|inst6|ALT_INV_output[26][1]~360_combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[1]~137_combout\);

-- Location: LABCELL_X25_Y4_N36
\inst4|inst5|outputs[1]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~136_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[19][1]~368_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[17][1]~372_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[18][1]~376_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[16][1]~380_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[17][1]~372_combout\,
	datab => \inst4|inst6|ALT_INV_output[18][1]~376_combout\,
	datac => \inst4|inst6|ALT_INV_output[16][1]~380_combout\,
	datad => \inst4|inst6|ALT_INV_output[19][1]~368_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~136_combout\);

-- Location: LABCELL_X25_Y4_N51
\inst4|inst5|outputs[1]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~138_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[23][1]~336_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[21][1]~340_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[22][1]~344_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[20][1]~348_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[23][1]~336_combout\,
	datab => \inst4|inst6|ALT_INV_output[20][1]~348_combout\,
	datac => \inst4|inst6|ALT_INV_output[22][1]~344_combout\,
	datad => \inst4|inst6|ALT_INV_output[21][1]~340_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~138_combout\);

-- Location: LABCELL_X25_Y4_N24
\inst4|inst5|outputs[1]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~140_combout\ = ( \inst4|inst5|outputs[1]~136_combout\ & ( \inst4|inst5|outputs[1]~138_combout\ & ( (!\inst5|Mux19~combout\) # ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[1]~137_combout\))) # (\inst5|Mux20~combout\ & 
-- (\inst4|inst5|outputs[1]~139_combout\))) ) ) ) # ( !\inst4|inst5|outputs[1]~136_combout\ & ( \inst4|inst5|outputs[1]~138_combout\ & ( (!\inst5|Mux20~combout\ & (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[1]~137_combout\)))) # (\inst5|Mux20~combout\ & 
-- ((!\inst5|Mux19~combout\) # ((\inst4|inst5|outputs[1]~139_combout\)))) ) ) ) # ( \inst4|inst5|outputs[1]~136_combout\ & ( !\inst4|inst5|outputs[1]~138_combout\ & ( (!\inst5|Mux20~combout\ & ((!\inst5|Mux19~combout\) # 
-- ((\inst4|inst5|outputs[1]~137_combout\)))) # (\inst5|Mux20~combout\ & (\inst5|Mux19~combout\ & (\inst4|inst5|outputs[1]~139_combout\))) ) ) ) # ( !\inst4|inst5|outputs[1]~136_combout\ & ( !\inst4|inst5|outputs[1]~138_combout\ & ( (\inst5|Mux19~combout\ & 
-- ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[1]~137_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[1]~139_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[1]~139_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[1]~137_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[1]~136_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[1]~138_combout\,
	combout => \inst4|inst5|outputs[1]~140_combout\);

-- Location: LABCELL_X25_Y4_N15
\inst4|inst5|outputs[1]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~146_combout\ = ( \inst4|inst5|outputs[1]~135_combout\ & ( \inst4|inst5|outputs[1]~140_combout\ & ( (!\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)) # (\inst4|inst5|outputs[1]~130_combout\))) # (\inst5|Mux18~combout\ & 
-- (((!\inst5|Mux17~combout\) # (\inst4|inst5|outputs[1]~145_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[1]~135_combout\ & ( \inst4|inst5|outputs[1]~140_combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[1]~130_combout\ & 
-- ((!\inst5|Mux17~combout\)))) # (\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\) # (\inst4|inst5|outputs[1]~145_combout\)))) ) ) ) # ( \inst4|inst5|outputs[1]~135_combout\ & ( !\inst4|inst5|outputs[1]~140_combout\ & ( (!\inst5|Mux18~combout\ & 
-- (((\inst5|Mux17~combout\)) # (\inst4|inst5|outputs[1]~130_combout\))) # (\inst5|Mux18~combout\ & (((\inst4|inst5|outputs[1]~145_combout\ & \inst5|Mux17~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[1]~135_combout\ & ( !\inst4|inst5|outputs[1]~140_combout\ 
-- & ( (!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[1]~130_combout\ & ((!\inst5|Mux17~combout\)))) # (\inst5|Mux18~combout\ & (((\inst4|inst5|outputs[1]~145_combout\ & \inst5|Mux17~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[1]~130_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[1]~145_combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[1]~135_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[1]~140_combout\,
	combout => \inst4|inst5|outputs[1]~146_combout\);

-- Location: LABCELL_X20_Y6_N36
\inst1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~21_sumout\ = SUM(( \inst4|inst4|outputs[2]~125_combout\ ) + ( \inst4|inst5|outputs[2]~125_combout\ ) + ( \inst1|Add0~26\ ))
-- \inst1|Add0~22\ = CARRY(( \inst4|inst4|outputs[2]~125_combout\ ) + ( \inst4|inst5|outputs[2]~125_combout\ ) + ( \inst1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[2]~125_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[2]~125_combout\,
	cin => \inst1|Add0~26\,
	sumout => \inst1|Add0~21_sumout\,
	cout => \inst1|Add0~22\);

-- Location: LABCELL_X20_Y6_N15
\inst1|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux5~1_combout\ = ( \inst4|inst5|outputs[2]~125_combout\ & ( (!\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[2]~125_combout\)) # (\inst5|Mux28~0_combout\ & ((\inst1|Add0~21_sumout\))))) # (\inst5|Mux26~0_combout\ & 
-- (((!\inst4|inst4|outputs[2]~125_combout\)))) ) ) # ( !\inst4|inst5|outputs[2]~125_combout\ & ( (!\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[2]~125_combout\)) # (\inst5|Mux28~0_combout\ & ((\inst1|Add0~21_sumout\))))) # 
-- (\inst5|Mux26~0_combout\ & (!\inst5|Mux28~0_combout\ $ ((\inst4|inst4|outputs[2]~125_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100101101011010010010110101101011000011110100101100001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux26~0_combout\,
	datab => \inst5|ALT_INV_Mux28~0_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[2]~125_combout\,
	datad => \inst1|ALT_INV_Add0~21_sumout\,
	dataf => \inst4|inst5|ALT_INV_outputs[2]~125_combout\,
	combout => \inst1|Mux5~1_combout\);

-- Location: LABCELL_X21_Y1_N57
\inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1685~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1685~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1685~feeder_combout\);

-- Location: FF_X21_Y1_N59
\inst4|inst7|GEN_REG:53:REGX|Q[2]_NEW_REG1684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1685~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1685\);

-- Location: LABCELL_X21_Y1_N48
\inst4|inst6|output[53][2]~580\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][2]~580_combout\ = ( !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ & (\inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1685\ & 
-- (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\)))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ & (\inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1685\ & !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1687\))) ) ) # ( \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ & (\inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1683\ & 
-- (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\)))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ & (\inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1683\ & !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[2]_OTERM1687\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM109\,
	datab => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM111\,
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[2]_OTERM1683\,
	datad => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM107\,
	datae => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM99\,
	dataf => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[2]_OTERM1687\,
	datag => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[2]_OTERM1685\,
	combout => \inst4|inst6|output[53][2]~580_combout\);

-- Location: FF_X18_Y6_N53
\inst4|inst7|GEN_REG:57:REGX|Q[2]_NEW_REG2228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2229\);

-- Location: FF_X18_Y6_N26
\inst4|inst7|GEN_REG:57:REGX|Q[2]_NEW_REG2232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2233\);

-- Location: MLABCELL_X18_Y6_N42
\inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2231~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2231~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2231~feeder_combout\);

-- Location: FF_X18_Y6_N43
\inst4|inst7|GEN_REG:57:REGX|Q[2]_NEW_REG2230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2231~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2231\);

-- Location: MLABCELL_X18_Y6_N24
\inst4|inst6|output[57][2]~656\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][2]~656_combout\ = ( !\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2231\)))) # (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (((\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2231\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2233\))) ) ) # ( \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2229\)))) # (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (((\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & \inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2229\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[2]_OTERM2233\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM293\,
	datab => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM289\,
	datac => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[2]_OTERM2229\,
	datad => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM291\,
	datae => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM281\,
	dataf => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[2]_OTERM2233\,
	datag => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[2]_OTERM2231\,
	combout => \inst4|inst6|output[57][2]~656_combout\);

-- Location: FF_X24_Y9_N7
\inst4|inst7|GEN_REG:61:REGX|Q[2]_NEW_REG1340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1341\);

-- Location: FF_X25_Y9_N2
\inst4|inst7|GEN_REG:61:REGX|Q[7]_NEW_REG28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\);

-- Location: FF_X25_Y9_N32
\inst4|inst7|GEN_REG:61:REGX|Q[2]_NEW_REG1344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1345\);

-- Location: LABCELL_X25_Y9_N3
\inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1343~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1343~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1343~feeder_combout\);

-- Location: FF_X25_Y9_N5
\inst4|inst7|GEN_REG:61:REGX|Q[2]_NEW_REG1342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1343~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1343\);

-- Location: LABCELL_X25_Y9_N30
\inst4|inst6|output[61][2]~528\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][2]~528_combout\ = ( !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1343\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1343\))) # 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1345\))) ) ) # ( \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1341\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & \inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1341\))) # 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[2]_OTERM1345\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM41~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM37\,
	datac => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[2]_OTERM1341\,
	datad => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM39\,
	datae => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM29\,
	dataf => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[2]_OTERM1345\,
	datag => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[2]_OTERM1343\,
	combout => \inst4|inst6|output[61][2]~528_combout\);

-- Location: LABCELL_X24_Y5_N36
\inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2721~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2721~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2721~feeder_combout\);

-- Location: FF_X24_Y5_N38
\inst4|inst7|GEN_REG:49:REGX|Q[2]_NEW_REG2720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2721~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2721\);

-- Location: FF_X24_Y5_N14
\inst4|inst7|GEN_REG:49:REGX|Q[2]_NEW_REG2724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2725\);

-- Location: LABCELL_X24_Y5_N39
\inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2723~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2723~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2723~feeder_combout\);

-- Location: FF_X24_Y5_N40
\inst4|inst7|GEN_REG:49:REGX|Q[2]_NEW_REG2722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2723~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2723\);

-- Location: LABCELL_X24_Y5_N12
\inst4|inst6|output[49][2]~720\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][2]~720_combout\ = ( !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2725\ & (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2723\)))) # (\inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2725\ & (((!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2723\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\))) ) ) # ( \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2725\ & (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2721\)))) # (\inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2725\ & (((!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & \inst4|inst7|GEN_REG:49:REGX|Q[2]_OTERM2721\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM541\,
	datab => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM545\,
	datac => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[2]_OTERM2721\,
	datad => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[2]_OTERM2725\,
	datae => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM533\,
	dataf => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM543\,
	datag => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[2]_OTERM2723\,
	combout => \inst4|inst6|output[49][2]~720_combout\);

-- Location: LABCELL_X25_Y8_N0
\inst4|inst4|outputs[2]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~118_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[61][2]~528_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[53][2]~580_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[57][2]~656_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[49][2]~720_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[53][2]~580_combout\,
	datab => \inst4|inst6|ALT_INV_output[57][2]~656_combout\,
	datac => \inst4|inst6|ALT_INV_output[61][2]~528_combout\,
	datad => \inst4|inst6|ALT_INV_output[49][2]~720_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~118_combout\);

-- Location: FF_X18_Y10_N20
\inst4|inst7|GEN_REG:21:REGX|Q[2]_NEW_REG1448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1449\);

-- Location: FF_X18_Y10_N8
\inst4|inst7|GEN_REG:21:REGX|Q[2]_NEW_REG1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1453\);

-- Location: FF_X18_Y10_N23
\inst4|inst7|GEN_REG:21:REGX|Q[2]_NEW_REG1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1451\);

-- Location: MLABCELL_X18_Y10_N6
\inst4|inst6|output[21][2]~596\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][2]~596_combout\ = ( !\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1451\)))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & \inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1451\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1453\))) ) ) # ( \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1449\)))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & \inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1449\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[2]_OTERM1453\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM55\,
	datab => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM51\,
	datac => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[2]_OTERM1449\,
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM53\,
	datae => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM43\,
	dataf => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[2]_OTERM1453\,
	datag => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[2]_OTERM1451\,
	combout => \inst4|inst6|output[21][2]~596_combout\);

-- Location: FF_X19_Y1_N19
\inst4|inst7|GEN_REG:17:REGX|Q[2]_NEW_REG2550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2551\);

-- Location: LABCELL_X19_Y1_N33
\inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2547~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2547~feeder_combout\ = \inst1|Mux5~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2547~feeder_combout\);

-- Location: FF_X19_Y1_N35
\inst4|inst7|GEN_REG:17:REGX|Q[2]_NEW_REG2546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2547~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2547\);

-- Location: FF_X19_Y1_N38
\inst4|inst7|GEN_REG:17:REGX|Q[2]_NEW_REG2548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2549\);

-- Location: LABCELL_X19_Y1_N18
\inst4|inst6|output[17][2]~724\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][2]~724_combout\ = ( !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2551\ & (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2549\ & 
-- ((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2551\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2549\ & 
-- !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\))) ) ) # ( \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2551\ & 
-- (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2547\ & ((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2551\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ 
-- & (\inst4|inst7|GEN_REG:17:REGX|Q[2]_OTERM2547\ & !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM461\,
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[2]_OTERM2551\,
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[2]_OTERM2547\,
	datad => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM459\,
	datae => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM449\,
	dataf => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM457~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[2]_OTERM2549\,
	combout => \inst4|inst6|output[17][2]~724_combout\);

-- Location: FF_X19_Y3_N38
\inst4|inst7|GEN_REG:25:REGX|Q[2]_NEW_REG2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2035\);

-- Location: FF_X19_Y3_N2
\inst4|inst7|GEN_REG:25:REGX|Q[2]_NEW_REG2030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2031\);

-- Location: LABCELL_X19_Y3_N24
\inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2033~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2033~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2033~feeder_combout\);

-- Location: FF_X19_Y3_N25
\inst4|inst7|GEN_REG:25:REGX|Q[2]_NEW_REG2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2033~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2033\);

-- Location: LABCELL_X19_Y3_N36
\inst4|inst6|output[25][2]~660\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][2]~660_combout\ = ( !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2035\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2033\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & 
-- \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\))))) # (\inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2035\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2033\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\))) # 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\))) ) ) # ( \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2035\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2031\ & 
-- (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\))))) # (\inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2035\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[2]_OTERM2031\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & 
-- \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[2]_OTERM2035\,
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM221\,
	datac => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[2]_OTERM2031\,
	datad => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM219\,
	datae => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM211~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM223\,
	datag => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[2]_OTERM2033\,
	combout => \inst4|inst6|output[25][2]~660_combout\);

-- Location: MLABCELL_X18_Y8_N24
\inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1227~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1227~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1227~feeder_combout\);

-- Location: FF_X18_Y8_N26
\inst4|inst7|GEN_REG:29:REGX|Q[2]_NEW_REG1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1227~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1227\);

-- Location: LABCELL_X16_Y8_N48
\inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1231~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1231~feeder_combout\ = ( \inst5|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1231~feeder_combout\);

-- Location: FF_X16_Y8_N49
\inst4|inst7|GEN_REG:29:REGX|Q[2]_NEW_REG1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1231~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1231\);

-- Location: FF_X14_Y8_N59
\inst4|inst7|GEN_REG:29:REGX|Q[2]_NEW_REG1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1229\);

-- Location: LABCELL_X14_Y8_N36
\inst4|inst6|output[29][2]~532\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][2]~532_combout\ = ( !\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1229\)))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1229\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1231\))) ) ) # ( \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1227\)))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & \inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1227\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[2]_OTERM1231\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM9\,
	datab => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM13\,
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[2]_OTERM1227\,
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM11~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM1\,
	dataf => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[2]_OTERM1231\,
	datag => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[2]_OTERM1229\,
	combout => \inst4|inst6|output[29][2]~532_combout\);

-- Location: LABCELL_X25_Y8_N42
\inst4|inst4|outputs[2]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~117_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[29][2]~532_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[21][2]~596_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[25][2]~660_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[17][2]~724_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[21][2]~596_combout\,
	datab => \inst4|inst6|ALT_INV_output[17][2]~724_combout\,
	datac => \inst4|inst6|ALT_INV_output[25][2]~660_combout\,
	datad => \inst4|inst6|ALT_INV_output[29][2]~532_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~117_combout\);

-- Location: LABCELL_X17_Y9_N57
\inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1671~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1671~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1671~feeder_combout\);

-- Location: FF_X17_Y9_N58
\inst4|inst7|GEN_REG:45:REGX|Q[2]_NEW_REG1670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1671~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1671\);

-- Location: FF_X17_Y9_N50
\inst4|inst7|GEN_REG:45:REGX|Q[2]_NEW_REG1674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1675\);

-- Location: FF_X17_Y9_N10
\inst4|inst7|GEN_REG:45:REGX|Q[2]_NEW_REG1672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1673\);

-- Location: LABCELL_X17_Y9_N48
\inst4|inst6|output[45][2]~536\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][2]~536_combout\ = ( !\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\ & (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1673\)))) # (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1673\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1675\))) ) ) # ( \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\ & (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1671\)))) # (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & \inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1671\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[2]_OTERM1675\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM97\,
	datab => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM93\,
	datac => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[2]_OTERM1671\,
	datad => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM95\,
	datae => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM85\,
	dataf => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[2]_OTERM1675\,
	datag => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[2]_OTERM1673\,
	combout => \inst4|inst6|output[45][2]~536_combout\);

-- Location: LABCELL_X26_Y6_N21
\inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2931~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2931~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2931~feeder_combout\);

-- Location: FF_X26_Y6_N23
\inst4|inst7|GEN_REG:33:REGX|Q[2]_NEW_REG2930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2931~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2931\);

-- Location: FF_X26_Y6_N50
\inst4|inst7|GEN_REG:33:REGX|Q[2]_NEW_REG2934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2935\);

-- Location: FF_X25_Y6_N44
\inst4|inst7|GEN_REG:33:REGX|Q[2]_NEW_REG2932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2933\);

-- Location: LABCELL_X26_Y6_N48
\inst4|inst6|output[33][2]~728\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][2]~728_combout\ = ( !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2933\ & 
-- (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (((\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2933\ & !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\))) # 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2935\))) ) ) # ( \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2931\ & 
-- (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (((\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2931\ & !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\))) # 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[2]_OTERM2935\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM715\,
	datab => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM717\,
	datac => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[2]_OTERM2931\,
	datad => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM713\,
	datae => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM705\,
	dataf => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[2]_OTERM2935\,
	datag => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[2]_OTERM2933\,
	combout => \inst4|inst6|output[33][2]~728_combout\);

-- Location: FF_X24_Y9_N55
\inst4|inst7|GEN_REG:37:REGX|Q[2]_NEW_REG2028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2029\);

-- Location: FF_X24_Y9_N2
\inst4|inst7|GEN_REG:37:REGX|Q[2]_NEW_REG2024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2025\);

-- Location: FF_X24_Y9_N29
\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225~DUPLICATE_q\);

-- Location: FF_X24_Y9_N5
\inst4|inst7|GEN_REG:37:REGX|Q[2]_NEW_REG2026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2027\);

-- Location: LABCELL_X24_Y9_N54
\inst4|inst6|output[37][2]~612\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][2]~612_combout\ = ( !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2029\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & (\inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2027\ & 
-- ((!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))))) # (\inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2029\ & (((\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & (\inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2027\ & !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\))) ) ) # ( \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2029\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2025\ & ((!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))))) # (\inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2029\ & (((\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & (\inst4|inst7|GEN_REG:37:REGX|Q[2]_OTERM2025\ & 
-- !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM237\,
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[2]_OTERM2029\,
	datac => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[2]_OTERM2025\,
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM235\,
	datae => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM225~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM233\,
	datag => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[2]_OTERM2027\,
	combout => \inst4|inst6|output[37][2]~612_combout\);

-- Location: FF_X14_Y6_N4
\inst4|inst7|GEN_REG:41:REGX|Q[2]_NEW_REG2534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2535\);

-- Location: FF_X13_Y6_N55
\inst4|inst7|GEN_REG:41:REGX|Q[2]_NEW_REG2538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2539\);

-- Location: FF_X14_Y6_N2
\inst4|inst7|GEN_REG:41:REGX|Q[2]_NEW_REG2536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2537\);

-- Location: LABCELL_X14_Y6_N36
\inst4|inst6|output[41][2]~664\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][2]~664_combout\ = ( !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2537\ & (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\)))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & (\inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2537\ & 
-- !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))) # (\inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2539\))) ) ) # ( \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & (\inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2535\ & (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\)))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2535\ & !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))) # (\inst4|inst7|GEN_REG:41:REGX|Q[2]_OTERM2539\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM515~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM517\,
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[2]_OTERM2535\,
	datad => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM513\,
	datae => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM505~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[2]_OTERM2539\,
	datag => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[2]_OTERM2537\,
	combout => \inst4|inst6|output[41][2]~664_combout\);

-- Location: LABCELL_X25_Y8_N30
\inst4|inst4|outputs[2]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~116_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[45][2]~536_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[37][2]~612_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[41][2]~664_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[33][2]~728_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[45][2]~536_combout\,
	datab => \inst4|inst6|ALT_INV_output[33][2]~728_combout\,
	datac => \inst4|inst6|ALT_INV_output[37][2]~612_combout\,
	datad => \inst4|inst6|ALT_INV_output[41][2]~664_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~116_combout\);

-- Location: LABCELL_X16_Y4_N48
\inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2685~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2685~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2685~feeder_combout\);

-- Location: FF_X16_Y4_N50
\inst4|inst7|GEN_REG:9:REGX|Q[2]_NEW_REG2684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2685~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2685\);

-- Location: FF_X16_Y4_N8
\inst4|inst7|GEN_REG:9:REGX|Q[2]_NEW_REG2688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2689\);

-- Location: FF_X16_Y4_N52
\inst4|inst7|GEN_REG:9:REGX|Q[2]_NEW_REG2686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2687\);

-- Location: LABCELL_X16_Y4_N6
\inst4|inst6|output[9][2]~668\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][2]~668_combout\ = ( !\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2689\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2687\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2689\ & (((!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2687\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) ) # ( \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2689\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2685\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2689\ & (((!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & \inst4|inst7|GEN_REG:9:REGX|Q[2]_OTERM2685\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM527\,
	datab => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM531\,
	datac => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[2]_OTERM2685\,
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[2]_OTERM2689\,
	datae => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM519\,
	dataf => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM529\,
	datag => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[2]_OTERM2687\,
	combout => \inst4|inst6|output[9][2]~668_combout\);

-- Location: FF_X23_Y10_N53
\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\);

-- Location: FF_X23_Y10_N26
\inst4|inst7|GEN_REG:13:REGX|Q[2]_NEW_REG1730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1731\);

-- Location: FF_X23_Y10_N32
\inst4|inst7|GEN_REG:13:REGX|Q[2]_NEW_REG1734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1735\);

-- Location: LABCELL_X19_Y10_N3
\inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1733~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1733~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1733~feeder_combout\);

-- Location: FF_X19_Y10_N4
\inst4|inst7|GEN_REG:13:REGX|Q[2]_NEW_REG1732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1733~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1733\);

-- Location: MLABCELL_X23_Y10_N30
\inst4|inst6|output[13][2]~540\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][2]~540_combout\ = ( !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1733\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1733\))) 
-- # (\inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1735\))) ) ) # ( \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & (\inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1731\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & 
-- \inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1731\))) # (\inst4|inst7|GEN_REG:13:REGX|Q[2]_OTERM1735\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM149~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM153\,
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[2]_OTERM1731\,
	datad => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM151\,
	datae => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM141\,
	dataf => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[2]_OTERM1735\,
	datag => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[2]_OTERM1733\,
	combout => \inst4|inst6|output[13][2]~540_combout\);

-- Location: LABCELL_X20_Y14_N54
\inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2217~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2217~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2217~feeder_combout\);

-- Location: FF_X20_Y14_N56
\inst4|inst7|GEN_REG:5:REGX|Q[2]_NEW_REG2216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2217~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2217\);

-- Location: FF_X20_Y14_N25
\inst4|inst7|GEN_REG:5:REGX|Q[2]_NEW_REG2220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2221\);

-- Location: LABCELL_X20_Y14_N36
\inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2219~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2219~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2219~feeder_combout\);

-- Location: FF_X20_Y14_N38
\inst4|inst7|GEN_REG:5:REGX|Q[2]_NEW_REG2218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2219~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2219\);

-- Location: LABCELL_X20_Y14_N24
\inst4|inst6|output[5][2]~628\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][2]~628_combout\ = ( !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2219\ & 
-- ((!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))))) # (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2219\ & !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2221\))) ) ) # ( \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2217\ & 
-- ((!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))))) # (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2217\ & !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[2]_OTERM2221\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM279\,
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM277\,
	datac => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[2]_OTERM2217\,
	datad => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[2]_OTERM2221\,
	datae => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM267\,
	dataf => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM275\,
	datag => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[2]_OTERM2219\,
	combout => \inst4|inst6|output[5][2]~628_combout\);

-- Location: FF_X31_Y7_N29
\inst4|inst7|GEN_REG:1:REGX|Q[2]_NEW_REG2982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2983\);

-- Location: FF_X25_Y7_N25
\inst4|inst7|GEN_REG:1:REGX|Q[2]_NEW_REG2978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2979\);

-- Location: FF_X29_Y6_N58
\inst4|inst7|GEN_REG:1:REGX|Q[2]_NEW_REG2980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2981\);

-- Location: LABCELL_X31_Y7_N27
\inst4|inst6|output[1][2]~732\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][2]~732_combout\ = ( !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2983\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2981\ & 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\)))) # (\inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2983\ & (((!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2981\ & \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\))) # 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\))) ) ) # ( \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2983\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2979\ & 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\)))) # (\inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2983\ & (((!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:1:REGX|Q[2]_OTERM2979\ & \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\))) # 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[2]_OTERM2983\,
	datab => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM879~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[2]_OTERM2979\,
	datad => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM883\,
	datae => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM871\,
	dataf => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM881\,
	datag => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[2]_OTERM2981\,
	combout => \inst4|inst6|output[1][2]~732_combout\);

-- Location: LABCELL_X25_Y8_N36
\inst4|inst4|outputs[2]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~115_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[13][2]~540_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[5][2]~628_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[9][2]~668_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[1][2]~732_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[9][2]~668_combout\,
	datab => \inst4|inst6|ALT_INV_output[13][2]~540_combout\,
	datac => \inst4|inst6|ALT_INV_output[5][2]~628_combout\,
	datad => \inst4|inst6|ALT_INV_output[1][2]~732_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~115_combout\);

-- Location: LABCELL_X25_Y8_N48
\inst4|inst4|outputs[2]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~119_combout\ = ( \inst4|inst4|outputs[2]~115_combout\ & ( \inst5|Mux11~combout\ & ( (!\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~116_combout\))) # (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~118_combout\)) ) ) ) # ( 
-- !\inst4|inst4|outputs[2]~115_combout\ & ( \inst5|Mux11~combout\ & ( (!\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~116_combout\))) # (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~118_combout\)) ) ) ) # ( \inst4|inst4|outputs[2]~115_combout\ & ( 
-- !\inst5|Mux11~combout\ & ( (!\inst5|Mux12~combout\) # (\inst4|inst4|outputs[2]~117_combout\) ) ) ) # ( !\inst4|inst4|outputs[2]~115_combout\ & ( !\inst5|Mux11~combout\ & ( (\inst4|inst4|outputs[2]~117_combout\ & \inst5|Mux12~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[2]~118_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[2]~117_combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[2]~116_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[2]~115_combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[2]~119_combout\);

-- Location: LABCELL_X19_Y14_N3
\inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3075~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3075~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3075~feeder_combout\);

-- Location: FF_X19_Y14_N5
\inst4|inst7|GEN_REG:3:REGX|Q[2]_NEW_REG3074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3075~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3075\);

-- Location: FF_X19_Y14_N14
\inst4|inst7|GEN_REG:3:REGX|Q[2]_NEW_REG3078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3079\);

-- Location: LABCELL_X19_Y14_N0
\inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3077~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3077~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3077~feeder_combout\);

-- Location: FF_X19_Y14_N2
\inst4|inst7|GEN_REG:3:REGX|Q[2]_NEW_REG3076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3077~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3077\);

-- Location: LABCELL_X19_Y14_N12
\inst4|inst6|output[3][2]~716\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][2]~716_combout\ = ( !\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3077\ & 
-- ((\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))))) # (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3077\ & \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3079\))) ) ) # ( \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3075\ & 
-- ((\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))))) # (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3075\ & \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[2]_OTERM3079\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM921\,
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM919\,
	datac => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[2]_OTERM3075\,
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[2]_OTERM3079\,
	datae => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM911\,
	dataf => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM923\,
	datag => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[2]_OTERM3077\,
	combout => \inst4|inst6|output[3][2]~716_combout\);

-- Location: LABCELL_X26_Y3_N33
\inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2787~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2787~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2787~feeder_combout\);

-- Location: FF_X26_Y3_N35
\inst4|inst7|GEN_REG:11:REGX|Q[2]_NEW_REG2786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2787~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2787\);

-- Location: FF_X26_Y3_N44
\inst4|inst7|GEN_REG:11:REGX|Q[2]_NEW_REG2790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2791\);

-- Location: LABCELL_X26_Y3_N48
\inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2789~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2789~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2789~feeder_combout\);

-- Location: FF_X26_Y3_N49
\inst4|inst7|GEN_REG:11:REGX|Q[2]_NEW_REG2788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2789~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2789\);

-- Location: LABCELL_X26_Y3_N42
\inst4|inst6|output[11][2]~652\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][2]~652_combout\ = ( !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2789\ & 
-- ((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))))) # (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (((\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2789\ & !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2791\))) ) ) # ( \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2787\ & 
-- ((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))))) # (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (((\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2787\ & !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[2]_OTERM2791\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM869\,
	datab => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM867\,
	datac => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[2]_OTERM2787\,
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[2]_OTERM2791\,
	datae => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM857\,
	dataf => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM865\,
	datag => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[2]_OTERM2789\,
	combout => \inst4|inst6|output[11][2]~652_combout\);

-- Location: FF_X23_Y8_N26
\inst4|inst7|GEN_REG:15:REGX|Q[2]_NEW_REG2048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2049\);

-- Location: FF_X23_Y8_N8
\inst4|inst7|GEN_REG:15:REGX|Q[2]_NEW_REG2052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2053\);

-- Location: FF_X23_Y8_N29
\inst4|inst7|GEN_REG:15:REGX|Q[2]_NEW_REG2050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2051\);

-- Location: MLABCELL_X23_Y8_N6
\inst4|inst6|output[15][2]~524\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][2]~524_combout\ = ( !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ & (!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\ & (\inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2051\ & 
-- ((\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ & (((!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\ & (\inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2051\ & \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\))) # 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2053\))) ) ) # ( \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ & (!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\ & 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2049\ & ((\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\ & (((!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\ & (\inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2049\ & 
-- \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\))) # (\inst4|inst7|GEN_REG:15:REGX|Q[2]_OTERM2053\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM685\,
	datab => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM687\,
	datac => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[2]_OTERM2049\,
	datad => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[2]_OTERM2053\,
	datae => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM677~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM689\,
	datag => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[2]_OTERM2051\,
	combout => \inst4|inst6|output[15][2]~524_combout\);

-- Location: FF_X28_Y6_N5
\inst4|inst7|GEN_REG:7:REGX|Q[2]_NEW_REG2372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2373\);

-- Location: FF_X28_Y6_N17
\inst4|inst7|GEN_REG:7:REGX|Q[7]_NEW_REG596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597\);

-- Location: FF_X28_Y6_N26
\inst4|inst7|GEN_REG:7:REGX|Q[2]_NEW_REG2376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2377\);

-- Location: FF_X28_Y6_N59
\inst4|inst7|GEN_REG:7:REGX|Q[2]_NEW_REG2374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2375\);

-- Location: MLABCELL_X28_Y6_N24
\inst4|inst6|output[7][2]~624\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][2]~624_combout\ = ( !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2375\ & 
-- (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2375\ & !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597\))) # 
-- (\inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2377\))) ) ) # ( \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2373\ & 
-- (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2373\ & !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597\))) # 
-- (\inst4|inst7|GEN_REG:7:REGX|Q[2]_OTERM2377\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM599\,
	datab => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM601\,
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[2]_OTERM2373\,
	datad => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM597\,
	datae => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM589\,
	dataf => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[2]_OTERM2377\,
	datag => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[2]_OTERM2375\,
	combout => \inst4|inst6|output[7][2]~624_combout\);

-- Location: LABCELL_X24_Y11_N18
\inst4|inst4|outputs[2]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~120_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[15][2]~524_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[7][2]~624_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[11][2]~652_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[3][2]~716_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[3][2]~716_combout\,
	datab => \inst4|inst6|ALT_INV_output[11][2]~652_combout\,
	datac => \inst4|inst6|ALT_INV_output[15][2]~524_combout\,
	datad => \inst4|inst6|ALT_INV_output[7][2]~624_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~120_combout\);

-- Location: MLABCELL_X28_Y10_N0
\inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1581~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1581~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1581~feeder_combout\);

-- Location: FF_X28_Y10_N2
\inst4|inst7|GEN_REG:63:REGX|Q[2]_NEW_REG1580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1581~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1581\);

-- Location: FF_X28_Y10_N32
\inst4|inst7|GEN_REG:63:REGX|Q[2]_NEW_REG1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1585\);

-- Location: MLABCELL_X28_Y10_N3
\inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1583~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1583~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1583~feeder_combout\);

-- Location: FF_X28_Y10_N5
\inst4|inst7|GEN_REG:63:REGX|Q[2]_NEW_REG1582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1583~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1583\);

-- Location: MLABCELL_X28_Y10_N30
\inst4|inst6|output[63][2]~512\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][2]~512_combout\ = ( !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1583\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1583\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1585\))) ) ) # ( \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1581\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1581\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[2]_OTERM1585\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM67\,
	datab => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM69\,
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[2]_OTERM1581\,
	datad => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM65\,
	datae => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM57\,
	dataf => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[2]_OTERM1585\,
	datag => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[2]_OTERM1583\,
	combout => \inst4|inst6|output[63][2]~512_combout\);

-- Location: LABCELL_X14_Y10_N51
\inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1917~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1917~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1917~feeder_combout\);

-- Location: FF_X14_Y10_N53
\inst4|inst7|GEN_REG:55:REGX|Q[2]_NEW_REG1916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1917~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1917\);

-- Location: FF_X14_Y10_N14
\inst4|inst7|GEN_REG:55:REGX|Q[2]_NEW_REG1920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1921\);

-- Location: LABCELL_X14_Y10_N6
\inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1919~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1919~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1919~feeder_combout\);

-- Location: FF_X14_Y10_N7
\inst4|inst7|GEN_REG:55:REGX|Q[2]_NEW_REG1918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1919~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1919\);

-- Location: LABCELL_X14_Y10_N12
\inst4|inst6|output[55][2]~576\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][2]~576_combout\ = ( !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1919\ & 
-- ((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1919\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1921\))) ) ) # ( \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1917\ & 
-- ((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1917\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[2]_OTERM1921\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM27\,
	datab => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM25\,
	datac => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[2]_OTERM1917\,
	datad => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[2]_OTERM1921\,
	datae => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM15\,
	dataf => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM23\,
	datag => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[2]_OTERM1919\,
	combout => \inst4|inst6|output[55][2]~576_combout\);

-- Location: FF_X14_Y3_N38
\inst4|inst7|GEN_REG:59:REGX|Q[2]_NEW_REG2430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2431\);

-- Location: FF_X14_Y3_N14
\inst4|inst7|GEN_REG:59:REGX|Q[7]_NEW_REG162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\);

-- Location: LABCELL_X14_Y3_N18
\inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2427~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2427~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2427~feeder_combout\);

-- Location: FF_X14_Y3_N20
\inst4|inst7|GEN_REG:59:REGX|Q[2]_NEW_REG2426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2427~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2427\);

-- Location: LABCELL_X14_Y3_N21
\inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2429~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2429~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2429~feeder_combout\);

-- Location: FF_X14_Y3_N23
\inst4|inst7|GEN_REG:59:REGX|Q[2]_NEW_REG2428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2429~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2429\);

-- Location: LABCELL_X14_Y3_N36
\inst4|inst6|output[59][2]~640\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][2]~640_combout\ = ( !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2431\ & (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\ & (\inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2429\ & 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2431\ & (((!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\ & (\inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2429\ & \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\))) # 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\))) ) ) # ( \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2431\ & (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\ & (\inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2427\ & 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2431\ & (((!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\ & (\inst4|inst7|GEN_REG:59:REGX|Q[2]_OTERM2427\ & \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\))) # 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[2]_OTERM2431\,
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM163\,
	datac => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[2]_OTERM2427\,
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM167\,
	datae => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM155\,
	dataf => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM165\,
	datag => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[2]_OTERM2429\,
	combout => \inst4|inst6|output[59][2]~640_combout\);

-- Location: FF_X19_Y12_N8
\inst4|inst7|GEN_REG:51:REGX|Q[2]_NEW_REG2874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2875\);

-- Location: LABCELL_X19_Y12_N24
\inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2871~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2871~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2871~feeder_combout\);

-- Location: FF_X19_Y12_N26
\inst4|inst7|GEN_REG:51:REGX|Q[2]_NEW_REG2870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2871~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2871\);

-- Location: FF_X16_Y12_N4
\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\);

-- Location: FF_X19_Y12_N47
\inst4|inst7|GEN_REG:51:REGX|Q[2]_NEW_REG2872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2873\);

-- Location: LABCELL_X19_Y12_N6
\inst4|inst6|output[51][2]~704\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][2]~704_combout\ = ( !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2875\ & (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2873\ & 
-- ((\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\))))) # (\inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2875\ & (((!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2873\ & \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\))) # 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) ) # ( \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2875\ & (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2871\ & ((\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\))))) # (\inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2875\ & (((!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[2]_OTERM2871\ & 
-- \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\))) # (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[2]_OTERM2875\,
	datab => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM359\,
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[2]_OTERM2871\,
	datad => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM361\,
	datae => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM351~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM363\,
	datag => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[2]_OTERM2873\,
	combout => \inst4|inst6|output[51][2]~704_combout\);

-- Location: LABCELL_X24_Y11_N24
\inst4|inst4|outputs[2]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~123_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[63][2]~512_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[55][2]~576_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[59][2]~640_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[51][2]~704_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[63][2]~512_combout\,
	datab => \inst4|inst6|ALT_INV_output[55][2]~576_combout\,
	datac => \inst4|inst6|ALT_INV_output[59][2]~640_combout\,
	datad => \inst4|inst6|ALT_INV_output[51][2]~704_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~123_combout\);

-- Location: FF_X23_Y2_N37
\inst4|inst7|GEN_REG:39:REGX|Q[2]_NEW_REG2210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2211\);

-- Location: FF_X23_Y2_N20
\inst4|inst7|GEN_REG:39:REGX|Q[2]_NEW_REG2214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2215\);

-- Location: MLABCELL_X23_Y2_N39
\inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2213~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2213~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2213~feeder_combout\);

-- Location: FF_X23_Y2_N41
\inst4|inst7|GEN_REG:39:REGX|Q[2]_NEW_REG2212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2213~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2213\);

-- Location: MLABCELL_X23_Y2_N18
\inst4|inst6|output[39][2]~608\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][2]~608_combout\ = ( !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2213\ & 
-- (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2213\ & !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2215\))) ) ) # ( \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2211\ & 
-- (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2211\ & !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[2]_OTERM2215\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM349\,
	datab => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM347\,
	datac => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[2]_OTERM2211\,
	datad => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM345\,
	datae => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM337\,
	dataf => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[2]_OTERM2215\,
	datag => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[2]_OTERM2213\,
	combout => \inst4|inst6|output[39][2]~608_combout\);

-- Location: LABCELL_X16_Y3_N18
\inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2703~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2703~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2703~feeder_combout\);

-- Location: FF_X16_Y3_N20
\inst4|inst7|GEN_REG:43:REGX|Q[2]_NEW_REG2702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2703~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2703\);

-- Location: FF_X16_Y3_N44
\inst4|inst7|GEN_REG:43:REGX|Q[2]_NEW_REG2706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2707\);

-- Location: LABCELL_X16_Y3_N21
\inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2705~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2705~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2705~feeder_combout\);

-- Location: FF_X16_Y3_N23
\inst4|inst7|GEN_REG:43:REGX|Q[2]_NEW_REG2704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2705~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2705\);

-- Location: LABCELL_X16_Y3_N42
\inst4|inst6|output[43][2]~648\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][2]~648_combout\ = ( !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2705\ & 
-- ((!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2705\ & !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2707\))) ) ) # ( \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2703\ & 
-- ((!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2703\ & !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[2]_OTERM2707\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM587\,
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM585\,
	datac => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[2]_OTERM2703\,
	datad => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[2]_OTERM2707\,
	datae => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM575\,
	dataf => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM583\,
	datag => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[2]_OTERM2705\,
	combout => \inst4|inst6|output[43][2]~648_combout\);

-- Location: FF_X12_Y11_N35
\inst4|inst7|GEN_REG:35:REGX|Q[2]_NEW_REG3054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3055\);

-- Location: LABCELL_X12_Y11_N36
\inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3051~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3051~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3051~feeder_combout\);

-- Location: FF_X12_Y11_N38
\inst4|inst7|GEN_REG:35:REGX|Q[2]_NEW_REG3050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3051~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3051\);

-- Location: FF_X17_Y4_N1
\inst4|inst7|GEN_REG:35:REGX|Q[2]_NEW_REG3052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3053\);

-- Location: LABCELL_X12_Y11_N33
\inst4|inst6|output[35][2]~712\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][2]~712_combout\ = ( !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3055\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3053\ & 
-- (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3055\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3053\ & 
-- !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\))) ) ) # ( \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3055\ & 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3051\ & (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3055\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[2]_OTERM3051\ & !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[2]_OTERM3055\,
	datab => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM675\,
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[2]_OTERM3051\,
	datad => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM671~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM663\,
	dataf => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM673\,
	datag => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[2]_OTERM3053\,
	combout => \inst4|inst6|output[35][2]~712_combout\);

-- Location: FF_X14_Y9_N49
\inst4|inst7|GEN_REG:47:REGX|Q[2]_NEW_REG1838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1839\);

-- Location: FF_X14_Y9_N14
\inst4|inst7|GEN_REG:47:REGX|Q[2]_NEW_REG1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1843\);

-- Location: LABCELL_X14_Y9_N51
\inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1841~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1841~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1841~feeder_combout\);

-- Location: FF_X14_Y9_N52
\inst4|inst7|GEN_REG:47:REGX|Q[2]_NEW_REG1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1841~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1841\);

-- Location: LABCELL_X14_Y9_N12
\inst4|inst6|output[47][2]~520\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][2]~520_combout\ = ( !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1841\ & 
-- ((!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))))) # (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1841\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1843\))) ) ) # ( \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1839\ & 
-- ((!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))))) # (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1839\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[2]_OTERM1843\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM419\,
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM417\,
	datac => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[2]_OTERM1839\,
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[2]_OTERM1843\,
	datae => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM407\,
	dataf => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM415\,
	datag => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[2]_OTERM1841\,
	combout => \inst4|inst6|output[47][2]~520_combout\);

-- Location: LABCELL_X24_Y11_N42
\inst4|inst4|outputs[2]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~121_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[47][2]~520_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[39][2]~608_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[43][2]~648_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[35][2]~712_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[39][2]~608_combout\,
	datab => \inst4|inst6|ALT_INV_output[43][2]~648_combout\,
	datac => \inst4|inst6|ALT_INV_output[35][2]~712_combout\,
	datad => \inst4|inst6|ALT_INV_output[47][2]~520_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~121_combout\);

-- Location: FF_X18_Y13_N38
\inst4|inst7|GEN_REG:31:REGX|Q[2]_NEW_REG1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1339\);

-- Location: MLABCELL_X18_Y13_N0
\inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1335~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1335~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1335~feeder_combout\);

-- Location: FF_X18_Y13_N2
\inst4|inst7|GEN_REG:31:REGX|Q[2]_NEW_REG1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1335~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1335\);

-- Location: MLABCELL_X18_Y13_N3
\inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1337~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1337~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1337~feeder_combout\);

-- Location: FF_X18_Y13_N5
\inst4|inst7|GEN_REG:31:REGX|Q[2]_NEW_REG1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1337~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1337\);

-- Location: MLABCELL_X18_Y13_N36
\inst4|inst6|output[31][2]~516\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][2]~516_combout\ = ( !\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1339\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1337\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1339\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1337\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\))) ) ) # ( \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1339\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1335\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1339\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[2]_OTERM1335\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[2]_OTERM1339\,
	datab => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM191\,
	datac => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[2]_OTERM1335\,
	datad => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM193\,
	datae => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM183\,
	dataf => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM195\,
	datag => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[2]_OTERM1337\,
	combout => \inst4|inst6|output[31][2]~516_combout\);

-- Location: LABCELL_X24_Y2_N57
\inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1689~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1689~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1689~feeder_combout\);

-- Location: FF_X24_Y2_N58
\inst4|inst7|GEN_REG:23:REGX|Q[2]_NEW_REG1688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1689~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1689\);

-- Location: FF_X24_Y2_N14
\inst4|inst7|GEN_REG:23:REGX|Q[2]_NEW_REG1692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1693\);

-- Location: FF_X24_Y6_N59
\inst4|inst7|GEN_REG:23:REGX|Q[2]_NEW_REG1690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1691\);

-- Location: LABCELL_X24_Y2_N12
\inst4|inst6|output[23][2]~592\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][2]~592_combout\ = ( !\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1691\ & 
-- ((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1691\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1693\))) ) ) # ( \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1689\ & 
-- ((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1689\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[2]_OTERM1693\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM123\,
	datab => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM121\,
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[2]_OTERM1689\,
	datad => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[2]_OTERM1693\,
	datae => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM113\,
	dataf => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM125\,
	datag => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[2]_OTERM1691\,
	combout => \inst4|inst6|output[23][2]~592_combout\);

-- Location: FF_X26_Y10_N5
\inst4|inst7|GEN_REG:27:REGX|Q[7]_NEW_REG330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331\);

-- Location: LABCELL_X26_Y10_N6
\inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2227~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2227~feeder_combout\ = ( \inst5|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2227~feeder_combout\);

-- Location: FF_X26_Y10_N8
\inst4|inst7|GEN_REG:27:REGX|Q[2]_NEW_REG2226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2227~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2227\);

-- Location: LABCELL_X26_Y10_N45
\inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2223~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2223~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2223~feeder_combout\);

-- Location: FF_X26_Y10_N47
\inst4|inst7|GEN_REG:27:REGX|Q[2]_NEW_REG2222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2223~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2223\);

-- Location: FF_X26_Y10_N52
\inst4|inst7|GEN_REG:27:REGX|Q[7]_NEW_REG322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323\);

-- Location: LABCELL_X26_Y10_N15
\inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2225~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2225~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2225~feeder_combout\);

-- Location: FF_X26_Y10_N17
\inst4|inst7|GEN_REG:27:REGX|Q[2]_NEW_REG2224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2225~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2225\);

-- Location: LABCELL_X26_Y10_N21
\inst4|inst6|output[27][2]~644\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][2]~644_combout\ = ( !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2227\ & (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331\ & (\inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2225\ & 
-- ((\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2227\ & (((!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331\ & (\inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2225\ & \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))) # 
-- (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\))) ) ) # ( \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2227\ & (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331\ & (\inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2223\ & 
-- ((\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2227\ & (((!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331\ & (\inst4|inst7|GEN_REG:27:REGX|Q[2]_OTERM2223\ & \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))) # 
-- (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM331\,
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[2]_OTERM2227\,
	datac => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[2]_OTERM2223\,
	datad => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM333\,
	datae => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM323\,
	dataf => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM335\,
	datag => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[2]_OTERM2225\,
	combout => \inst4|inst6|output[27][2]~644_combout\);

-- Location: FF_X20_Y11_N32
\inst4|inst7|GEN_REG:19:REGX|Q[2]_NEW_REG2718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2719\);

-- Location: FF_X20_Y11_N49
\inst4|inst7|GEN_REG:19:REGX|Q[2]_NEW_REG2714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2715\);

-- Location: FF_X20_Y11_N38
\inst4|inst7|GEN_REG:19:REGX|Q[2]_NEW_REG2716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2717\);

-- Location: LABCELL_X20_Y11_N30
\inst4|inst6|output[19][2]~708\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][2]~708_combout\ = ( !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (((\inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2717\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & 
-- \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))))) # (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (((\inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2717\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2719\))) ) ) # ( \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (((\inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2715\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & 
-- \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))))) # (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (((\inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2715\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[2]_OTERM2719\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM403\,
	datab => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[2]_OTERM2719\,
	datac => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[2]_OTERM2715\,
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM401\,
	datae => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM393\,
	dataf => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM405\,
	datag => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[2]_OTERM2717\,
	combout => \inst4|inst6|output[19][2]~708_combout\);

-- Location: LABCELL_X24_Y11_N36
\inst4|inst4|outputs[2]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~122_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[31][2]~516_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[23][2]~592_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[27][2]~644_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[19][2]~708_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[31][2]~516_combout\,
	datab => \inst4|inst6|ALT_INV_output[23][2]~592_combout\,
	datac => \inst4|inst6|ALT_INV_output[27][2]~644_combout\,
	datad => \inst4|inst6|ALT_INV_output[19][2]~708_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~122_combout\);

-- Location: LABCELL_X24_Y11_N6
\inst4|inst4|outputs[2]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~124_combout\ = ( \inst4|inst4|outputs[2]~122_combout\ & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\) # (\inst4|inst4|outputs[2]~123_combout\) ) ) ) # ( !\inst4|inst4|outputs[2]~122_combout\ & ( \inst5|Mux12~combout\ & ( 
-- (\inst5|Mux11~combout\ & \inst4|inst4|outputs[2]~123_combout\) ) ) ) # ( \inst4|inst4|outputs[2]~122_combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[2]~120_combout\)) # (\inst5|Mux11~combout\ & 
-- ((\inst4|inst4|outputs[2]~121_combout\))) ) ) ) # ( !\inst4|inst4|outputs[2]~122_combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[2]~120_combout\)) # (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[2]~121_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[2]~120_combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[2]~123_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[2]~121_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[2]~122_combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[2]~124_combout\);

-- Location: FF_X17_Y6_N38
\inst4|inst7|GEN_REG:34:REGX|Q[7]_NEW_REG810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst4|inst4|Equal0~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\);

-- Location: FF_X17_Y6_N20
\inst4|inst7|GEN_REG:34:REGX|Q[2]_NEW_REG3146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3147\);

-- Location: FF_X17_Y6_N44
\inst4|inst7|GEN_REG:34:REGX|Q[2]_NEW_REG3150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3151\);

-- Location: FF_X17_Y6_N23
\inst4|inst7|GEN_REG:34:REGX|Q[2]_NEW_REG3148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3149\);

-- Location: LABCELL_X17_Y6_N42
\inst4|inst6|output[34][2]~744\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][2]~744_combout\ = ( !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3149\ & 
-- (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\)))) # (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3149\ & !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))) # 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3151\))) ) ) # ( \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3147\ & 
-- (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\)))) # (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3147\ & !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))) # 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[2]_OTERM3151\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM811\,
	datab => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM813\,
	datac => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[2]_OTERM3147\,
	datad => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM809\,
	datae => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM801\,
	dataf => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[2]_OTERM3151\,
	datag => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[2]_OTERM3149\,
	combout => \inst4|inst6|output[34][2]~744_combout\);

-- Location: FF_X21_Y3_N31
\inst4|inst7|GEN_REG:46:REGX|Q[2]_NEW_REG2192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2193\);

-- Location: FF_X21_Y3_N14
\inst4|inst7|GEN_REG:46:REGX|Q[2]_NEW_REG2196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2197\);

-- Location: FF_X20_Y3_N10
\inst4|inst7|GEN_REG:46:REGX|Q[2]_NEW_REG2194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2195\);

-- Location: LABCELL_X21_Y3_N12
\inst4|inst6|output[46][2]~552\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][2]~552_combout\ = ( !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2195\ & 
-- (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2195\ & 
-- !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2197\))) ) ) # ( \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & 
-- (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2193\ & (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & 
-- (\inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2193\ & !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[2]_OTERM2197\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM573\,
	datab => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM571\,
	datac => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[2]_OTERM2193\,
	datad => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM569~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM561\,
	dataf => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[2]_OTERM2197\,
	datag => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[2]_OTERM2195\,
	combout => \inst4|inst6|output[46][2]~552_combout\);

-- Location: FF_X16_Y6_N7
\inst4|inst7|GEN_REG:38:REGX|Q[2]_NEW_REG2532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2533\);

-- Location: FF_X17_Y5_N56
\inst4|inst7|GEN_REG:38:REGX|Q[2]_NEW_REG2528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2529\);

-- Location: LABCELL_X16_Y6_N27
\inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2531~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2531~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2531~feeder_combout\);

-- Location: FF_X16_Y6_N29
\inst4|inst7|GEN_REG:38:REGX|Q[2]_NEW_REG2530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2531~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2531\);

-- Location: LABCELL_X16_Y6_N6
\inst4|inst6|output[38][2]~616\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][2]~616_combout\ = ( !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2533\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2531\ & 
-- ((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))))) # (\inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2533\ & (((\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2531\ & !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))) # 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) ) # ( \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2533\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2529\ & 
-- ((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))))) # (\inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2533\ & (((\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[2]_OTERM2529\ & !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))) # 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[2]_OTERM2533\,
	datab => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM489\,
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[2]_OTERM2529\,
	datad => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM487\,
	datae => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM477\,
	dataf => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM485\,
	datag => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[2]_OTERM2531\,
	combout => \inst4|inst6|output[38][2]~616_combout\);

-- Location: FF_X29_Y9_N46
\inst4|inst7|GEN_REG:42:REGX|Q[2]_NEW_REG2924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2925\);

-- Location: FF_X29_Y9_N32
\inst4|inst7|GEN_REG:42:REGX|Q[2]_NEW_REG2928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2929\);

-- Location: FF_X29_Y9_N40
\inst4|inst7|GEN_REG:42:REGX|Q[2]_NEW_REG2926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2927\);

-- Location: LABCELL_X29_Y9_N30
\inst4|inst6|output[42][2]~680\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][2]~680_combout\ = ( !\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\ & 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2927\)))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\ & \inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2927\))) # 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2929\))) ) ) # ( \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\ & (\inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2925\)))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\ & 
-- \inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2925\))) # (\inst4|inst7|GEN_REG:42:REGX|Q[2]_OTERM2929\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM699\,
	datab => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM703\,
	datac => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[2]_OTERM2925\,
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM701\,
	datae => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM691~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[2]_OTERM2929\,
	datag => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[2]_OTERM2927\,
	combout => \inst4|inst6|output[42][2]~680_combout\);

-- Location: LABCELL_X25_Y12_N54
\inst4|inst4|outputs[2]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~111_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[46][2]~552_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[38][2]~616_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[42][2]~680_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[34][2]~744_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[34][2]~744_combout\,
	datab => \inst4|inst6|ALT_INV_output[46][2]~552_combout\,
	datac => \inst4|inst6|ALT_INV_output[38][2]~616_combout\,
	datad => \inst4|inst6|ALT_INV_output[42][2]~680_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~111_combout\);

-- Location: LABCELL_X29_Y5_N18
\inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2967~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2967~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2967~feeder_combout\);

-- Location: FF_X29_Y5_N20
\inst4|inst7|GEN_REG:10:REGX|Q[2]_NEW_REG2966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2967~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2967\);

-- Location: FF_X29_Y5_N8
\inst4|inst7|GEN_REG:10:REGX|Q[2]_NEW_REG2970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2971\);

-- Location: LABCELL_X29_Y5_N21
\inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2969~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2969~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2969~feeder_combout\);

-- Location: FF_X29_Y5_N23
\inst4|inst7|GEN_REG:10:REGX|Q[2]_NEW_REG2968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2969~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2969\);

-- Location: LABCELL_X29_Y5_N6
\inst4|inst6|output[10][2]~684\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][2]~684_combout\ = ( !\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2969\ & 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\)))) # (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (((!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2969\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2971\))) ) ) # ( \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2967\ & 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\)))) # (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (((!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2967\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[2]_OTERM2971\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1037\,
	datab => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1035\,
	datac => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[2]_OTERM2967\,
	datad => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1039\,
	datae => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1027\,
	dataf => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[2]_OTERM2971\,
	datag => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[2]_OTERM2969\,
	combout => \inst4|inst6|output[10][2]~684_combout\);

-- Location: FF_X18_Y3_N41
\inst4|inst7|GEN_REG:14:REGX|Q[2]_NEW_REG2354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2355\);

-- Location: FF_X18_Y3_N50
\inst4|inst7|GEN_REG:14:REGX|Q[2]_NEW_REG2358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2359\);

-- Location: MLABCELL_X18_Y3_N57
\inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2357~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2357~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2357~feeder_combout\);

-- Location: FF_X18_Y3_N59
\inst4|inst7|GEN_REG:14:REGX|Q[2]_NEW_REG2356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2357~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2357\);

-- Location: MLABCELL_X18_Y3_N48
\inst4|inst6|output[14][2]~556\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][2]~556_combout\ = ( !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2357\ & 
-- (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (((\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2357\ & 
-- !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2359\))) ) ) # ( \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2355\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (((\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2355\ & !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:14:REGX|Q[2]_OTERM2359\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM839\,
	datab => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM841\,
	datac => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[2]_OTERM2355\,
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM837~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM829\,
	dataf => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[2]_OTERM2359\,
	datag => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[2]_OTERM2357\,
	combout => \inst4|inst6|output[14][2]~556_combout\);

-- Location: LABCELL_X16_Y8_N42
\inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2637~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2637~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2637~feeder_combout\);

-- Location: FF_X16_Y8_N44
\inst4|inst7|GEN_REG:6:REGX|Q[2]_NEW_REG2636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2637~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2637\);

-- Location: FF_X16_Y8_N14
\inst4|inst7|GEN_REG:6:REGX|Q[2]_NEW_REG2640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2641\);

-- Location: LABCELL_X16_Y8_N18
\inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2639~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2639~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2639~feeder_combout\);

-- Location: FF_X16_Y8_N20
\inst4|inst7|GEN_REG:6:REGX|Q[2]_NEW_REG2638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2639~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2639\);

-- Location: LABCELL_X16_Y8_N12
\inst4|inst6|output[6][2]~632\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][2]~632_combout\ = ( !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2639\ & 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\)))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2639\ & \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2641\))) ) ) # ( \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2637\ & 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\)))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2637\ & \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[2]_OTERM2641\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM729\,
	datab => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM727~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[2]_OTERM2637\,
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM731\,
	datae => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM719\,
	dataf => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[2]_OTERM2641\,
	datag => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[2]_OTERM2639\,
	combout => \inst4|inst6|output[6][2]~632_combout\);

-- Location: FF_X13_Y4_N44
\inst4|inst7|GEN_REG:2:REGX|Q[2]_NEW_REG3186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3187\);

-- Location: MLABCELL_X13_Y4_N57
\inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3183~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3183~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3183~feeder_combout\);

-- Location: FF_X13_Y4_N59
\inst4|inst7|GEN_REG:2:REGX|Q[2]_NEW_REG3182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3183~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3183\);

-- Location: FF_X20_Y6_N31
\inst4|inst7|GEN_REG:2:REGX|Q[2]_NEW_REG3184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3185\);

-- Location: MLABCELL_X13_Y4_N42
\inst4|inst6|output[2][2]~748\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][2]~748_combout\ = ( !\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3187\ & (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3185\ & 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3187\ & (((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3185\ & \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\))) ) ) # ( \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3187\ & (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3183\ & 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3187\ & (((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[2]_OTERM3183\ & \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1075\,
	datab => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[2]_OTERM3187\,
	datac => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[2]_OTERM3183\,
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1079\,
	datae => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1067\,
	dataf => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1077\,
	datag => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[2]_OTERM3185\,
	combout => \inst4|inst6|output[2][2]~748_combout\);

-- Location: LABCELL_X25_Y12_N6
\inst4|inst4|outputs[2]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~110_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[14][2]~556_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[6][2]~632_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[10][2]~684_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[2][2]~748_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[10][2]~684_combout\,
	datab => \inst4|inst6|ALT_INV_output[14][2]~556_combout\,
	datac => \inst4|inst6|ALT_INV_output[6][2]~632_combout\,
	datad => \inst4|inst6|ALT_INV_output[2][2]~748_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~110_combout\);

-- Location: LABCELL_X29_Y5_N0
\inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3057~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3057~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3057~feeder_combout\);

-- Location: FF_X29_Y5_N2
\inst4|inst7|GEN_REG:50:REGX|Q[2]_NEW_REG3056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3057~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3057\);

-- Location: FF_X31_Y6_N40
\inst4|inst7|GEN_REG:50:REGX|Q[7]_NEW_REG554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555\);

-- Location: FF_X29_Y5_N26
\inst4|inst7|GEN_REG:50:REGX|Q[2]_NEW_REG3060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3061\);

-- Location: LABCELL_X29_Y5_N3
\inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3059~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3059~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3059~feeder_combout\);

-- Location: FF_X29_Y5_N5
\inst4|inst7|GEN_REG:50:REGX|Q[2]_NEW_REG3058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3059~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3059\);

-- Location: LABCELL_X29_Y5_N24
\inst4|inst6|output[50][2]~736\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][2]~736_combout\ = ( !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3059\ & 
-- (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555\)))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3059\ & !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555\))) # 
-- (\inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3061\))) ) ) # ( \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3057\ & 
-- (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555\)))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3057\ & !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555\))) # 
-- (\inst4|inst7|GEN_REG:50:REGX|Q[2]_OTERM3061\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM559\,
	datab => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM557\,
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[2]_OTERM3057\,
	datad => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM555\,
	datae => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM547\,
	dataf => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[2]_OTERM3061\,
	datag => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[2]_OTERM3059\,
	combout => \inst4|inst6|output[50][2]~736_combout\);

-- Location: FF_X14_Y5_N37
\inst4|inst7|GEN_REG:54:REGX|Q[2]_NEW_REG2202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2203\);

-- Location: FF_X14_Y5_N22
\inst4|inst7|GEN_REG:54:REGX|Q[2]_NEW_REG2198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2199\);

-- Location: FF_X14_Y5_N50
\inst4|inst7|GEN_REG:54:REGX|Q[7]_NEW_REG78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\);

-- Location: LABCELL_X14_Y5_N3
\inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2201~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2201~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2201~feeder_combout\);

-- Location: FF_X14_Y5_N5
\inst4|inst7|GEN_REG:54:REGX|Q[2]_NEW_REG2200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2201~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2201\);

-- Location: LABCELL_X14_Y5_N36
\inst4|inst6|output[54][2]~584\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][2]~584_combout\ = ( !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2203\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2201\ & 
-- ((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2203\ & (((\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2201\ & !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\))) ) ) # ( \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2203\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2199\ & 
-- ((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2203\ & (((\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[2]_OTERM2199\ & !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM83\,
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[2]_OTERM2203\,
	datac => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[2]_OTERM2199\,
	datad => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM81\,
	datae => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM71\,
	dataf => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM79\,
	datag => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[2]_OTERM2201\,
	combout => \inst4|inst6|output[54][2]~584_combout\);

-- Location: MLABCELL_X18_Y2_N30
\inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1845~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1845~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1845~feeder_combout\);

-- Location: FF_X18_Y2_N31
\inst4|inst7|GEN_REG:62:REGX|Q[2]_NEW_REG1844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1845~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1845\);

-- Location: MLABCELL_X18_Y2_N54
\inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1849~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1849~feeder_combout\ = ( \inst5|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux6~0_combout\,
	combout => \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1849~feeder_combout\);

-- Location: FF_X18_Y2_N55
\inst4|inst7|GEN_REG:62:REGX|Q[2]_NEW_REG1848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1849~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1849\);

-- Location: MLABCELL_X18_Y2_N33
\inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1847~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1847~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1847~feeder_combout\);

-- Location: FF_X18_Y2_N34
\inst4|inst7|GEN_REG:62:REGX|Q[2]_NEW_REG1846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1847~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1847\);

-- Location: MLABCELL_X18_Y2_N42
\inst4|inst6|output[62][2]~544\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][2]~544_combout\ = ( !\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1847\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1847\))) # 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1849\))) ) ) # ( \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & 
-- (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & (\inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1845\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & 
-- \inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1845\))) # (\inst4|inst7|GEN_REG:62:REGX|Q[2]_OTERM1849\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM181\,
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM177\,
	datac => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[2]_OTERM1845\,
	datad => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM179\,
	datae => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM169~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[2]_OTERM1849\,
	datag => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[2]_OTERM1847\,
	combout => \inst4|inst6|output[62][2]~544_combout\);

-- Location: LABCELL_X25_Y12_N24
\inst4|inst4|outputs[2]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~113_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[62][2]~544_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[54][2]~584_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[58][2]~672_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[50][2]~736_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[50][2]~736_combout\,
	datab => \inst4|inst6|ALT_INV_output[58][2]~672_combout\,
	datac => \inst4|inst6|ALT_INV_output[54][2]~584_combout\,
	datad => \inst4|inst6|ALT_INV_output[62][2]~544_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~113_combout\);

-- Location: FF_X21_Y6_N8
\inst4|inst7|GEN_REG:22:REGX|Q[2]_NEW_REG2018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2019\);

-- Location: FF_X21_Y6_N26
\inst4|inst7|GEN_REG:22:REGX|Q[2]_NEW_REG2022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2023\);

-- Location: FF_X21_Y6_N10
\inst4|inst7|GEN_REG:22:REGX|Q[2]_NEW_REG2020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2021\);

-- Location: LABCELL_X21_Y6_N24
\inst4|inst6|output[22][2]~600\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][2]~600_combout\ = ( !\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2021\)))) # (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & \inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2021\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2023\))) ) ) # ( \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2019\)))) # (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & \inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2019\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[2]_OTERM2023\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM205\,
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM209\,
	datac => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[2]_OTERM2019\,
	datad => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM207\,
	datae => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM197\,
	dataf => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[2]_OTERM2023\,
	datag => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[2]_OTERM2021\,
	combout => \inst4|inst6|output[22][2]~600_combout\);

-- Location: FF_X23_Y9_N43
\inst4|inst7|GEN_REG:18:REGX|Q[2]_NEW_REG2940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2941\);

-- Location: MLABCELL_X23_Y9_N6
\inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2937~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2937~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2937~feeder_combout\);

-- Location: FF_X23_Y9_N7
\inst4|inst7|GEN_REG:18:REGX|Q[2]_NEW_REG2936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2937~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2937\);

-- Location: FF_X23_Y9_N10
\inst4|inst7|GEN_REG:18:REGX|Q[2]_NEW_REG2938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2939\);

-- Location: MLABCELL_X23_Y9_N42
\inst4|inst6|output[18][2]~740\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][2]~740_combout\ = ( !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2941\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2939\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & 
-- !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))))) # (\inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2941\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2939\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\))) ) ) # ( \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2941\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2937\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & 
-- !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))))) # (\inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2941\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[2]_OTERM2937\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[2]_OTERM2941\,
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM473\,
	datac => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[2]_OTERM2937\,
	datad => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM475\,
	datae => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM463\,
	dataf => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM471\,
	datag => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[2]_OTERM2939\,
	combout => \inst4|inst6|output[18][2]~740_combout\);

-- Location: FF_X23_Y4_N14
\inst4|inst7|GEN_REG:26:REGX|Q[2]_NEW_REG2544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2545\);

-- Location: MLABCELL_X23_Y4_N18
\inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2541~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2541~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2541~feeder_combout\);

-- Location: FF_X23_Y4_N20
\inst4|inst7|GEN_REG:26:REGX|Q[2]_NEW_REG2540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2541~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2541\);

-- Location: FF_X23_Y4_N59
\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\);

-- Location: FF_X23_Y4_N53
\inst4|inst7|GEN_REG:26:REGX|Q[7]_NEW_REG432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst4|inst5|Equal0~37_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\);

-- Location: MLABCELL_X23_Y4_N21
\inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2543~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2543~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2543~feeder_combout\);

-- Location: FF_X23_Y4_N23
\inst4|inst7|GEN_REG:26:REGX|Q[2]_NEW_REG2542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2543~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2543\);

-- Location: MLABCELL_X23_Y4_N12
\inst4|inst6|output[26][2]~676\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][2]~676_combout\ = ( !\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2543\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & 
-- \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2543\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))) # 
-- (\inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2545\))) ) ) # ( \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2541\ & 
-- (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2541\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & 
-- \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))) # (\inst4|inst7|GEN_REG:26:REGX|Q[2]_OTERM2545\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM431\,
	datab => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[2]_OTERM2545\,
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[2]_OTERM2541\,
	datad => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM429\,
	datae => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM421~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM433\,
	datag => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[2]_OTERM2543\,
	combout => \inst4|inst6|output[26][2]~676_combout\);

-- Location: FF_X17_Y8_N53
\inst4|inst7|GEN_REG:30:REGX|Q[2]_NEW_REG1676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1677\);

-- Location: FF_X17_Y8_N32
\inst4|inst7|GEN_REG:30:REGX|Q[2]_NEW_REG1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1681\);

-- Location: FF_X17_Y8_N10
\inst4|inst7|GEN_REG:30:REGX|Q[2]_NEW_REG1678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1679\);

-- Location: LABCELL_X17_Y8_N30
\inst4|inst6|output[30][2]~548\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][2]~548_combout\ = ( !\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1681\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1679\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1681\ & (((!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & \inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1679\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) ) # ( \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1681\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1677\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1681\ & (((!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & \inst4|inst7|GEN_REG:30:REGX|Q[2]_OTERM1677\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM317\,
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM321\,
	datac => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[2]_OTERM1677\,
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[2]_OTERM1681\,
	datae => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM309\,
	dataf => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM319\,
	datag => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[2]_OTERM1679\,
	combout => \inst4|inst6|output[30][2]~548_combout\);

-- Location: LABCELL_X25_Y12_N0
\inst4|inst4|outputs[2]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~112_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[30][2]~548_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[22][2]~600_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[26][2]~676_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[18][2]~740_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[22][2]~600_combout\,
	datab => \inst4|inst6|ALT_INV_output[18][2]~740_combout\,
	datac => \inst4|inst6|ALT_INV_output[26][2]~676_combout\,
	datad => \inst4|inst6|ALT_INV_output[30][2]~548_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~112_combout\);

-- Location: LABCELL_X25_Y12_N12
\inst4|inst4|outputs[2]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~114_combout\ = ( \inst4|inst4|outputs[2]~112_combout\ & ( \inst5|Mux11~combout\ & ( (!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~111_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~113_combout\))) ) ) ) # ( 
-- !\inst4|inst4|outputs[2]~112_combout\ & ( \inst5|Mux11~combout\ & ( (!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~111_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~113_combout\))) ) ) ) # ( \inst4|inst4|outputs[2]~112_combout\ & ( 
-- !\inst5|Mux11~combout\ & ( (\inst5|Mux12~combout\) # (\inst4|inst4|outputs[2]~110_combout\) ) ) ) # ( !\inst4|inst4|outputs[2]~112_combout\ & ( !\inst5|Mux11~combout\ & ( (\inst4|inst4|outputs[2]~110_combout\ & !\inst5|Mux12~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[2]~111_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[2]~110_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[2]~113_combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[2]~112_combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[2]~114_combout\);

-- Location: FF_X12_Y6_N37
\inst4|inst7|GEN_REG:4:REGX|Q[2]_NEW_REG2784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2785\);

-- Location: LABCELL_X12_Y6_N0
\inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2781~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2781~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2781~feeder_combout\);

-- Location: FF_X12_Y6_N1
\inst4|inst7|GEN_REG:4:REGX|Q[2]_NEW_REG2780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2781~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2781\);

-- Location: FF_X12_Y6_N7
\inst4|inst7|GEN_REG:4:REGX|Q[2]_NEW_REG2782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2783\);

-- Location: LABCELL_X12_Y6_N36
\inst4|inst6|output[4][2]~636\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][2]~636_combout\ = ( !\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2785\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2783\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2785\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2783\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) ) # ( \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2785\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2781\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2785\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[2]_OTERM2781\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM851\,
	datab => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[2]_OTERM2785\,
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[2]_OTERM2781\,
	datad => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM855\,
	datae => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM843\,
	dataf => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM853\,
	datag => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[2]_OTERM2783\,
	combout => \inst4|inst6|output[4][2]~636_combout\);

-- Location: FF_X17_Y2_N19
\inst4|inst7|GEN_REG:12:REGX|Q[2]_NEW_REG2526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2527\);

-- Location: LABCELL_X17_Y2_N9
\inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2523~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2523~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2523~feeder_combout\);

-- Location: FF_X17_Y2_N10
\inst4|inst7|GEN_REG:12:REGX|Q[2]_NEW_REG2522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2523~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2523\);

-- Location: LABCELL_X17_Y2_N6
\inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2525~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2525~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2525~feeder_combout\);

-- Location: FF_X17_Y2_N8
\inst4|inst7|GEN_REG:12:REGX|Q[2]_NEW_REG2524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2525~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2525\);

-- Location: LABCELL_X17_Y2_N18
\inst4|inst6|output[12][2]~572\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][2]~572_combout\ = ( !\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2527\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2525\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2527\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2525\ & \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\))) ) ) # ( \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2527\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2523\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2527\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[2]_OTERM2523\ & \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM905\,
	datab => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[2]_OTERM2527\,
	datac => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[2]_OTERM2523\,
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM909\,
	datae => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM897\,
	dataf => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM907\,
	datag => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[2]_OTERM2525\,
	combout => \inst4|inst6|output[12][2]~572_combout\);

-- Location: FF_X18_Y7_N5
\inst4|inst7|GEN_REG:0:REGX|Q[2]_NEW_REG3234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3235\);

-- Location: FF_X18_Y7_N23
\inst4|inst7|GEN_REG:0:REGX|Q[2]_NEW_REG3230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst1|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3231\);

-- Location: FF_X20_Y6_N17
\inst4|inst7|GEN_REG:0:REGX|Q[2]_NEW_REG3232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst1|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3233\);

-- Location: MLABCELL_X18_Y7_N54
\inst4|inst6|output[0][2]~764\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][2]~764_combout\ = ( !\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3235\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & (\inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3233\ & 
-- ((!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\))))) # (\inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3235\ & (((\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & (\inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3233\ & !\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) ) # ( \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3235\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & (\inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3231\ & 
-- ((!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\))))) # (\inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3235\ & (((\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & (\inst4|inst7|GEN_REG:0:REGX|Q[2]_OTERM3231\ & !\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[2]_OTERM3235\,
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1223\,
	datac => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[2]_OTERM3231\,
	datad => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1219\,
	datae => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1213\,
	dataf => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1225\,
	datag => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[2]_OTERM3233\,
	combout => \inst4|inst6|output[0][2]~764_combout\);

-- Location: FF_X18_Y12_N56
\inst4|inst7|GEN_REG:8:REGX|Q[2]_NEW_REG3044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3045\);

-- Location: FF_X21_Y11_N4
\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\);

-- Location: FF_X18_Y12_N25
\inst4|inst7|GEN_REG:8:REGX|Q[2]_NEW_REG3048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3049\);

-- Location: MLABCELL_X18_Y12_N3
\inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3047~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3047~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3047~feeder_combout\);

-- Location: FF_X18_Y12_N5
\inst4|inst7|GEN_REG:8:REGX|Q[2]_NEW_REG3046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3047~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3047\);

-- Location: MLABCELL_X18_Y12_N24
\inst4|inst6|output[8][2]~700\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][2]~700_combout\ = ( !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & (\inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3047\ & 
-- (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (((\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & (\inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3047\ & 
-- !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3049\))) ) ) # ( \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & (\inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3045\ & (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (((\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3045\ & !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:8:REGX|Q[2]_OTERM3049\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1063\,
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1065\,
	datac => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[2]_OTERM3045\,
	datad => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1061~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1053\,
	dataf => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[2]_OTERM3049\,
	datag => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[2]_OTERM3047\,
	combout => \inst4|inst6|output[8][2]~700_combout\);

-- Location: LABCELL_X26_Y10_N36
\inst4|inst4|outputs[2]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~105_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[12][2]~572_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[4][2]~636_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[8][2]~700_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[0][2]~764_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[4][2]~636_combout\,
	datab => \inst4|inst6|ALT_INV_output[12][2]~572_combout\,
	datac => \inst4|inst6|ALT_INV_output[0][2]~764_combout\,
	datad => \inst4|inst6|ALT_INV_output[8][2]~700_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~105_combout\);

-- Location: LABCELL_X20_Y5_N21
\inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2985~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2985~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2985~feeder_combout\);

-- Location: FF_X20_Y5_N23
\inst4|inst7|GEN_REG:16:REGX|Q[2]_NEW_REG2984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2985~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2985\);

-- Location: FF_X20_Y5_N44
\inst4|inst7|GEN_REG:16:REGX|Q[2]_NEW_REG2988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2989\);

-- Location: LABCELL_X20_Y5_N39
\inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2987~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2987~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2987~feeder_combout\);

-- Location: FF_X20_Y5_N40
\inst4|inst7|GEN_REG:16:REGX|Q[2]_NEW_REG2986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2987~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2987\);

-- Location: LABCELL_X20_Y5_N42
\inst4|inst6|output[16][2]~756\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][2]~756_combout\ = ( !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2987\ & 
-- ((\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\))))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2987\ & \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2989\))) ) ) # ( \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2985\ & 
-- ((\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\))))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2985\ & \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[2]_OTERM2989\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM631\,
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM633\,
	datac => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[2]_OTERM2985\,
	datad => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[2]_OTERM2989\,
	datae => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM623\,
	dataf => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM635\,
	datag => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[2]_OTERM2987\,
	combout => \inst4|inst6|output[16][2]~756_combout\);

-- Location: FF_X18_Y1_N50
\inst4|inst7|GEN_REG:28:REGX|Q[2]_NEW_REG1740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1741\);

-- Location: MLABCELL_X18_Y1_N54
\inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1737~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1737~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1737~feeder_combout\);

-- Location: FF_X18_Y1_N56
\inst4|inst7|GEN_REG:28:REGX|Q[2]_NEW_REG1736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1737~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1737\);

-- Location: MLABCELL_X18_Y1_N27
\inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1739~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1739~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1739~feeder_combout\);

-- Location: FF_X18_Y1_N29
\inst4|inst7|GEN_REG:28:REGX|Q[2]_NEW_REG1738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1739~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1739\);

-- Location: MLABCELL_X18_Y1_N48
\inst4|inst6|output[28][2]~564\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][2]~564_combout\ = ( !\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1741\ & (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1739\ & 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1741\ & (((!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1739\ & \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\))) ) ) # ( \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1741\ & (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1737\ & 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1741\ & (((!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[2]_OTERM1737\ & \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[2]_OTERM1741\,
	datab => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM387\,
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[2]_OTERM1737\,
	datad => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM391\,
	datae => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM379\,
	dataf => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM389\,
	datag => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[2]_OTERM1739\,
	combout => \inst4|inst6|output[28][2]~564_combout\);

-- Location: FF_X23_Y2_N2
\inst4|inst7|GEN_REG:20:REGX|Q[2]_NEW_REG2204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2205\);

-- Location: FF_X23_Y2_N26
\inst4|inst7|GEN_REG:20:REGX|Q[2]_NEW_REG2208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2209\);

-- Location: MLABCELL_X23_Y2_N3
\inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2207~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2207~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2207~feeder_combout\);

-- Location: FF_X23_Y2_N5
\inst4|inst7|GEN_REG:20:REGX|Q[2]_NEW_REG2206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2207~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2207\);

-- Location: MLABCELL_X23_Y2_N24
\inst4|inst6|output[20][2]~604\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][2]~604_combout\ = ( !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2207\ & 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\)))) # (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2207\ & \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2209\))) ) ) # ( \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2205\ & 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\)))) # (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2205\ & \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[2]_OTERM2209\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM261\,
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM263\,
	datac => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[2]_OTERM2205\,
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM265\,
	datae => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM253\,
	dataf => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[2]_OTERM2209\,
	datag => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[2]_OTERM2207\,
	combout => \inst4|inst6|output[20][2]~604_combout\);

-- Location: LABCELL_X26_Y11_N21
\inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2691~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2691~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2691~feeder_combout\);

-- Location: FF_X26_Y11_N23
\inst4|inst7|GEN_REG:24:REGX|Q[2]_NEW_REG2690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2691~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2691\);

-- Location: FF_X26_Y11_N8
\inst4|inst7|GEN_REG:24:REGX|Q[7]_NEW_REG442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443\);

-- Location: FF_X26_Y11_N49
\inst4|inst7|GEN_REG:24:REGX|Q[2]_NEW_REG2694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2695\);

-- Location: FF_X26_Y11_N59
\inst4|inst7|GEN_REG:24:REGX|Q[2]_NEW_REG2692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2693\);

-- Location: LABCELL_X26_Y11_N48
\inst4|inst6|output[24][2]~692\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][2]~692_combout\ = ( !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2693\ & 
-- (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2693\ & !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443\))) # 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2695\))) ) ) # ( \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2691\ & 
-- (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2691\ & !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443\))) # 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[2]_OTERM2695\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM445\,
	datab => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM447\,
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[2]_OTERM2691\,
	datad => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM443\,
	datae => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM435\,
	dataf => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[2]_OTERM2695\,
	datag => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[2]_OTERM2693\,
	combout => \inst4|inst6|output[24][2]~692_combout\);

-- Location: LABCELL_X25_Y10_N57
\inst4|inst4|outputs[2]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~107_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[28][2]~564_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[20][2]~604_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[24][2]~692_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[16][2]~756_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[16][2]~756_combout\,
	datab => \inst4|inst6|ALT_INV_output[28][2]~564_combout\,
	datac => \inst4|inst6|ALT_INV_output[20][2]~604_combout\,
	datad => \inst4|inst6|ALT_INV_output[24][2]~692_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~107_combout\);

-- Location: MLABCELL_X18_Y14_N24
\inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2055~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2055~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2055~feeder_combout\);

-- Location: FF_X18_Y14_N25
\inst4|inst7|GEN_REG:60:REGX|Q[2]_NEW_REG2054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2055~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2055\);

-- Location: FF_X21_Y14_N37
\inst4|inst7|GEN_REG:60:REGX|Q[2]_NEW_REG2058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2059\);

-- Location: FF_X14_Y6_N14
\inst4|inst7|GEN_REG:60:REGX|Q[2]_NEW_REG2056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2057\);

-- Location: LABCELL_X21_Y14_N36
\inst4|inst6|output[60][2]~560\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][2]~560_combout\ = ( !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2057\ & 
-- ((!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2057\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2059\))) ) ) # ( \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2055\ & 
-- ((!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2055\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[2]_OTERM2059\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM249\,
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM251\,
	datac => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[2]_OTERM2055\,
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[2]_OTERM2059\,
	datae => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM239\,
	dataf => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM247\,
	datag => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[2]_OTERM2057\,
	combout => \inst4|inst6|output[60][2]~560_combout\);

-- Location: MLABCELL_X18_Y8_N36
\inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2793~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2793~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2793~feeder_combout\);

-- Location: FF_X18_Y8_N37
\inst4|inst7|GEN_REG:56:REGX|Q[2]_NEW_REG2792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2793~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2793\);

-- Location: FF_X18_Y8_N14
\inst4|inst7|GEN_REG:56:REGX|Q[2]_NEW_REG2796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2797\);

-- Location: FF_X18_Y8_N41
\inst4|inst7|GEN_REG:56:REGX|Q[2]_NEW_REG2794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2795\);

-- Location: MLABCELL_X18_Y8_N12
\inst4|inst6|output[56][2]~688\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][2]~688_combout\ = ( !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2795\ & 
-- ((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))))) # (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (((\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2795\ & !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2797\))) ) ) # ( \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2793\ & ((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))))) # (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (((\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2793\ & 
-- !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))) # (\inst4|inst7|GEN_REG:56:REGX|Q[2]_OTERM2797\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM375\,
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM377\,
	datac => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[2]_OTERM2793\,
	datad => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[2]_OTERM2797\,
	datae => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM365~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM373\,
	datag => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[2]_OTERM2795\,
	combout => \inst4|inst6|output[56][2]~688_combout\);

-- Location: FF_X18_Y11_N20
\inst4|inst7|GEN_REG:48:REGX|Q[2]_NEW_REG3080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3081\);

-- Location: FF_X18_Y11_N26
\inst4|inst7|GEN_REG:48:REGX|Q[2]_NEW_REG3084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3085\);

-- Location: FF_X18_Y11_N23
\inst4|inst7|GEN_REG:48:REGX|Q[2]_NEW_REG3082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3083\);

-- Location: MLABCELL_X18_Y11_N24
\inst4|inst6|output[48][2]~752\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][2]~752_combout\ = ( !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ & 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3083\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ & \inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3083\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3085\))) ) ) # ( \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ & 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3081\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ & \inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3081\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[2]_OTERM3085\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM615\,
	datab => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM611\,
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[2]_OTERM3081\,
	datad => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM613\,
	datae => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM603\,
	dataf => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[2]_OTERM3085\,
	datag => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[2]_OTERM3083\,
	combout => \inst4|inst6|output[48][2]~752_combout\);

-- Location: FF_X19_Y6_N7
\inst4|inst7|GEN_REG:52:REGX|Q[2]_NEW_REG2370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2371\);

-- Location: LABCELL_X19_Y6_N21
\inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2367~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2367~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2367~feeder_combout\);

-- Location: FF_X19_Y6_N23
\inst4|inst7|GEN_REG:52:REGX|Q[2]_NEW_REG2366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2367~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2367\);

-- Location: FF_X19_Y6_N29
\inst4|inst7|GEN_REG:52:REGX|Q[2]_NEW_REG2368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2369\);

-- Location: LABCELL_X19_Y6_N6
\inst4|inst6|output[52][2]~588\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][2]~588_combout\ = ( !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2371\ & (((\inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2369\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & 
-- !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))))) # (\inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2371\ & (((\inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2369\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\))) ) ) # ( \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2371\ & (((\inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2367\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & 
-- !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))))) # (\inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2371\ & (((\inst4|inst7|GEN_REG:52:REGX|Q[2]_OTERM2367\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[2]_OTERM2371\,
	datab => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM137\,
	datac => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[2]_OTERM2367\,
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM139\,
	datae => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM127\,
	dataf => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM135\,
	datag => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[2]_OTERM2369\,
	combout => \inst4|inst6|output[52][2]~588_combout\);

-- Location: LABCELL_X26_Y10_N48
\inst4|inst4|outputs[2]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~108_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[60][2]~560_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[52][2]~588_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[56][2]~688_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[48][2]~752_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[60][2]~560_combout\,
	datab => \inst4|inst6|ALT_INV_output[56][2]~688_combout\,
	datac => \inst4|inst6|ALT_INV_output[48][2]~752_combout\,
	datad => \inst4|inst6|ALT_INV_output[52][2]~588_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~108_combout\);

-- Location: FF_X20_Y9_N38
\inst4|inst7|GEN_REG:40:REGX|Q[2]_NEW_REG2972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2973\);

-- Location: FF_X20_Y9_N8
\inst4|inst7|GEN_REG:40:REGX|Q[2]_NEW_REG2976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2977\);

-- Location: FF_X20_Y9_N35
\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst4|inst4|Equal0~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797~DUPLICATE_q\);

-- Location: LABCELL_X20_Y9_N39
\inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2975~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2975~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2975~feeder_combout\);

-- Location: FF_X20_Y9_N40
\inst4|inst7|GEN_REG:40:REGX|Q[2]_NEW_REG2974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2975~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2975\);

-- Location: LABCELL_X20_Y9_N6
\inst4|inst6|output[40][2]~696\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][2]~696_combout\ = ( !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2977\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2975\)))) # (\inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2977\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2975\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797~DUPLICATE_q\))) ) ) # ( \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2977\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & 
-- (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & (\inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2973\)))) # (\inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2977\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & 
-- \inst4|inst7|GEN_REG:40:REGX|Q[2]_OTERM2973\))) # (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM799\,
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM795\,
	datac => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[2]_OTERM2973\,
	datad => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[2]_OTERM2977\,
	datae => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM787\,
	dataf => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM797~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[2]_OTERM2975\,
	combout => \inst4|inst6|output[40][2]~696_combout\);

-- Location: LABCELL_X10_Y7_N54
\inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2631~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2631~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2631~feeder_combout\);

-- Location: FF_X10_Y7_N56
\inst4|inst7|GEN_REG:36:REGX|Q[2]_NEW_REG2630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2631~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2631\);

-- Location: FF_X10_Y7_N14
\inst4|inst7|GEN_REG:36:REGX|Q[2]_NEW_REG2634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2635\);

-- Location: LABCELL_X10_Y7_N57
\inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2633~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2633~feeder_combout\ = ( \inst1|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2633~feeder_combout\);

-- Location: FF_X10_Y7_N59
\inst4|inst7|GEN_REG:36:REGX|Q[2]_NEW_REG2632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2633~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2633\);

-- Location: LABCELL_X10_Y7_N12
\inst4|inst6|output[36][2]~620\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][2]~620_combout\ = ( !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2635\ & (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2633\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2635\ & (((!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2633\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) ) # ( \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2635\ & (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2631\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2635\ & (((!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & \inst4|inst7|GEN_REG:36:REGX|Q[2]_OTERM2631\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM499\,
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM503\,
	datac => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[2]_OTERM2631\,
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[2]_OTERM2635\,
	datae => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM491\,
	dataf => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM501\,
	datag => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[2]_OTERM2633\,
	combout => \inst4|inst6|output[36][2]~620_combout\);

-- Location: FF_X18_Y5_N20
\inst4|inst7|GEN_REG:44:REGX|Q[2]_NEW_REG2364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2365\);

-- Location: FF_X18_Y4_N43
\inst4|inst7|GEN_REG:44:REGX|Q[2]_NEW_REG2360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst1|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2361\);

-- Location: FF_X18_Y5_N10
\inst4|inst7|GEN_REG:44:REGX|Q[2]_NEW_REG2362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2363\);

-- Location: MLABCELL_X18_Y5_N18
\inst4|inst6|output[44][2]~568\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][2]~568_combout\ = ( !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2365\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2363\ & 
-- ((!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))))) # (\inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2365\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2363\ & !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\))) ) ) # ( \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2365\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2361\ & 
-- ((!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))))) # (\inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2365\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[2]_OTERM2361\ & !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[2]_OTERM2365\,
	datab => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM661\,
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[2]_OTERM2361\,
	datad => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM659\,
	datae => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM649\,
	dataf => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM657\,
	datag => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[2]_OTERM2363\,
	combout => \inst4|inst6|output[44][2]~568_combout\);

-- Location: FF_X17_Y1_N38
\inst4|inst7|GEN_REG:32:REGX|Q[2]_NEW_REG3192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3193\);

-- Location: LABCELL_X19_Y5_N24
\inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3189~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3189~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3189~feeder_combout\);

-- Location: FF_X19_Y5_N26
\inst4|inst7|GEN_REG:32:REGX|Q[2]_NEW_REG3188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3189~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3189\);

-- Location: LABCELL_X19_Y5_N27
\inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3191~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3191~feeder_combout\ = \inst1|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3191~feeder_combout\);

-- Location: FF_X19_Y5_N28
\inst4|inst7|GEN_REG:32:REGX|Q[2]_NEW_REG3190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3191~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3191\);

-- Location: LABCELL_X17_Y1_N36
\inst4|inst6|output[32][2]~760\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][2]~760_combout\ = ( !\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3191\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & 
-- \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3191\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3193\))) ) ) # ( \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3189\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & 
-- \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3189\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[2]_OTERM3193\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM825\,
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[2]_OTERM3193\,
	datac => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[2]_OTERM3189\,
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM823\,
	datae => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM815\,
	dataf => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM827\,
	datag => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[2]_OTERM3191\,
	combout => \inst4|inst6|output[32][2]~760_combout\);

-- Location: LABCELL_X26_Y10_N33
\inst4|inst4|outputs[2]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~106_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[44][2]~568_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[36][2]~620_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[40][2]~696_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[32][2]~760_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[40][2]~696_combout\,
	datab => \inst4|inst6|ALT_INV_output[36][2]~620_combout\,
	datac => \inst4|inst6|ALT_INV_output[44][2]~568_combout\,
	datad => \inst4|inst6|ALT_INV_output[32][2]~760_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~106_combout\);

-- Location: LABCELL_X26_Y10_N57
\inst4|inst4|outputs[2]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~109_combout\ = ( \inst5|Mux11~combout\ & ( \inst4|inst4|outputs[2]~106_combout\ & ( (!\inst5|Mux12~combout\) # (\inst4|inst4|outputs[2]~108_combout\) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst4|inst4|outputs[2]~106_combout\ & ( 
-- (!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~105_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~107_combout\))) ) ) ) # ( \inst5|Mux11~combout\ & ( !\inst4|inst4|outputs[2]~106_combout\ & ( (\inst5|Mux12~combout\ & 
-- \inst4|inst4|outputs[2]~108_combout\) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst4|inst4|outputs[2]~106_combout\ & ( (!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~105_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~107_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[2]~105_combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[2]~107_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[2]~108_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[2]~106_combout\,
	combout => \inst4|inst4|outputs[2]~109_combout\);

-- Location: LABCELL_X25_Y10_N27
\inst4|inst4|outputs[2]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~125_combout\ = ( \inst4|inst4|outputs[2]~114_combout\ & ( \inst4|inst4|outputs[2]~109_combout\ & ( (!\inst5|Mux16~combout\) # ((!\inst5|Mux15~combout\ & (\inst4|inst4|outputs[2]~119_combout\)) # (\inst5|Mux15~combout\ & 
-- ((\inst4|inst4|outputs[2]~124_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[2]~114_combout\ & ( \inst4|inst4|outputs[2]~109_combout\ & ( (!\inst5|Mux15~combout\ & (((!\inst5|Mux16~combout\)) # (\inst4|inst4|outputs[2]~119_combout\))) # 
-- (\inst5|Mux15~combout\ & (((\inst4|inst4|outputs[2]~124_combout\ & \inst5|Mux16~combout\)))) ) ) ) # ( \inst4|inst4|outputs[2]~114_combout\ & ( !\inst4|inst4|outputs[2]~109_combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst4|outputs[2]~119_combout\ & 
-- ((\inst5|Mux16~combout\)))) # (\inst5|Mux15~combout\ & (((!\inst5|Mux16~combout\) # (\inst4|inst4|outputs[2]~124_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[2]~114_combout\ & ( !\inst4|inst4|outputs[2]~109_combout\ & ( (\inst5|Mux16~combout\ & 
-- ((!\inst5|Mux15~combout\ & (\inst4|inst4|outputs[2]~119_combout\)) # (\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[2]~124_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[2]~119_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[2]~124_combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[2]~114_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[2]~109_combout\,
	combout => \inst4|inst4|outputs[2]~125_combout\);

-- Location: MLABCELL_X18_Y7_N36
\inst1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~21_sumout\ = SUM(( \inst4|inst4|outputs[2]~125_combout\ ) + ( GND ) + ( \inst1|Add2~26\ ))
-- \inst1|Add2~22\ = CARRY(( \inst4|inst4|outputs[2]~125_combout\ ) + ( GND ) + ( \inst1|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[2]~125_combout\,
	cin => \inst1|Add2~26\,
	sumout => \inst1|Add2~21_sumout\,
	cout => \inst1|Add2~22\);

-- Location: LABCELL_X19_Y7_N36
\inst1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~21_sumout\ = SUM(( !\inst4|inst4|outputs[2]~125_combout\ $ (\inst4|inst5|outputs[2]~125_combout\) ) + ( \inst1|Add1~27\ ) + ( \inst1|Add1~26\ ))
-- \inst1|Add1~22\ = CARRY(( !\inst4|inst4|outputs[2]~125_combout\ $ (\inst4|inst5|outputs[2]~125_combout\) ) + ( \inst1|Add1~27\ ) + ( \inst1|Add1~26\ ))
-- \inst1|Add1~23\ = SHARE((\inst4|inst4|outputs[2]~125_combout\ & !\inst4|inst5|outputs[2]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[2]~125_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[2]~125_combout\,
	cin => \inst1|Add1~26\,
	sharein => \inst1|Add1~27\,
	sumout => \inst1|Add1~21_sumout\,
	cout => \inst1|Add1~22\,
	shareout => \inst1|Add1~23\);

-- Location: MLABCELL_X18_Y7_N21
\inst1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux5~0_combout\ = ( \inst1|Add2~21_sumout\ & ( \inst1|Add1~21_sumout\ & ( (!\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\) # ((\inst4|inst4|outputs[2]~125_combout\ & \inst4|inst5|outputs[2]~125_combout\)))) # (\inst5|Mux26~0_combout\ & 
-- (((\inst5|Mux28~0_combout\) # (\inst4|inst5|outputs[2]~125_combout\)) # (\inst4|inst4|outputs[2]~125_combout\))) ) ) ) # ( !\inst1|Add2~21_sumout\ & ( \inst1|Add1~21_sumout\ & ( (!\inst4|inst4|outputs[2]~125_combout\ & (!\inst5|Mux28~0_combout\ & 
-- ((!\inst5|Mux26~0_combout\) # (\inst4|inst5|outputs[2]~125_combout\)))) # (\inst4|inst4|outputs[2]~125_combout\ & ((!\inst5|Mux28~0_combout\) # ((\inst4|inst5|outputs[2]~125_combout\ & !\inst5|Mux26~0_combout\)))) ) ) ) # ( \inst1|Add2~21_sumout\ & ( 
-- !\inst1|Add1~21_sumout\ & ( (!\inst4|inst4|outputs[2]~125_combout\ & (\inst5|Mux26~0_combout\ & ((\inst5|Mux28~0_combout\) # (\inst4|inst5|outputs[2]~125_combout\)))) # (\inst4|inst4|outputs[2]~125_combout\ & (((\inst4|inst5|outputs[2]~125_combout\ & 
-- \inst5|Mux28~0_combout\)) # (\inst5|Mux26~0_combout\))) ) ) ) # ( !\inst1|Add2~21_sumout\ & ( !\inst1|Add1~21_sumout\ & ( (!\inst5|Mux26~0_combout\ & (\inst4|inst4|outputs[2]~125_combout\ & (\inst4|inst5|outputs[2]~125_combout\ & 
-- \inst5|Mux28~0_combout\))) # (\inst5|Mux26~0_combout\ & (!\inst5|Mux28~0_combout\ & ((\inst4|inst5|outputs[2]~125_combout\) # (\inst4|inst4|outputs[2]~125_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100010000000001110001111111110111000100001111011100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[2]~125_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[2]~125_combout\,
	datac => \inst5|ALT_INV_Mux26~0_combout\,
	datad => \inst5|ALT_INV_Mux28~0_combout\,
	datae => \inst1|ALT_INV_Add2~21_sumout\,
	dataf => \inst1|ALT_INV_Add1~21_sumout\,
	combout => \inst1|Mux5~0_combout\);

-- Location: LABCELL_X21_Y2_N57
\inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2709~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2709~feeder_combout\ = ( \inst1|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2709~feeder_combout\);

-- Location: FF_X21_Y2_N58
\inst4|inst7|GEN_REG:58:REGX|Q[2]_NEW_REG2708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2709~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2709\);

-- Location: FF_X21_Y2_N19
\inst4|inst7|GEN_REG:58:REGX|Q[2]_NEW_REG2712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst5|Mux6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2713\);

-- Location: FF_X20_Y2_N43
\inst4|inst7|GEN_REG:58:REGX|Q[2]_NEW_REG2710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2711\);

-- Location: LABCELL_X21_Y2_N18
\inst4|inst6|output[58][2]~672\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][2]~672_combout\ = ( !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2711\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2711\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2713\))) ) ) # ( \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2709\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2709\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[2]_OTERM2713\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM307\,
	datab => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM305\,
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[2]_OTERM2709\,
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[2]_OTERM2713\,
	datae => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM295\,
	dataf => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM303\,
	datag => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[2]_OTERM2711\,
	combout => \inst4|inst6|output[58][2]~672_combout\);

-- Location: LABCELL_X25_Y11_N15
\inst4|inst5|outputs[2]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~111_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[58][2]~672_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[26][2]~676_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[42][2]~680_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[10][2]~684_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[58][2]~672_combout\,
	datab => \inst4|inst6|ALT_INV_output[26][2]~676_combout\,
	datac => \inst4|inst6|ALT_INV_output[10][2]~684_combout\,
	datad => \inst4|inst6|ALT_INV_output[42][2]~680_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~111_combout\);

-- Location: LABCELL_X25_Y11_N36
\inst4|inst5|outputs[2]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~110_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[56][2]~688_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[24][2]~692_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[40][2]~696_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[8][2]~700_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[8][2]~700_combout\,
	datab => \inst4|inst6|ALT_INV_output[40][2]~696_combout\,
	datac => \inst4|inst6|ALT_INV_output[56][2]~688_combout\,
	datad => \inst4|inst6|ALT_INV_output[24][2]~692_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~110_combout\);

-- Location: LABCELL_X24_Y11_N0
\inst4|inst5|outputs[2]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~113_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[59][2]~640_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[27][2]~644_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[43][2]~648_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[11][2]~652_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[59][2]~640_combout\,
	datab => \inst4|inst6|ALT_INV_output[11][2]~652_combout\,
	datac => \inst4|inst6|ALT_INV_output[27][2]~644_combout\,
	datad => \inst4|inst6|ALT_INV_output[43][2]~648_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~113_combout\);

-- Location: LABCELL_X25_Y8_N12
\inst4|inst5|outputs[2]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~112_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[57][2]~656_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[25][2]~660_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[41][2]~664_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[9][2]~668_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[25][2]~660_combout\,
	datab => \inst4|inst6|ALT_INV_output[41][2]~664_combout\,
	datac => \inst4|inst6|ALT_INV_output[9][2]~668_combout\,
	datad => \inst4|inst6|ALT_INV_output[57][2]~656_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~112_combout\);

-- Location: LABCELL_X25_Y11_N18
\inst4|inst5|outputs[2]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~114_combout\ = ( \inst5|Mux21~combout\ & ( \inst4|inst5|outputs[2]~112_combout\ & ( (!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[2]~111_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~113_combout\))) ) ) ) # ( 
-- !\inst5|Mux21~combout\ & ( \inst4|inst5|outputs[2]~112_combout\ & ( (\inst4|inst5|outputs[2]~110_combout\) # (\inst5|Mux22~combout\) ) ) ) # ( \inst5|Mux21~combout\ & ( !\inst4|inst5|outputs[2]~112_combout\ & ( (!\inst5|Mux22~combout\ & 
-- (\inst4|inst5|outputs[2]~111_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~113_combout\))) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst4|inst5|outputs[2]~112_combout\ & ( (!\inst5|Mux22~combout\ & \inst4|inst5|outputs[2]~110_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[2]~111_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[2]~110_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[2]~113_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[2]~112_combout\,
	combout => \inst4|inst5|outputs[2]~114_combout\);

-- Location: LABCELL_X26_Y12_N24
\inst4|inst5|outputs[2]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~122_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[61][2]~528_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[45][2]~536_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[29][2]~532_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[13][2]~540_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[29][2]~532_combout\,
	datab => \inst4|inst6|ALT_INV_output[61][2]~528_combout\,
	datac => \inst4|inst6|ALT_INV_output[45][2]~536_combout\,
	datad => \inst4|inst6|ALT_INV_output[13][2]~540_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~122_combout\);

-- Location: LABCELL_X26_Y12_N42
\inst4|inst5|outputs[2]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~120_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[60][2]~560_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[44][2]~568_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[28][2]~564_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[12][2]~572_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[60][2]~560_combout\,
	datab => \inst4|inst6|ALT_INV_output[44][2]~568_combout\,
	datac => \inst4|inst6|ALT_INV_output[28][2]~564_combout\,
	datad => \inst4|inst6|ALT_INV_output[12][2]~572_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~120_combout\);

-- Location: LABCELL_X26_Y12_N54
\inst4|inst5|outputs[2]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~123_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[63][2]~512_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[47][2]~520_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[31][2]~516_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[15][2]~524_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[63][2]~512_combout\,
	datab => \inst4|inst6|ALT_INV_output[47][2]~520_combout\,
	datac => \inst4|inst6|ALT_INV_output[15][2]~524_combout\,
	datad => \inst4|inst6|ALT_INV_output[31][2]~516_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~123_combout\);

-- Location: LABCELL_X26_Y12_N51
\inst4|inst5|outputs[2]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~121_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[62][2]~544_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[46][2]~552_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[30][2]~548_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[14][2]~556_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[62][2]~544_combout\,
	datab => \inst4|inst6|ALT_INV_output[30][2]~548_combout\,
	datac => \inst4|inst6|ALT_INV_output[46][2]~552_combout\,
	datad => \inst4|inst6|ALT_INV_output[14][2]~556_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~121_combout\);

-- Location: LABCELL_X26_Y12_N6
\inst4|inst5|outputs[2]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~124_combout\ = ( \inst4|inst5|outputs[2]~123_combout\ & ( \inst4|inst5|outputs[2]~121_combout\ & ( ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~120_combout\))) # (\inst5|Mux22~combout\ & 
-- (\inst4|inst5|outputs[2]~122_combout\))) # (\inst5|Mux21~combout\) ) ) ) # ( !\inst4|inst5|outputs[2]~123_combout\ & ( \inst4|inst5|outputs[2]~121_combout\ & ( (!\inst5|Mux22~combout\ & (((\inst4|inst5|outputs[2]~120_combout\)) # (\inst5|Mux21~combout\))) 
-- # (\inst5|Mux22~combout\ & (!\inst5|Mux21~combout\ & (\inst4|inst5|outputs[2]~122_combout\))) ) ) ) # ( \inst4|inst5|outputs[2]~123_combout\ & ( !\inst4|inst5|outputs[2]~121_combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux21~combout\ & 
-- ((\inst4|inst5|outputs[2]~120_combout\)))) # (\inst5|Mux22~combout\ & (((\inst4|inst5|outputs[2]~122_combout\)) # (\inst5|Mux21~combout\))) ) ) ) # ( !\inst4|inst5|outputs[2]~123_combout\ & ( !\inst4|inst5|outputs[2]~121_combout\ & ( 
-- (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~120_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[2]~122_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[2]~122_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[2]~120_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[2]~123_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[2]~121_combout\,
	combout => \inst4|inst5|outputs[2]~124_combout\);

-- Location: LABCELL_X25_Y11_N24
\inst4|inst5|outputs[2]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~107_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[49][2]~720_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[17][2]~724_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[33][2]~728_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[1][2]~732_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[1][2]~732_combout\,
	datab => \inst4|inst6|ALT_INV_output[33][2]~728_combout\,
	datac => \inst4|inst6|ALT_INV_output[49][2]~720_combout\,
	datad => \inst4|inst6|ALT_INV_output[17][2]~724_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~107_combout\);

-- Location: LABCELL_X24_Y11_N57
\inst4|inst5|outputs[2]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~108_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[51][2]~704_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[19][2]~708_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[35][2]~712_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[3][2]~716_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[35][2]~712_combout\,
	datab => \inst4|inst6|ALT_INV_output[51][2]~704_combout\,
	datac => \inst4|inst6|ALT_INV_output[19][2]~708_combout\,
	datad => \inst4|inst6|ALT_INV_output[3][2]~716_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~108_combout\);

-- Location: LABCELL_X26_Y11_N54
\inst4|inst5|outputs[2]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~106_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[50][2]~736_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[18][2]~740_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[34][2]~744_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[2][2]~748_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[34][2]~744_combout\,
	datab => \inst4|inst6|ALT_INV_output[50][2]~736_combout\,
	datac => \inst4|inst6|ALT_INV_output[18][2]~740_combout\,
	datad => \inst4|inst6|ALT_INV_output[2][2]~748_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~106_combout\);

-- Location: LABCELL_X25_Y11_N48
\inst4|inst5|outputs[2]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~105_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[48][2]~752_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[16][2]~756_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[32][2]~760_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[0][2]~764_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[0][2]~764_combout\,
	datab => \inst4|inst6|ALT_INV_output[16][2]~756_combout\,
	datac => \inst4|inst6|ALT_INV_output[48][2]~752_combout\,
	datad => \inst4|inst6|ALT_INV_output[32][2]~760_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~105_combout\);

-- Location: LABCELL_X25_Y11_N6
\inst4|inst5|outputs[2]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~109_combout\ = ( \inst4|inst5|outputs[2]~106_combout\ & ( \inst4|inst5|outputs[2]~105_combout\ & ( (!\inst5|Mux22~combout\) # ((!\inst5|Mux21~combout\ & (\inst4|inst5|outputs[2]~107_combout\)) # (\inst5|Mux21~combout\ & 
-- ((\inst4|inst5|outputs[2]~108_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[2]~106_combout\ & ( \inst4|inst5|outputs[2]~105_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\) # ((\inst4|inst5|outputs[2]~107_combout\)))) # 
-- (\inst5|Mux21~combout\ & (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~108_combout\)))) ) ) ) # ( \inst4|inst5|outputs[2]~106_combout\ & ( !\inst4|inst5|outputs[2]~105_combout\ & ( (!\inst5|Mux21~combout\ & (\inst5|Mux22~combout\ & 
-- (\inst4|inst5|outputs[2]~107_combout\))) # (\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\) # ((\inst4|inst5|outputs[2]~108_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[2]~106_combout\ & ( !\inst4|inst5|outputs[2]~105_combout\ & ( (\inst5|Mux22~combout\ 
-- & ((!\inst5|Mux21~combout\ & (\inst4|inst5|outputs[2]~107_combout\)) # (\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[2]~108_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[2]~107_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[2]~108_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[2]~106_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[2]~105_combout\,
	combout => \inst4|inst5|outputs[2]~109_combout\);

-- Location: LABCELL_X24_Y11_N15
\inst4|inst5|outputs[2]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~116_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[39][2]~608_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[37][2]~612_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[38][2]~616_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[36][2]~620_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[36][2]~620_combout\,
	datab => \inst4|inst6|ALT_INV_output[37][2]~612_combout\,
	datac => \inst4|inst6|ALT_INV_output[38][2]~616_combout\,
	datad => \inst4|inst6|ALT_INV_output[39][2]~608_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[2]~116_combout\);

-- Location: LABCELL_X25_Y11_N30
\inst4|inst5|outputs[2]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~117_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[23][2]~592_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[21][2]~596_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[22][2]~600_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[20][2]~604_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[22][2]~600_combout\,
	datab => \inst4|inst6|ALT_INV_output[21][2]~596_combout\,
	datac => \inst4|inst6|ALT_INV_output[23][2]~592_combout\,
	datad => \inst4|inst6|ALT_INV_output[20][2]~604_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[2]~117_combout\);

-- Location: LABCELL_X25_Y11_N54
\inst4|inst5|outputs[2]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~118_combout\ = ( \inst4|inst6|output[54][2]~584_combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux21~combout\ & ((\inst4|inst6|output[53][2]~580_combout\))) # (\inst5|Mux21~combout\ & (\inst4|inst6|output[55][2]~576_combout\)) ) ) 
-- ) # ( !\inst4|inst6|output[54][2]~584_combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux21~combout\ & ((\inst4|inst6|output[53][2]~580_combout\))) # (\inst5|Mux21~combout\ & (\inst4|inst6|output[55][2]~576_combout\)) ) ) ) # ( 
-- \inst4|inst6|output[54][2]~584_combout\ & ( !\inst5|Mux22~combout\ & ( (\inst5|Mux21~combout\) # (\inst4|inst6|output[52][2]~588_combout\) ) ) ) # ( !\inst4|inst6|output[54][2]~584_combout\ & ( !\inst5|Mux22~combout\ & ( 
-- (\inst4|inst6|output[52][2]~588_combout\ & !\inst5|Mux21~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[52][2]~588_combout\,
	datab => \inst4|inst6|ALT_INV_output[55][2]~576_combout\,
	datac => \inst4|inst6|ALT_INV_output[53][2]~580_combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst4|inst6|ALT_INV_output[54][2]~584_combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[2]~118_combout\);

-- Location: LABCELL_X26_Y11_N24
\inst4|inst5|outputs[2]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~115_combout\ = ( \inst4|inst6|output[5][2]~628_combout\ & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & (\inst4|inst6|output[6][2]~632_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst6|output[7][2]~624_combout\))) ) ) ) 
-- # ( !\inst4|inst6|output[5][2]~628_combout\ & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & (\inst4|inst6|output[6][2]~632_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst6|output[7][2]~624_combout\))) ) ) ) # ( 
-- \inst4|inst6|output[5][2]~628_combout\ & ( !\inst5|Mux21~combout\ & ( (\inst5|Mux22~combout\) # (\inst4|inst6|output[4][2]~636_combout\) ) ) ) # ( !\inst4|inst6|output[5][2]~628_combout\ & ( !\inst5|Mux21~combout\ & ( 
-- (\inst4|inst6|output[4][2]~636_combout\ & !\inst5|Mux22~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[4][2]~636_combout\,
	datab => \inst4|inst6|ALT_INV_output[6][2]~632_combout\,
	datac => \inst4|inst6|ALT_INV_output[7][2]~624_combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst4|inst6|ALT_INV_output[5][2]~628_combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[2]~115_combout\);

-- Location: LABCELL_X25_Y11_N42
\inst4|inst5|outputs[2]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~119_combout\ = ( \inst4|inst5|outputs[2]~118_combout\ & ( \inst4|inst5|outputs[2]~115_combout\ & ( (!\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\) # (\inst4|inst5|outputs[2]~117_combout\)))) # (\inst5|Mux17~combout\ & 
-- (((\inst5|Mux18~combout\)) # (\inst4|inst5|outputs[2]~116_combout\))) ) ) ) # ( !\inst4|inst5|outputs[2]~118_combout\ & ( \inst4|inst5|outputs[2]~115_combout\ & ( (!\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\) # 
-- (\inst4|inst5|outputs[2]~117_combout\)))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[2]~116_combout\ & (!\inst5|Mux18~combout\))) ) ) ) # ( \inst4|inst5|outputs[2]~118_combout\ & ( !\inst4|inst5|outputs[2]~115_combout\ & ( (!\inst5|Mux17~combout\ & 
-- (((\inst5|Mux18~combout\ & \inst4|inst5|outputs[2]~117_combout\)))) # (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\)) # (\inst4|inst5|outputs[2]~116_combout\))) ) ) ) # ( !\inst4|inst5|outputs[2]~118_combout\ & ( !\inst4|inst5|outputs[2]~115_combout\ 
-- & ( (!\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\ & \inst4|inst5|outputs[2]~117_combout\)))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[2]~116_combout\ & (!\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[2]~116_combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[2]~117_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[2]~118_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[2]~115_combout\,
	combout => \inst4|inst5|outputs[2]~119_combout\);

-- Location: LABCELL_X25_Y11_N0
\inst4|inst5|outputs[2]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~125_combout\ = ( \inst4|inst5|outputs[2]~109_combout\ & ( \inst4|inst5|outputs[2]~119_combout\ & ( (!\inst5|Mux19~combout\) # ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[2]~114_combout\)) # (\inst5|Mux20~combout\ & 
-- ((\inst4|inst5|outputs[2]~124_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[2]~109_combout\ & ( \inst4|inst5|outputs[2]~119_combout\ & ( (!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[2]~114_combout\ & ((\inst5|Mux19~combout\)))) # (\inst5|Mux20~combout\ 
-- & (((!\inst5|Mux19~combout\) # (\inst4|inst5|outputs[2]~124_combout\)))) ) ) ) # ( \inst4|inst5|outputs[2]~109_combout\ & ( !\inst4|inst5|outputs[2]~119_combout\ & ( (!\inst5|Mux20~combout\ & (((!\inst5|Mux19~combout\)) # 
-- (\inst4|inst5|outputs[2]~114_combout\))) # (\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[2]~124_combout\ & \inst5|Mux19~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[2]~109_combout\ & ( !\inst4|inst5|outputs[2]~119_combout\ & ( (\inst5|Mux19~combout\ & 
-- ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[2]~114_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[2]~124_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[2]~114_combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[2]~124_combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[2]~109_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[2]~119_combout\,
	combout => \inst4|inst5|outputs[2]~125_combout\);

-- Location: LABCELL_X20_Y6_N39
\inst1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~17_sumout\ = SUM(( \inst4|inst5|outputs[3]~104_combout\ ) + ( \inst4|inst4|outputs[3]~104_combout\ ) + ( \inst1|Add0~22\ ))
-- \inst1|Add0~18\ = CARRY(( \inst4|inst5|outputs[3]~104_combout\ ) + ( \inst4|inst4|outputs[3]~104_combout\ ) + ( \inst1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[3]~104_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~104_combout\,
	cin => \inst1|Add0~22\,
	sumout => \inst1|Add0~17_sumout\,
	cout => \inst1|Add0~18\);

-- Location: LABCELL_X20_Y6_N3
\inst1|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux4~1_combout\ = ( \inst1|Add0~17_sumout\ & ( (!\inst5|Mux26~0_combout\ & (((\inst4|inst4|outputs[3]~104_combout\)) # (\inst5|Mux28~0_combout\))) # (\inst5|Mux26~0_combout\ & (!\inst4|inst4|outputs[3]~104_combout\ $ (((\inst5|Mux28~0_combout\ & 
-- !\inst4|inst5|outputs[3]~104_combout\))))) ) ) # ( !\inst1|Add0~17_sumout\ & ( (!\inst5|Mux26~0_combout\ & (!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[3]~104_combout\))) # (\inst5|Mux26~0_combout\ & (!\inst4|inst4|outputs[3]~104_combout\ $ 
-- (((\inst5|Mux28~0_combout\ & !\inst4|inst5|outputs[3]~104_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100101011000010010010101100001101011011110100110101101111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux26~0_combout\,
	datab => \inst5|ALT_INV_Mux28~0_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[3]~104_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~104_combout\,
	dataf => \inst1|ALT_INV_Add0~17_sumout\,
	combout => \inst1|Mux4~1_combout\);

-- Location: LABCELL_X29_Y6_N18
\inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2555~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2555~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2555~feeder_combout\);

-- Location: FF_X29_Y6_N19
\inst4|inst7|GEN_REG:1:REGX|Q[3]_NEW_REG2554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2555~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2555\);

-- Location: LABCELL_X29_Y6_N30
\inst4|inst6|output[1][3]~892\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][3]~892_combout\ = ( !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2557\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2555\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & 
-- !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2557\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2555\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & 
-- !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\))) ) ) # ( \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2557\ & 
-- (((\inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2553\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2557\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[3]_OTERM2553\ & 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[3]_OTERM2557\,
	datab => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM881\,
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[3]_OTERM2553\,
	datad => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM883\,
	datae => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM871\,
	dataf => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM879~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[3]_OTERM2555\,
	combout => \inst4|inst6|output[1][3]~892_combout\);

-- Location: FF_X21_Y9_N44
\inst4|inst7|GEN_REG:5:REGX|Q[3]_NEW_REG1866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1867\);

-- Location: FF_X21_Y9_N53
\inst4|inst7|GEN_REG:5:REGX|Q[3]_NEW_REG1862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1863\);

-- Location: LABCELL_X21_Y9_N0
\inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1865~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1865~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1865~feeder_combout\);

-- Location: FF_X21_Y9_N1
\inst4|inst7|GEN_REG:5:REGX|Q[3]_NEW_REG1864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1865~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1865\);

-- Location: LABCELL_X21_Y9_N42
\inst4|inst6|output[5][3]~884\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][3]~884_combout\ = ( !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1867\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1865\ & 
-- (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\)))) # (\inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1867\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1865\ & !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) ) # ( \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1867\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1863\ & 
-- (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\)))) # (\inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1867\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[3]_OTERM1863\ & !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM279\,
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[3]_OTERM1867\,
	datac => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[3]_OTERM1863\,
	datad => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM275\,
	datae => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM267\,
	dataf => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM277\,
	datag => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[3]_OTERM1865\,
	combout => \inst4|inst6|output[5][3]~884_combout\);

-- Location: LABCELL_X16_Y4_N27
\inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2385~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2385~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2385~feeder_combout\);

-- Location: FF_X16_Y4_N28
\inst4|inst7|GEN_REG:9:REGX|Q[3]_NEW_REG2384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2385~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2385\);

-- Location: FF_X16_Y4_N32
\inst4|inst7|GEN_REG:9:REGX|Q[3]_NEW_REG2388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2389\);

-- Location: FF_X16_Y4_N49
\inst4|inst7|GEN_REG:9:REGX|Q[3]_NEW_REG2386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2387\);

-- Location: LABCELL_X16_Y4_N30
\inst4|inst6|output[9][3]~888\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][3]~888_combout\ = ( !\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2389\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2387\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2389\ & (((!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2387\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) ) # ( \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2389\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2385\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2389\ & (((!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & \inst4|inst7|GEN_REG:9:REGX|Q[3]_OTERM2385\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM527\,
	datab => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM531\,
	datac => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[3]_OTERM2385\,
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[3]_OTERM2389\,
	datae => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM519\,
	dataf => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM529\,
	datag => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[3]_OTERM2387\,
	combout => \inst4|inst6|output[9][3]~888_combout\);

-- Location: FF_X19_Y10_N20
\inst4|inst7|GEN_REG:13:REGX|Q[3]_NEW_REG2072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2073\);

-- Location: FF_X19_Y10_N14
\inst4|inst7|GEN_REG:13:REGX|Q[3]_NEW_REG2076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2077\);

-- Location: LABCELL_X19_Y10_N57
\inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2075~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2075~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2075~feeder_combout\);

-- Location: FF_X19_Y10_N59
\inst4|inst7|GEN_REG:13:REGX|Q[3]_NEW_REG2074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2075~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2075\);

-- Location: LABCELL_X19_Y10_N12
\inst4|inst6|output[13][3]~880\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][3]~880_combout\ = ( !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2075\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2075\ & \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\))) # 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2077\))) ) ) # ( \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2073\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2073\ & \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\))) # 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[3]_OTERM2077\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM151\,
	datab => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM149\,
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[3]_OTERM2073\,
	datad => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM153\,
	datae => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM141\,
	dataf => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[3]_OTERM2077\,
	datag => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[3]_OTERM2075\,
	combout => \inst4|inst6|output[13][3]~880_combout\);

-- Location: LABCELL_X12_Y7_N12
\inst4|inst5|outputs[3]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~94_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[13][3]~880_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[5][3]~884_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[9][3]~888_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[1][3]~892_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[1][3]~892_combout\,
	datab => \inst4|inst6|ALT_INV_output[5][3]~884_combout\,
	datac => \inst4|inst6|ALT_INV_output[9][3]~888_combout\,
	datad => \inst4|inst6|ALT_INV_output[13][3]~880_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~94_combout\);

-- Location: FF_X25_Y9_N14
\inst4|inst7|GEN_REG:61:REGX|Q[3]_NEW_REG1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1115\);

-- Location: LABCELL_X25_Y9_N24
\inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1111~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1111~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1111~feeder_combout\);

-- Location: FF_X25_Y9_N26
\inst4|inst7|GEN_REG:61:REGX|Q[3]_NEW_REG1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1111~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1111\);

-- Location: FF_X24_Y9_N49
\inst4|inst7|GEN_REG:61:REGX|Q[3]_NEW_REG1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1113\);

-- Location: LABCELL_X25_Y9_N12
\inst4|inst6|output[61][3]~832\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][3]~832_combout\ = ( !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1115\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1113\ & 
-- (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1115\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1113\ & !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\))) # 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\))) ) ) # ( \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1115\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1111\ 
-- & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1115\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:61:REGX|Q[3]_OTERM1111\ & !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\))) 
-- # (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM41~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[3]_OTERM1115\,
	datac => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[3]_OTERM1111\,
	datad => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM37\,
	datae => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM29\,
	dataf => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM39\,
	datag => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[3]_OTERM1113\,
	combout => \inst4|inst6|output[61][3]~832_combout\);

-- Location: LABCELL_X21_Y1_N36
\inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1365~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1365~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1365~feeder_combout\);

-- Location: FF_X21_Y1_N37
\inst4|inst7|GEN_REG:53:REGX|Q[3]_NEW_REG1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1365~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1365\);

-- Location: FF_X21_Y1_N32
\inst4|inst7|GEN_REG:53:REGX|Q[3]_NEW_REG1368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1369\);

-- Location: LABCELL_X21_Y1_N54
\inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1367~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1367~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1367~feeder_combout\);

-- Location: FF_X21_Y1_N55
\inst4|inst7|GEN_REG:53:REGX|Q[3]_NEW_REG1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1367~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1367\);

-- Location: LABCELL_X21_Y1_N30
\inst4|inst6|output[53][3]~836\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][3]~836_combout\ = ( !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1367\ & 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\)))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1367\ & \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1369\))) ) ) # ( \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1365\ & 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\)))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1365\ & \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[3]_OTERM1369\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM109\,
	datab => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM107\,
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[3]_OTERM1365\,
	datad => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM111\,
	datae => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM99\,
	dataf => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[3]_OTERM1369\,
	datag => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[3]_OTERM1367\,
	combout => \inst4|inst6|output[53][3]~836_combout\);

-- Location: FF_X18_Y6_N56
\inst4|inst7|GEN_REG:57:REGX|Q[3]_NEW_REG1926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1927\);

-- Location: FF_X18_Y6_N38
\inst4|inst7|GEN_REG:57:REGX|Q[3]_NEW_REG1922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1923\);

-- Location: MLABCELL_X18_Y6_N45
\inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1925~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1925~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1925~feeder_combout\);

-- Location: FF_X18_Y6_N47
\inst4|inst7|GEN_REG:57:REGX|Q[3]_NEW_REG1924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1925~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1925\);

-- Location: MLABCELL_X18_Y6_N54
\inst4|inst6|output[57][3]~840\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][3]~840_combout\ = ( !\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1927\ & (((\inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1925\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & 
-- !\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\))))) # (\inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1927\ & (((\inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1925\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & !\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\))) ) ) # ( \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1927\ & (((\inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1923\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & 
-- !\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\))))) # (\inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1927\ & (((\inst4|inst7|GEN_REG:57:REGX|Q[3]_OTERM1923\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & !\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[3]_OTERM1927\,
	datab => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM291\,
	datac => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[3]_OTERM1923\,
	datad => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM293\,
	datae => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM281\,
	dataf => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM289\,
	datag => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[3]_OTERM1925\,
	combout => \inst4|inst6|output[57][3]~840_combout\);

-- Location: FF_X25_Y3_N44
\inst4|inst7|GEN_REG:49:REGX|Q[3]_NEW_REG2436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2437\);

-- Location: LABCELL_X25_Y3_N36
\inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2433~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2433~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2433~feeder_combout\);

-- Location: FF_X25_Y3_N38
\inst4|inst7|GEN_REG:49:REGX|Q[3]_NEW_REG2432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2433~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2433\);

-- Location: LABCELL_X25_Y3_N39
\inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2435~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2435~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2435~feeder_combout\);

-- Location: FF_X25_Y3_N40
\inst4|inst7|GEN_REG:49:REGX|Q[3]_NEW_REG2434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2435~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2435\);

-- Location: LABCELL_X25_Y3_N42
\inst4|inst6|output[49][3]~844\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][3]~844_combout\ = ( !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((\inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2435\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & 
-- !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\))))) # (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((\inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2435\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2437\))) ) ) # ( \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((\inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2433\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & 
-- !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\))))) # (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((\inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2433\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[3]_OTERM2437\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM543\,
	datab => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[3]_OTERM2437\,
	datac => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[3]_OTERM2433\,
	datad => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM545\,
	datae => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM533\,
	dataf => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM541\,
	datag => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[3]_OTERM2435\,
	combout => \inst4|inst6|output[49][3]~844_combout\);

-- Location: MLABCELL_X13_Y7_N27
\inst4|inst5|outputs[3]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~97_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[61][3]~832_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[53][3]~836_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[57][3]~840_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[49][3]~844_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[61][3]~832_combout\,
	datab => \inst4|inst6|ALT_INV_output[53][3]~836_combout\,
	datac => \inst4|inst6|ALT_INV_output[57][3]~840_combout\,
	datad => \inst4|inst6|ALT_INV_output[49][3]~844_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~97_combout\);

-- Location: FF_X19_Y3_N26
\inst4|inst7|GEN_REG:25:REGX|Q[3]_NEW_REG1694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1695\);

-- Location: LABCELL_X20_Y1_N15
\inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1699~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1699~feeder_combout\ = ( \inst5|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1699~feeder_combout\);

-- Location: FF_X20_Y1_N16
\inst4|inst7|GEN_REG:25:REGX|Q[3]_NEW_REG1698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1699~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1699\);

-- Location: LABCELL_X19_Y3_N27
\inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1697~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1697~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1697~feeder_combout\);

-- Location: FF_X19_Y3_N29
\inst4|inst7|GEN_REG:25:REGX|Q[3]_NEW_REG1696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1697~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1697\);

-- Location: LABCELL_X19_Y3_N54
\inst4|inst6|output[25][3]~856\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][3]~856_combout\ = ( !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (\inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1697\ & 
-- (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (\inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1697\ & !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\))) # 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1699\))) ) ) # ( \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1695\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (\inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1695\ & 
-- !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\))) # (\inst4|inst7|GEN_REG:25:REGX|Q[3]_OTERM1699\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM223\,
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM221\,
	datac => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[3]_OTERM1695\,
	datad => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM219\,
	datae => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM211~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[3]_OTERM1699\,
	datag => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[3]_OTERM1697\,
	combout => \inst4|inst6|output[25][3]~856_combout\);

-- Location: LABCELL_X19_Y1_N39
\inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1857~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1857~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1857~feeder_combout\);

-- Location: FF_X19_Y1_N41
\inst4|inst7|GEN_REG:17:REGX|Q[3]_NEW_REG1856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1857~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1857\);

-- Location: LABCELL_X24_Y10_N3
\inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1861~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1861~feeder_combout\ = ( \inst5|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1861~feeder_combout\);

-- Location: FF_X24_Y10_N4
\inst4|inst7|GEN_REG:17:REGX|Q[3]_NEW_REG1860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1861~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1861\);

-- Location: FF_X19_Y1_N49
\inst4|inst7|GEN_REG:17:REGX|Q[3]_NEW_REG1858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1859\);

-- Location: LABCELL_X19_Y1_N48
\inst4|inst6|output[17][3]~860\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][3]~860_combout\ = ( !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1859\ & 
-- (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\)))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1859\ & \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\))) 
-- # (\inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1861\))) ) ) # ( \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1857\ & (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\)))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1857\ & 
-- \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[3]_OTERM1861\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM457~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM459\,
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[3]_OTERM1857\,
	datad => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM461\,
	datae => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM449\,
	dataf => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[3]_OTERM1861\,
	datag => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[3]_OTERM1859\,
	combout => \inst4|inst6|output[17][3]~860_combout\);

-- Location: LABCELL_X21_Y10_N24
\inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1233~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1233~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1233~feeder_combout\);

-- Location: FF_X21_Y10_N26
\inst4|inst7|GEN_REG:21:REGX|Q[3]_NEW_REG1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1233~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1233\);

-- Location: FF_X18_Y10_N49
\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43~DUPLICATE_q\);

-- Location: FF_X21_Y10_N8
\inst4|inst7|GEN_REG:21:REGX|Q[3]_NEW_REG1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1237\);

-- Location: LABCELL_X21_Y10_N27
\inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1235~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1235~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1235~feeder_combout\);

-- Location: FF_X21_Y10_N29
\inst4|inst7|GEN_REG:21:REGX|Q[3]_NEW_REG1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1235~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1235\);

-- Location: LABCELL_X21_Y10_N6
\inst4|inst6|output[21][3]~852\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][3]~852_combout\ = ( !\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1235\)))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1235\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1237\))) ) ) # ( \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1233\)))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & \inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1233\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[3]_OTERM1237\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM51\,
	datab => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM55\,
	datac => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[3]_OTERM1233\,
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM53\,
	datae => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM43~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[3]_OTERM1237\,
	datag => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[3]_OTERM1235\,
	combout => \inst4|inst6|output[21][3]~852_combout\);

-- Location: LABCELL_X16_Y8_N24
\inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1375~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1375~feeder_combout\ = ( \inst5|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1375~feeder_combout\);

-- Location: FF_X16_Y8_N25
\inst4|inst7|GEN_REG:29:REGX|Q[3]_NEW_REG1374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1375~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1375\);

-- Location: LABCELL_X16_Y8_N33
\inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1371~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1371~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1371~feeder_combout\);

-- Location: FF_X16_Y8_N35
\inst4|inst7|GEN_REG:29:REGX|Q[3]_NEW_REG1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1371~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1371\);

-- Location: FF_X18_Y9_N29
\inst4|inst7|GEN_REG:29:REGX|Q[7]_NEW_REG10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst4|inst4|Equal0~46_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11\);

-- Location: LABCELL_X21_Y10_N36
\inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1373~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1373~feeder_combout\ = \inst1|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1373~feeder_combout\);

-- Location: FF_X21_Y10_N38
\inst4|inst7|GEN_REG:29:REGX|Q[3]_NEW_REG1372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1373~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1373\);

-- Location: LABCELL_X16_Y8_N6
\inst4|inst6|output[29][3]~848\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][3]~848_combout\ = ( !\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1375\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1373\ & 
-- ((\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\))))) # (\inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1375\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1373\ & \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11\))) ) ) # ( \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1375\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1371\ & 
-- ((\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\))))) # (\inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1375\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[3]_OTERM1371\ & \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM9\,
	datab => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[3]_OTERM1375\,
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[3]_OTERM1371\,
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM11\,
	datae => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM1\,
	dataf => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM13\,
	datag => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[3]_OTERM1373\,
	combout => \inst4|inst6|output[29][3]~848_combout\);

-- Location: LABCELL_X12_Y7_N6
\inst4|inst5|outputs[3]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~96_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[29][3]~848_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[21][3]~852_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[25][3]~856_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[17][3]~860_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[25][3]~856_combout\,
	datab => \inst4|inst6|ALT_INV_output[17][3]~860_combout\,
	datac => \inst4|inst6|ALT_INV_output[21][3]~852_combout\,
	datad => \inst4|inst6|ALT_INV_output[29][3]~848_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~96_combout\);

-- Location: FF_X23_Y13_N50
\inst4|inst7|GEN_REG:37:REGX|Q[3]_NEW_REG1704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1705\);

-- Location: MLABCELL_X23_Y13_N18
\inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1701~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1701~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1701~feeder_combout\);

-- Location: FF_X23_Y13_N20
\inst4|inst7|GEN_REG:37:REGX|Q[3]_NEW_REG1700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1701~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1701\);

-- Location: MLABCELL_X23_Y13_N21
\inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1703~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1703~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1703~feeder_combout\);

-- Location: FF_X23_Y13_N23
\inst4|inst7|GEN_REG:37:REGX|Q[3]_NEW_REG1702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1703~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1703\);

-- Location: MLABCELL_X23_Y13_N48
\inst4|inst6|output[37][3]~868\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][3]~868_combout\ = ( !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1705\ & (((\inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1703\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & 
-- !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))))) # (\inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1705\ & (((\inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1703\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\))) ) ) # ( \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1705\ & (((\inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1701\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & 
-- !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))))) # (\inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1705\ & (((\inst4|inst7|GEN_REG:37:REGX|Q[3]_OTERM1701\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[3]_OTERM1705\,
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM235\,
	datac => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[3]_OTERM1701\,
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM237\,
	datae => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM225\,
	dataf => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM233\,
	datag => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[3]_OTERM1703\,
	combout => \inst4|inst6|output[37][3]~868_combout\);

-- Location: FF_X16_Y5_N20
\inst4|inst7|GEN_REG:45:REGX|Q[3]_NEW_REG1932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1933\);

-- Location: FF_X17_Y9_N40
\inst4|inst7|GEN_REG:45:REGX|Q[3]_NEW_REG1928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1929\);

-- Location: FF_X16_Y5_N40
\inst4|inst7|GEN_REG:45:REGX|Q[3]_NEW_REG1930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1931\);

-- Location: LABCELL_X16_Y5_N18
\inst4|inst6|output[45][3]~864\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][3]~864_combout\ = ( !\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1933\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1931\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & 
-- \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))))) # (\inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1933\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1931\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) ) # ( \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1933\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1929\ & 
-- (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))))) # (\inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1933\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[3]_OTERM1929\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & 
-- \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))) # (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[3]_OTERM1933\,
	datab => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM95\,
	datac => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[3]_OTERM1929\,
	datad => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM93\,
	datae => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM85~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM97\,
	datag => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[3]_OTERM1931\,
	combout => \inst4|inst6|output[45][3]~864_combout\);

-- Location: FF_X25_Y6_N38
\inst4|inst7|GEN_REG:41:REGX|Q[3]_NEW_REG2250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2251\);

-- Location: FF_X25_Y6_N2
\inst4|inst7|GEN_REG:41:REGX|Q[3]_NEW_REG2246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2247\);

-- Location: FF_X25_Y6_N23
\inst4|inst7|GEN_REG:41:REGX|Q[7]_NEW_REG504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505\);

-- Location: FF_X25_Y6_N56
\inst4|inst7|GEN_REG:41:REGX|Q[3]_NEW_REG2248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2249\);

-- Location: LABCELL_X25_Y6_N36
\inst4|inst6|output[41][3]~872\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][3]~872_combout\ = ( !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2251\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2249\ & (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ & 
-- \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\))))) # (\inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2251\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2249\ & (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ & \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\))) # 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\))) ) ) # ( \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2251\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2247\ & 
-- (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ & \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\))))) # (\inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2251\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[3]_OTERM2247\ & (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\ & 
-- \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[3]_OTERM2251\,
	datab => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM515~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[3]_OTERM2247\,
	datad => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM513\,
	datae => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM505\,
	dataf => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM517\,
	datag => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[3]_OTERM2249\,
	combout => \inst4|inst6|output[41][3]~872_combout\);

-- Location: FF_X25_Y7_N11
\inst4|inst7|GEN_REG:33:REGX|Q[3]_NEW_REG2378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2379\);

-- Location: FF_X25_Y7_N32
\inst4|inst7|GEN_REG:33:REGX|Q[3]_NEW_REG2382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2383\);

-- Location: FF_X26_Y6_N19
\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\);

-- Location: FF_X25_Y7_N38
\inst4|inst7|GEN_REG:33:REGX|Q[3]_NEW_REG2380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2381\);

-- Location: LABCELL_X25_Y7_N30
\inst4|inst6|output[33][3]~876\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][3]~876_combout\ = ( !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2383\ & (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2381\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2383\ & (((!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & \inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2381\))) # 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\))) ) ) # ( \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2383\ & (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2379\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2383\ & (((!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & 
-- \inst4|inst7|GEN_REG:33:REGX|Q[3]_OTERM2379\))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM713\,
	datab => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM717\,
	datac => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[3]_OTERM2379\,
	datad => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[3]_OTERM2383\,
	datae => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM705\,
	dataf => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM715~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[3]_OTERM2381\,
	combout => \inst4|inst6|output[33][3]~876_combout\);

-- Location: MLABCELL_X13_Y8_N36
\inst4|inst5|outputs[3]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~95_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[45][3]~864_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[37][3]~868_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[41][3]~872_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[33][3]~876_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[37][3]~868_combout\,
	datab => \inst4|inst6|ALT_INV_output[45][3]~864_combout\,
	datac => \inst4|inst6|ALT_INV_output[41][3]~872_combout\,
	datad => \inst4|inst6|ALT_INV_output[33][3]~876_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~95_combout\);

-- Location: LABCELL_X12_Y7_N0
\inst4|inst5|outputs[3]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~98_combout\ = ( \inst4|inst5|outputs[3]~95_combout\ & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\) # (\inst4|inst5|outputs[3]~97_combout\) ) ) ) # ( !\inst4|inst5|outputs[3]~95_combout\ & ( \inst5|Mux17~combout\ & ( 
-- (\inst5|Mux18~combout\ & \inst4|inst5|outputs[3]~97_combout\) ) ) ) # ( \inst4|inst5|outputs[3]~95_combout\ & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[3]~94_combout\)) # (\inst5|Mux18~combout\ & 
-- ((\inst4|inst5|outputs[3]~96_combout\))) ) ) ) # ( !\inst4|inst5|outputs[3]~95_combout\ & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[3]~94_combout\)) # (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~96_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[3]~94_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[3]~97_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~96_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[3]~95_combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[3]~98_combout\);

-- Location: MLABCELL_X18_Y2_N0
\inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1599~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1599~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1599~feeder_combout\);

-- Location: FF_X18_Y2_N2
\inst4|inst7|GEN_REG:62:REGX|Q[3]_NEW_REG1598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1599~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1599\);

-- Location: FF_X18_Y2_N37
\inst4|inst7|GEN_REG:62:REGX|Q[3]_NEW_REG1602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1603\);

-- Location: MLABCELL_X18_Y2_N3
\inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1601~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1601~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1601~feeder_combout\);

-- Location: FF_X18_Y2_N5
\inst4|inst7|GEN_REG:62:REGX|Q[3]_NEW_REG1600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1601~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1601\);

-- Location: MLABCELL_X18_Y2_N36
\inst4|inst6|output[62][3]~896\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][3]~896_combout\ = ( !\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1601\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1601\))) # 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1603\))) ) ) # ( \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & 
-- (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & (\inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1599\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & 
-- \inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1599\))) # (\inst4|inst7|GEN_REG:62:REGX|Q[3]_OTERM1603\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM181\,
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM177\,
	datac => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[3]_OTERM1599\,
	datad => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM179\,
	datae => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM169~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[3]_OTERM1603\,
	datag => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[3]_OTERM1601\,
	combout => \inst4|inst6|output[62][3]~896_combout\);

-- Location: LABCELL_X29_Y5_N48
\inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2877~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2877~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2877~feeder_combout\);

-- Location: FF_X29_Y5_N50
\inst4|inst7|GEN_REG:50:REGX|Q[3]_NEW_REG2876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2877~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2877\);

-- Location: FF_X29_Y5_N44
\inst4|inst7|GEN_REG:50:REGX|Q[3]_NEW_REG2880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2881\);

-- Location: LABCELL_X29_Y5_N51
\inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2879~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2879~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2879~feeder_combout\);

-- Location: FF_X29_Y5_N52
\inst4|inst7|GEN_REG:50:REGX|Q[3]_NEW_REG2878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2879~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2879\);

-- Location: LABCELL_X29_Y5_N42
\inst4|inst6|output[50][3]~908\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][3]~908_combout\ = ( !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2879\ & 
-- (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555\)))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2879\ & !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555\))) # 
-- (\inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2881\))) ) ) # ( \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2877\ & 
-- (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555\)))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2877\ & !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555\))) # 
-- (\inst4|inst7|GEN_REG:50:REGX|Q[3]_OTERM2881\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM559\,
	datab => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM557\,
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[3]_OTERM2877\,
	datad => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM555\,
	datae => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM547\,
	dataf => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[3]_OTERM2881\,
	datag => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[3]_OTERM2879\,
	combout => \inst4|inst6|output[50][3]~908_combout\);

-- Location: FF_X20_Y2_N13
\inst4|inst7|GEN_REG:58:REGX|Q[3]_NEW_REG2442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2443\);

-- Location: LABCELL_X20_Y2_N9
\inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2439~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2439~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2439~feeder_combout\);

-- Location: FF_X20_Y2_N10
\inst4|inst7|GEN_REG:58:REGX|Q[3]_NEW_REG2438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2439~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2439\);

-- Location: FF_X21_Y2_N7
\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295~DUPLICATE_q\);

-- Location: FF_X20_Y2_N8
\inst4|inst7|GEN_REG:58:REGX|Q[3]_NEW_REG2440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2441\);

-- Location: LABCELL_X20_Y2_N12
\inst4|inst6|output[58][3]~904\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][3]~904_combout\ = ( !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2443\ & (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\ & (\inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2441\ & 
-- ((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2443\ & (((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\ & (\inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2441\ & \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\))) ) ) # ( \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2443\ & (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\ & 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2439\ & ((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2443\ & (((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\ & (\inst4|inst7|GEN_REG:58:REGX|Q[3]_OTERM2439\ & 
-- \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM303\,
	datab => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[3]_OTERM2443\,
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[3]_OTERM2439\,
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM305\,
	datae => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM295~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM307\,
	datag => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[3]_OTERM2441\,
	combout => \inst4|inst6|output[58][3]~904_combout\);

-- Location: FF_X14_Y5_N8
\inst4|inst7|GEN_REG:54:REGX|Q[3]_NEW_REG1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1939\);

-- Location: FF_X14_Y5_N2
\inst4|inst7|GEN_REG:54:REGX|Q[3]_NEW_REG1934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1935\);

-- Location: FF_X14_Y5_N31
\inst4|inst7|GEN_REG:54:REGX|Q[3]_NEW_REG1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1937\);

-- Location: LABCELL_X14_Y5_N6
\inst4|inst6|output[54][3]~900\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][3]~900_combout\ = ( !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1939\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1937\ & 
-- ((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1939\ & (((\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1937\ & !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\))) ) ) # ( \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1939\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1935\ & 
-- ((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1939\ & (((\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[3]_OTERM1935\ & !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM83\,
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[3]_OTERM1939\,
	datac => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[3]_OTERM1935\,
	datad => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM81\,
	datae => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM71\,
	dataf => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM79\,
	datag => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[3]_OTERM1937\,
	combout => \inst4|inst6|output[54][3]~900_combout\);

-- Location: LABCELL_X12_Y7_N21
\inst4|inst5|outputs[3]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~92_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[62][3]~896_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[54][3]~900_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[58][3]~904_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[50][3]~908_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[62][3]~896_combout\,
	datab => \inst4|inst6|ALT_INV_output[50][3]~908_combout\,
	datac => \inst4|inst6|ALT_INV_output[58][3]~904_combout\,
	datad => \inst4|inst6|ALT_INV_output[54][3]~900_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~92_combout\);

-- Location: LABCELL_X29_Y5_N54
\inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2805~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2805~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2805~feeder_combout\);

-- Location: FF_X29_Y5_N56
\inst4|inst7|GEN_REG:10:REGX|Q[3]_NEW_REG2804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2805~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2805\);

-- Location: FF_X29_Y5_N14
\inst4|inst7|GEN_REG:10:REGX|Q[3]_NEW_REG2808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2809\);

-- Location: LABCELL_X29_Y5_N57
\inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2807~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2807~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2807~feeder_combout\);

-- Location: FF_X29_Y5_N59
\inst4|inst7|GEN_REG:10:REGX|Q[3]_NEW_REG2806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2807~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2807\);

-- Location: LABCELL_X29_Y5_N12
\inst4|inst6|output[10][3]~952\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][3]~952_combout\ = ( !\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2807\ & 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\)))) # (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (((!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2807\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2809\))) ) ) # ( \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2805\ & 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\)))) # (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (((!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2805\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[3]_OTERM2809\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1037\,
	datab => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1035\,
	datac => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[3]_OTERM2805\,
	datad => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1039\,
	datae => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1027\,
	dataf => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[3]_OTERM2809\,
	datag => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[3]_OTERM2807\,
	combout => \inst4|inst6|output[10][3]~952_combout\);

-- Location: FF_X17_Y5_N44
\inst4|inst7|GEN_REG:14:REGX|Q[3]_NEW_REG2586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2587\);

-- Location: MLABCELL_X18_Y3_N18
\inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2583~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2583~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2583~feeder_combout\);

-- Location: FF_X18_Y3_N19
\inst4|inst7|GEN_REG:14:REGX|Q[3]_NEW_REG2582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2583~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2583\);

-- Location: FF_X17_Y5_N8
\inst4|inst7|GEN_REG:14:REGX|Q[7]_NEW_REG836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837\);

-- Location: LABCELL_X17_Y5_N9
\inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2585~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2585~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2585~feeder_combout\);

-- Location: FF_X17_Y5_N11
\inst4|inst7|GEN_REG:14:REGX|Q[3]_NEW_REG2584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2585~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2585\);

-- Location: LABCELL_X17_Y5_N42
\inst4|inst6|output[14][3]~944\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][3]~944_combout\ = ( !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2587\ & (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2585\ & 
-- (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2587\ & (((\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2585\ & !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837\))) # 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\))) ) ) # ( \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2587\ & (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2583\ & 
-- (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2587\ & (((\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[3]_OTERM2583\ & !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837\))) # 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM841\,
	datab => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[3]_OTERM2587\,
	datac => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[3]_OTERM2583\,
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM837\,
	datae => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM829\,
	dataf => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM839\,
	datag => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[3]_OTERM2585\,
	combout => \inst4|inst6|output[14][3]~944_combout\);

-- Location: FF_X16_Y8_N2
\inst4|inst7|GEN_REG:6:REGX|Q[3]_NEW_REG2460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2461\);

-- Location: LABCELL_X16_Y8_N21
\inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2457~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2457~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2457~feeder_combout\);

-- Location: FF_X16_Y8_N23
\inst4|inst7|GEN_REG:6:REGX|Q[3]_NEW_REG2456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2457~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2457\);

-- Location: LABCELL_X16_Y8_N45
\inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2459~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2459~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2459~feeder_combout\);

-- Location: FF_X16_Y8_N47
\inst4|inst7|GEN_REG:6:REGX|Q[3]_NEW_REG2458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2459~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2459\);

-- Location: LABCELL_X16_Y8_N0
\inst4|inst6|output[6][3]~948\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][3]~948_combout\ = ( !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2461\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & (\inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2459\ & 
-- (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2461\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & (\inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2459\ & 
-- !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\))) ) ) # ( \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2461\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ 
-- & (\inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2457\ & (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2461\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & (\inst4|inst7|GEN_REG:6:REGX|Q[3]_OTERM2457\ & 
-- !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[3]_OTERM2461\,
	datab => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM731\,
	datac => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[3]_OTERM2457\,
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM727~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM719\,
	dataf => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM729\,
	datag => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[3]_OTERM2459\,
	combout => \inst4|inst6|output[6][3]~948_combout\);

-- Location: FF_X13_Y4_N58
\inst4|inst7|GEN_REG:2:REGX|Q[3]_NEW_REG2942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2943\);

-- Location: FF_X13_Y4_N37
\inst4|inst7|GEN_REG:2:REGX|Q[3]_NEW_REG2946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2947\);

-- Location: FF_X13_Y4_N2
\inst4|inst7|GEN_REG:2:REGX|Q[3]_NEW_REG2944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2945\);

-- Location: MLABCELL_X13_Y4_N36
\inst4|inst6|output[2][3]~956\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][3]~956_combout\ = ( !\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ & (\inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2945\ & 
-- ((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\))))) # (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (((\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ & (\inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2945\ & !\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2947\))) ) ) # ( \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ & (\inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2943\ & 
-- ((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\))))) # (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (((\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ & (\inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2943\ & !\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[3]_OTERM2947\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1079\,
	datab => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1077\,
	datac => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[3]_OTERM2943\,
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[3]_OTERM2947\,
	datae => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1067\,
	dataf => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1075\,
	datag => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[3]_OTERM2945\,
	combout => \inst4|inst6|output[2][3]~956_combout\);

-- Location: LABCELL_X12_Y7_N30
\inst4|inst5|outputs[3]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~89_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[14][3]~944_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[6][3]~948_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[10][3]~952_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[2][3]~956_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[10][3]~952_combout\,
	datab => \inst4|inst6|ALT_INV_output[14][3]~944_combout\,
	datac => \inst4|inst6|ALT_INV_output[6][3]~948_combout\,
	datad => \inst4|inst6|ALT_INV_output[2][3]~956_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~89_combout\);

-- Location: FF_X24_Y4_N16
\inst4|inst7|GEN_REG:26:REGX|Q[3]_NEW_REG2256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2257\);

-- Location: FF_X24_Y4_N52
\inst4|inst7|GEN_REG:26:REGX|Q[3]_NEW_REG2252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2253\);

-- Location: FF_X23_Y4_N7
\inst4|inst7|GEN_REG:26:REGX|Q[3]_NEW_REG2254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2255\);

-- Location: MLABCELL_X23_Y4_N6
\inst4|inst6|output[26][3]~920\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][3]~920_combout\ = ( !\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2257\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2255\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & 
-- \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))))) # (\inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2257\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2255\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))) # 
-- (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\))) ) ) # ( \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2257\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2253\ & 
-- (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))))) # (\inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2257\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[3]_OTERM2253\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & 
-- \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[3]_OTERM2257\,
	datab => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM431\,
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[3]_OTERM2253\,
	datad => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM429\,
	datae => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM421~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM433\,
	datag => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[3]_OTERM2255\,
	combout => \inst4|inst6|output[26][3]~920_combout\);

-- Location: FF_X21_Y4_N32
\inst4|inst7|GEN_REG:22:REGX|Q[3]_NEW_REG1710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1711\);

-- Location: LABCELL_X21_Y4_N18
\inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1707~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1707~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1707~feeder_combout\);

-- Location: FF_X21_Y4_N20
\inst4|inst7|GEN_REG:22:REGX|Q[3]_NEW_REG1706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1707~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1707\);

-- Location: LABCELL_X21_Y4_N0
\inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1709~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1709~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1709~feeder_combout\);

-- Location: FF_X21_Y4_N2
\inst4|inst7|GEN_REG:22:REGX|Q[3]_NEW_REG1708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1709~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1709\);

-- Location: LABCELL_X21_Y4_N30
\inst4|inst6|output[22][3]~916\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][3]~916_combout\ = ( !\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1711\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1709\ & 
-- ((\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))))) # (\inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1711\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1709\ & \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\))) ) ) # ( \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1711\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1707\ & 
-- ((\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))))) # (\inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1711\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[3]_OTERM1707\ & \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM205\,
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[3]_OTERM1711\,
	datac => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[3]_OTERM1707\,
	datad => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM207\,
	datae => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM197\,
	dataf => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM209\,
	datag => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[3]_OTERM1709\,
	combout => \inst4|inst6|output[22][3]~916_combout\);

-- Location: LABCELL_X14_Y11_N0
\inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1941~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1941~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1941~feeder_combout\);

-- Location: FF_X14_Y11_N2
\inst4|inst7|GEN_REG:30:REGX|Q[3]_NEW_REG1940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1941~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1941\);

-- Location: FF_X14_Y11_N49
\inst4|inst7|GEN_REG:30:REGX|Q[3]_NEW_REG1944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1945\);

-- Location: LABCELL_X14_Y11_N3
\inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1943~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1943~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1943~feeder_combout\);

-- Location: FF_X14_Y11_N5
\inst4|inst7|GEN_REG:30:REGX|Q[3]_NEW_REG1942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1943~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1943\);

-- Location: LABCELL_X14_Y11_N48
\inst4|inst6|output[30][3]~912\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][3]~912_combout\ = ( !\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1945\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1943\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1945\ & (((\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1943\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) ) # ( \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1945\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1941\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1945\ & (((\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & \inst4|inst7|GEN_REG:30:REGX|Q[3]_OTERM1941\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM321\,
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM317\,
	datac => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[3]_OTERM1941\,
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[3]_OTERM1945\,
	datae => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM309\,
	dataf => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM319\,
	datag => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[3]_OTERM1943\,
	combout => \inst4|inst6|output[30][3]~912_combout\);

-- Location: LABCELL_X24_Y12_N18
\inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2445~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2445~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2445~feeder_combout\);

-- Location: FF_X24_Y12_N20
\inst4|inst7|GEN_REG:18:REGX|Q[3]_NEW_REG2444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2445~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2445\);

-- Location: FF_X24_Y12_N8
\inst4|inst7|GEN_REG:18:REGX|Q[3]_NEW_REG2448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2449\);

-- Location: MLABCELL_X23_Y9_N12
\inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2447~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2447~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2447~feeder_combout\);

-- Location: FF_X23_Y9_N14
\inst4|inst7|GEN_REG:18:REGX|Q[3]_NEW_REG2446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2447~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2447\);

-- Location: LABCELL_X24_Y12_N6
\inst4|inst6|output[18][3]~924\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][3]~924_combout\ = ( !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2447\ & 
-- ((!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))))) # (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2447\ & !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2449\))) ) ) # ( \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2445\ & 
-- ((!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))))) # (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2445\ & !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[3]_OTERM2449\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM475\,
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM473\,
	datac => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[3]_OTERM2445\,
	datad => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[3]_OTERM2449\,
	datae => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM463\,
	dataf => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM471\,
	datag => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[3]_OTERM2447\,
	combout => \inst4|inst6|output[18][3]~924_combout\);

-- Location: LABCELL_X12_Y7_N36
\inst4|inst5|outputs[3]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~91_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[30][3]~912_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[22][3]~916_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[26][3]~920_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[18][3]~924_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[26][3]~920_combout\,
	datab => \inst4|inst6|ALT_INV_output[22][3]~916_combout\,
	datac => \inst4|inst6|ALT_INV_output[30][3]~912_combout\,
	datad => \inst4|inst6|ALT_INV_output[18][3]~924_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~91_combout\);

-- Location: LABCELL_X17_Y6_N57
\inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2799~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2799~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2799~feeder_combout\);

-- Location: FF_X17_Y6_N58
\inst4|inst7|GEN_REG:34:REGX|Q[3]_NEW_REG2798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2799~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2799\);

-- Location: FF_X16_Y2_N8
\inst4|inst7|GEN_REG:34:REGX|Q[3]_NEW_REG2802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2803\);

-- Location: LABCELL_X16_Y2_N45
\inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2801~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2801~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2801~feeder_combout\);

-- Location: FF_X16_Y2_N47
\inst4|inst7|GEN_REG:34:REGX|Q[3]_NEW_REG2800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2801~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2801\);

-- Location: LABCELL_X16_Y2_N6
\inst4|inst6|output[34][3]~940\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][3]~940_combout\ = ( !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2803\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ & 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2801\)))) # (\inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2803\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ & \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2801\))) # 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\))) ) ) # ( \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2803\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & 
-- (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ & (\inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2799\)))) # (\inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2803\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ & 
-- \inst4|inst7|GEN_REG:34:REGX|Q[3]_OTERM2799\))) # (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM813\,
	datab => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM809\,
	datac => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[3]_OTERM2799\,
	datad => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[3]_OTERM2803\,
	datae => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM801\,
	dataf => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM811~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[3]_OTERM2801\,
	combout => \inst4|inst6|output[34][3]~940_combout\);

-- Location: FF_X17_Y5_N25
\inst4|inst7|GEN_REG:38:REGX|Q[3]_NEW_REG2262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2263\);

-- Location: FF_X17_Y5_N5
\inst4|inst7|GEN_REG:38:REGX|Q[3]_NEW_REG2258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2259\);

-- Location: LABCELL_X17_Y5_N57
\inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2261~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2261~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2261~feeder_combout\);

-- Location: FF_X17_Y5_N59
\inst4|inst7|GEN_REG:38:REGX|Q[3]_NEW_REG2260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2261~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2261\);

-- Location: LABCELL_X17_Y5_N24
\inst4|inst6|output[38][3]~932\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][3]~932_combout\ = ( !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2263\ & (!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\ & (\inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2261\ & 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2263\ & (((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\ & (\inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2261\ & 
-- \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) ) # ( \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2263\ & 
-- (!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\ & (\inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2259\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2263\ & (((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\ 
-- & (\inst4|inst7|GEN_REG:38:REGX|Q[3]_OTERM2259\ & \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM485\,
	datab => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[3]_OTERM2263\,
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[3]_OTERM2259\,
	datad => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM489~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM477\,
	dataf => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM487\,
	datag => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[3]_OTERM2261\,
	combout => \inst4|inst6|output[38][3]~932_combout\);

-- Location: LABCELL_X21_Y3_N48
\inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2455~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2455~feeder_combout\ = \inst5|Mux5~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2455~feeder_combout\);

-- Location: FF_X21_Y3_N50
\inst4|inst7|GEN_REG:46:REGX|Q[3]_NEW_REG2454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2455~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2455\);

-- Location: LABCELL_X20_Y3_N51
\inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2451~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2451~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2451~feeder_combout\);

-- Location: FF_X20_Y3_N52
\inst4|inst7|GEN_REG:46:REGX|Q[3]_NEW_REG2450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2451~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2451\);

-- Location: LABCELL_X21_Y3_N54
\inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2453~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2453~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2453~feeder_combout\);

-- Location: FF_X21_Y3_N56
\inst4|inst7|GEN_REG:46:REGX|Q[3]_NEW_REG2452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2453~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2453\);

-- Location: LABCELL_X21_Y3_N30
\inst4|inst6|output[46][3]~928\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][3]~928_combout\ = ( !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2455\ & (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2453\ & 
-- ((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\))))) # (\inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2455\ & (((!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2453\ & 
-- \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\))) ) ) # ( \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2455\ & 
-- (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2451\ & ((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\))))) # (\inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2455\ & 
-- (((!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:46:REGX|Q[3]_OTERM2451\ & \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[3]_OTERM2455\,
	datab => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM569~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[3]_OTERM2451\,
	datad => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM571\,
	datae => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM561\,
	dataf => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM573\,
	datag => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[3]_OTERM2453\,
	combout => \inst4|inst6|output[46][3]~928_combout\);

-- Location: MLABCELL_X13_Y11_N54
\inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2727~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2727~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2727~feeder_combout\);

-- Location: FF_X13_Y11_N56
\inst4|inst7|GEN_REG:42:REGX|Q[3]_NEW_REG2726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2727~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2727\);

-- Location: FF_X13_Y11_N23
\inst4|inst7|GEN_REG:42:REGX|Q[7]_NEW_REG690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691\);

-- Location: FF_X13_Y11_N26
\inst4|inst7|GEN_REG:42:REGX|Q[3]_NEW_REG2730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2731\);

-- Location: MLABCELL_X13_Y11_N36
\inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2729~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2729~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2729~feeder_combout\);

-- Location: FF_X13_Y11_N38
\inst4|inst7|GEN_REG:42:REGX|Q[3]_NEW_REG2728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2729~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2729\);

-- Location: MLABCELL_X13_Y11_N24
\inst4|inst6|output[42][3]~936\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][3]~936_combout\ = ( !\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2729\ & 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\)))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2729\ & \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))) # 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2731\))) ) ) # ( \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2727\ & 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\)))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2727\ & \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))) # 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[3]_OTERM2731\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM699\,
	datab => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM701\,
	datac => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[3]_OTERM2727\,
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM703\,
	datae => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM691\,
	dataf => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[3]_OTERM2731\,
	datag => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[3]_OTERM2729\,
	combout => \inst4|inst6|output[42][3]~936_combout\);

-- Location: MLABCELL_X13_Y8_N42
\inst4|inst5|outputs[3]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~90_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[46][3]~928_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[38][3]~932_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[42][3]~936_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[34][3]~940_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[34][3]~940_combout\,
	datab => \inst4|inst6|ALT_INV_output[38][3]~932_combout\,
	datac => \inst4|inst6|ALT_INV_output[46][3]~928_combout\,
	datad => \inst4|inst6|ALT_INV_output[42][3]~936_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~90_combout\);

-- Location: LABCELL_X12_Y7_N42
\inst4|inst5|outputs[3]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~93_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst5|outputs[3]~92_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst5|outputs[3]~91_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst5|outputs[3]~90_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst5|outputs[3]~89_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[3]~92_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[3]~89_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[3]~91_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~90_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[3]~93_combout\);

-- Location: LABCELL_X19_Y6_N18
\inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2079~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2079~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2079~feeder_combout\);

-- Location: FF_X19_Y6_N20
\inst4|inst7|GEN_REG:52:REGX|Q[3]_NEW_REG2078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2079~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2079\);

-- Location: FF_X19_Y6_N14
\inst4|inst7|GEN_REG:52:REGX|Q[3]_NEW_REG2082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2083\);

-- Location: FF_X19_Y6_N5
\inst4|inst7|GEN_REG:52:REGX|Q[3]_NEW_REG2080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2081\);

-- Location: LABCELL_X19_Y6_N12
\inst4|inst6|output[52][3]~964\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][3]~964_combout\ = ( !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ & (\inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2081\ & 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\)))) # (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (((!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ & (\inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2081\ & \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2083\))) ) ) # ( \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ & (\inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2079\ & 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\)))) # (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (((!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ & (\inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2079\ & \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[3]_OTERM2083\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM135\,
	datab => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM137\,
	datac => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[3]_OTERM2079\,
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM139\,
	datae => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM127\,
	dataf => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[3]_OTERM2083\,
	datag => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[3]_OTERM2081\,
	combout => \inst4|inst6|output[52][3]~964_combout\);

-- Location: MLABCELL_X18_Y14_N42
\inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1749~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1749~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1749~feeder_combout\);

-- Location: FF_X18_Y14_N43
\inst4|inst7|GEN_REG:60:REGX|Q[3]_NEW_REG1748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1749~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1749\);

-- Location: FF_X21_Y14_N55
\inst4|inst7|GEN_REG:60:REGX|Q[3]_NEW_REG1752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1753\);

-- Location: FF_X21_Y14_N43
\inst4|inst7|GEN_REG:60:REGX|Q[3]_NEW_REG1750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1751\);

-- Location: LABCELL_X21_Y14_N54
\inst4|inst6|output[60][3]~960\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][3]~960_combout\ = ( !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1751\ & 
-- ((!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1751\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1753\))) ) ) # ( \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1749\ & 
-- ((!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1749\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[3]_OTERM1753\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM249\,
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM251\,
	datac => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[3]_OTERM1749\,
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[3]_OTERM1753\,
	datae => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM239\,
	dataf => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM247\,
	datag => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[3]_OTERM1751\,
	combout => \inst4|inst6|output[60][3]~960_combout\);

-- Location: FF_X18_Y11_N55
\inst4|inst7|GEN_REG:48:REGX|Q[3]_NEW_REG2994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2995\);

-- Location: FF_X18_Y11_N38
\inst4|inst7|GEN_REG:48:REGX|Q[3]_NEW_REG2990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2991\);

-- Location: FF_X18_Y11_N40
\inst4|inst7|GEN_REG:48:REGX|Q[3]_NEW_REG2992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2993\);

-- Location: MLABCELL_X18_Y11_N54
\inst4|inst6|output[48][3]~972\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][3]~972_combout\ = ( !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2995\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2993\ & 
-- ((!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\))))) # (\inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2995\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2993\ & !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\))) ) ) # ( \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2995\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2991\ & 
-- ((!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\))))) # (\inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2995\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[3]_OTERM2991\ & !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM615\,
	datab => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[3]_OTERM2995\,
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[3]_OTERM2991\,
	datad => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM613\,
	datae => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM603\,
	dataf => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM611\,
	datag => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[3]_OTERM2993\,
	combout => \inst4|inst6|output[48][3]~972_combout\);

-- Location: MLABCELL_X18_Y9_N21
\inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2589~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2589~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2589~feeder_combout\);

-- Location: FF_X18_Y9_N23
\inst4|inst7|GEN_REG:56:REGX|Q[3]_NEW_REG2588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2589~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2589\);

-- Location: FF_X18_Y9_N53
\inst4|inst7|GEN_REG:56:REGX|Q[3]_NEW_REG2592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2593\);

-- Location: FF_X18_Y8_N22
\inst4|inst7|GEN_REG:56:REGX|Q[7]_NEW_REG364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365\);

-- Location: MLABCELL_X18_Y9_N39
\inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2591~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2591~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2591~feeder_combout\);

-- Location: FF_X18_Y9_N41
\inst4|inst7|GEN_REG:56:REGX|Q[3]_NEW_REG2590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2591~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2591\);

-- Location: MLABCELL_X18_Y9_N51
\inst4|inst6|output[56][3]~968\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][3]~968_combout\ = ( !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2591\ & 
-- ((\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\))))) # (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2591\ & \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2593\))) ) ) # ( \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2589\ & 
-- ((\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\))))) # (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2589\ & \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[3]_OTERM2593\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM373\,
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM375\,
	datac => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[3]_OTERM2589\,
	datad => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[3]_OTERM2593\,
	datae => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM365\,
	dataf => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM377\,
	datag => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[3]_OTERM2591\,
	combout => \inst4|inst6|output[56][3]~968_combout\);

-- Location: LABCELL_X12_Y7_N24
\inst4|inst5|outputs[3]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~87_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[60][3]~960_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[52][3]~964_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[56][3]~968_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[48][3]~972_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[52][3]~964_combout\,
	datab => \inst4|inst6|ALT_INV_output[60][3]~960_combout\,
	datac => \inst4|inst6|ALT_INV_output[48][3]~972_combout\,
	datad => \inst4|inst6|ALT_INV_output[56][3]~968_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~87_combout\);

-- Location: FF_X17_Y7_N49
\inst4|inst7|GEN_REG:36:REGX|Q[3]_NEW_REG2742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2743\);

-- Location: FF_X17_Y7_N41
\inst4|inst7|GEN_REG:36:REGX|Q[3]_NEW_REG2738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2739\);

-- Location: LABCELL_X17_Y7_N54
\inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2741~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2741~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2741~feeder_combout\);

-- Location: FF_X17_Y7_N56
\inst4|inst7|GEN_REG:36:REGX|Q[3]_NEW_REG2740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2741~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2741\);

-- Location: LABCELL_X17_Y7_N48
\inst4|inst6|output[36][3]~996\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][3]~996_combout\ = ( !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2743\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (\inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2741\ & 
-- (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2743\ & (((\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (\inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2741\ & !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) ) # ( \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2743\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (\inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2739\ & 
-- (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2743\ & (((\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (\inst4|inst7|GEN_REG:36:REGX|Q[3]_OTERM2739\ & !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM503\,
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[3]_OTERM2743\,
	datac => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[3]_OTERM2739\,
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM499\,
	datae => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM491\,
	dataf => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM501\,
	datag => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[3]_OTERM2741\,
	combout => \inst4|inst6|output[36][3]~996_combout\);

-- Location: FF_X13_Y10_N50
\inst4|inst7|GEN_REG:40:REGX|Q[3]_NEW_REG3066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3067\);

-- Location: MLABCELL_X13_Y10_N36
\inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3063~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3063~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3063~feeder_combout\);

-- Location: FF_X13_Y10_N38
\inst4|inst7|GEN_REG:40:REGX|Q[3]_NEW_REG3062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3063~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3063\);

-- Location: MLABCELL_X13_Y10_N39
\inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3065~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3065~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3065~feeder_combout\);

-- Location: FF_X13_Y10_N40
\inst4|inst7|GEN_REG:40:REGX|Q[3]_NEW_REG3064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3065~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3065\);

-- Location: MLABCELL_X13_Y10_N48
\inst4|inst6|output[40][3]~1000\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][3]~1000_combout\ = ( !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3067\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (\inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3065\ & 
-- ((!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\))))) # (\inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3067\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (\inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3065\ & !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\))) ) ) # ( \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3067\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (\inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3063\ & 
-- ((!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\))))) # (\inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3067\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (\inst4|inst7|GEN_REG:40:REGX|Q[3]_OTERM3063\ & !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[3]_OTERM3067\,
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM799\,
	datac => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[3]_OTERM3063\,
	datad => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM797\,
	datae => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM787\,
	dataf => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM795\,
	datag => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[3]_OTERM3065\,
	combout => \inst4|inst6|output[40][3]~1000_combout\);

-- Location: FF_X18_Y4_N47
\inst4|inst7|GEN_REG:44:REGX|Q[3]_NEW_REG2882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2883\);

-- Location: FF_X18_Y4_N8
\inst4|inst7|GEN_REG:44:REGX|Q[3]_NEW_REG2886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2887\);

-- Location: MLABCELL_X18_Y4_N30
\inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2885~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2885~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2885~feeder_combout\);

-- Location: FF_X18_Y4_N32
\inst4|inst7|GEN_REG:44:REGX|Q[3]_NEW_REG2884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2885~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2885\);

-- Location: MLABCELL_X18_Y4_N6
\inst4|inst6|output[44][3]~992\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][3]~992_combout\ = ( !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2885\ & 
-- ((!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))))) # (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2885\ & !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2887\))) ) ) # ( \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2883\ & 
-- ((!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))))) # (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2883\ & !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[3]_OTERM2887\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM661\,
	datab => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM659\,
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[3]_OTERM2883\,
	datad => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[3]_OTERM2887\,
	datae => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM649\,
	dataf => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM657\,
	datag => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[3]_OTERM2885\,
	combout => \inst4|inst6|output[44][3]~992_combout\);

-- Location: LABCELL_X10_Y7_N0
\inst4|inst5|outputs[3]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~85_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[44][3]~992_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[36][3]~996_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[40][3]~1000_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[32][3]~1004_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[32][3]~1004_combout\,
	datab => \inst4|inst6|ALT_INV_output[36][3]~996_combout\,
	datac => \inst4|inst6|ALT_INV_output[40][3]~1000_combout\,
	datad => \inst4|inst6|ALT_INV_output[44][3]~992_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~85_combout\);

-- Location: MLABCELL_X18_Y12_N21
\inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3093~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3093~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3093~feeder_combout\);

-- Location: FF_X18_Y12_N23
\inst4|inst7|GEN_REG:8:REGX|Q[3]_NEW_REG3092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3093~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3093\);

-- Location: FF_X18_Y12_N8
\inst4|inst7|GEN_REG:8:REGX|Q[3]_NEW_REG3096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3097\);

-- Location: MLABCELL_X18_Y12_N51
\inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3095~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3095~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3095~feeder_combout\);

-- Location: FF_X18_Y12_N52
\inst4|inst7|GEN_REG:8:REGX|Q[3]_NEW_REG3094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3095~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3095\);

-- Location: MLABCELL_X18_Y12_N6
\inst4|inst6|output[8][3]~1016\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][3]~1016_combout\ = ( !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & (\inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3095\ & 
-- (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (((\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & (\inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3095\ & 
-- !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3097\))) ) ) # ( \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & (\inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3093\ & (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (((\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3093\ & !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:8:REGX|Q[3]_OTERM3097\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1063\,
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1065\,
	datac => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[3]_OTERM3093\,
	datad => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1061~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1053\,
	dataf => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[3]_OTERM3097\,
	datag => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[3]_OTERM3095\,
	combout => \inst4|inst6|output[8][3]~1016_combout\);

-- Location: FF_X23_Y5_N31
\inst4|inst7|GEN_REG:0:REGX|Q[3]_NEW_REG3156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3157\);

-- Location: FF_X19_Y7_N17
\inst4|inst7|GEN_REG:0:REGX|Q[3]_NEW_REG3152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3153\);

-- Location: FF_X20_Y6_N5
\inst4|inst7|GEN_REG:0:REGX|Q[3]_NEW_REG3154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst1|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3155\);

-- Location: MLABCELL_X23_Y5_N12
\inst4|inst6|output[0][3]~1020\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][3]~1020_combout\ = ( !\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3157\ & (((\inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3155\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & 
-- \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\))))) # (\inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3157\ & (((\inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3155\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) ) # ( \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3157\ & (((\inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3153\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & 
-- \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\))))) # (\inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3157\ & (((\inst4|inst7|GEN_REG:0:REGX|Q[3]_OTERM3153\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[3]_OTERM3157\,
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1219\,
	datac => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[3]_OTERM3153\,
	datad => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1225\,
	datae => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1213\,
	dataf => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1223\,
	datag => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[3]_OTERM3155\,
	combout => \inst4|inst6|output[0][3]~1020_combout\);

-- Location: FF_X12_Y6_N19
\inst4|inst7|GEN_REG:4:REGX|Q[3]_NEW_REG2820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2821\);

-- Location: LABCELL_X10_Y6_N48
\inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2817~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2817~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2817~feeder_combout\);

-- Location: FF_X10_Y6_N49
\inst4|inst7|GEN_REG:4:REGX|Q[3]_NEW_REG2816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2817~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2817\);

-- Location: LABCELL_X10_Y6_N57
\inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2819~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2819~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2819~feeder_combout\);

-- Location: FF_X10_Y6_N58
\inst4|inst7|GEN_REG:4:REGX|Q[3]_NEW_REG2818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2819~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2819\);

-- Location: LABCELL_X12_Y6_N18
\inst4|inst6|output[4][3]~1012\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][3]~1012_combout\ = ( !\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2821\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2819\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2821\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2819\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) ) # ( \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2821\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2817\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2821\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[3]_OTERM2817\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM851\,
	datab => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[3]_OTERM2821\,
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[3]_OTERM2817\,
	datad => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM855\,
	datae => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM843\,
	dataf => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM853\,
	datag => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[3]_OTERM2819\,
	combout => \inst4|inst6|output[4][3]~1012_combout\);

-- Location: FF_X17_Y2_N50
\inst4|inst7|GEN_REG:12:REGX|Q[3]_NEW_REG2996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM2997\);

-- Location: FF_X17_Y2_N14
\inst4|inst7|GEN_REG:12:REGX|Q[3]_NEW_REG3000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM3001\);

-- Location: FF_X17_Y2_N52
\inst4|inst7|GEN_REG:12:REGX|Q[3]_NEW_REG2998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM2999\);

-- Location: LABCELL_X17_Y2_N12
\inst4|inst6|output[12][3]~1008\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][3]~1008_combout\ = ( !\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM3001\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM2999\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM3001\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ & \inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM2999\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\))) ) ) # ( \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM3001\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM2997\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM3001\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ & \inst4|inst7|GEN_REG:12:REGX|Q[3]_OTERM2997\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM905\,
	datab => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM909\,
	datac => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[3]_OTERM2997\,
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[3]_OTERM3001\,
	datae => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM897\,
	dataf => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM907\,
	datag => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[3]_OTERM2999\,
	combout => \inst4|inst6|output[12][3]~1008_combout\);

-- Location: MLABCELL_X13_Y9_N21
\inst4|inst5|outputs[3]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~84_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[12][3]~1008_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[4][3]~1012_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[8][3]~1016_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[0][3]~1020_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[8][3]~1016_combout\,
	datab => \inst4|inst6|ALT_INV_output[0][3]~1020_combout\,
	datac => \inst4|inst6|ALT_INV_output[4][3]~1012_combout\,
	datad => \inst4|inst6|ALT_INV_output[12][3]~1008_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~84_combout\);

-- Location: LABCELL_X19_Y2_N3
\inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2463~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2463~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2463~feeder_combout\);

-- Location: FF_X19_Y2_N5
\inst4|inst7|GEN_REG:28:REGX|Q[3]_NEW_REG2462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2463~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2463\);

-- Location: FF_X19_Y2_N20
\inst4|inst7|GEN_REG:28:REGX|Q[3]_NEW_REG2466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2467\);

-- Location: LABCELL_X19_Y2_N0
\inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2465~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2465~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2465~feeder_combout\);

-- Location: FF_X19_Y2_N2
\inst4|inst7|GEN_REG:28:REGX|Q[3]_NEW_REG2464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2465~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2465\);

-- Location: LABCELL_X19_Y2_N18
\inst4|inst6|output[28][3]~976\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][3]~976_combout\ = ( !\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ & (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2465\ & 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ & (((!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2465\ & \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2467\))) ) ) # ( \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ & (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2463\ & 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ & (((!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2463\ & \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[3]_OTERM2467\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM387\,
	datab => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM389\,
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[3]_OTERM2463\,
	datad => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM391\,
	datae => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM379\,
	dataf => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[3]_OTERM2467\,
	datag => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[3]_OTERM2465\,
	combout => \inst4|inst6|output[28][3]~976_combout\);

-- Location: FF_X24_Y6_N20
\inst4|inst7|GEN_REG:20:REGX|Q[3]_NEW_REG2264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2265\);

-- Location: FF_X24_Y6_N32
\inst4|inst7|GEN_REG:20:REGX|Q[3]_NEW_REG2268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2269\);

-- Location: FF_X24_Y6_N40
\inst4|inst7|GEN_REG:20:REGX|Q[3]_NEW_REG2266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2267\);

-- Location: LABCELL_X24_Y6_N30
\inst4|inst6|output[20][3]~980\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][3]~980_combout\ = ( !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & (\inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2267\ & 
-- (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\)))) # (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (((\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & (\inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2267\ & !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2269\))) ) ) # ( \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & (\inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2265\ & 
-- (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\)))) # (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (((\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & (\inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2265\ & !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[3]_OTERM2269\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM265\,
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM263\,
	datac => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[3]_OTERM2265\,
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM261\,
	datae => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM253\,
	dataf => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[3]_OTERM2269\,
	datag => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[3]_OTERM2267\,
	combout => \inst4|inst6|output[20][3]~980_combout\);

-- Location: LABCELL_X26_Y11_N33
\inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2733~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2733~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2733~feeder_combout\);

-- Location: FF_X26_Y11_N35
\inst4|inst7|GEN_REG:24:REGX|Q[3]_NEW_REG2732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2733~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2733\);

-- Location: FF_X26_Y11_N44
\inst4|inst7|GEN_REG:24:REGX|Q[3]_NEW_REG2736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2737\);

-- Location: LABCELL_X26_Y11_N3
\inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2735~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2735~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2735~feeder_combout\);

-- Location: FF_X26_Y11_N5
\inst4|inst7|GEN_REG:24:REGX|Q[3]_NEW_REG2734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2735~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2735\);

-- Location: LABCELL_X26_Y11_N42
\inst4|inst6|output[24][3]~984\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][3]~984_combout\ = ( !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2735\ & 
-- (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2735\ & !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443\))) # 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2737\))) ) ) # ( \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2733\ & 
-- (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2733\ & !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443\))) # 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[3]_OTERM2737\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM445\,
	datab => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM447\,
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[3]_OTERM2733\,
	datad => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM443\,
	datae => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM435\,
	dataf => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[3]_OTERM2737\,
	datag => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[3]_OTERM2735\,
	combout => \inst4|inst6|output[24][3]~984_combout\);

-- Location: FF_X20_Y5_N56
\inst4|inst7|GEN_REG:16:REGX|Q[3]_NEW_REG2810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2811\);

-- Location: FF_X20_Y5_N26
\inst4|inst7|GEN_REG:16:REGX|Q[3]_NEW_REG2814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2815\);

-- Location: LABCELL_X20_Y5_N15
\inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2813~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2813~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2813~feeder_combout\);

-- Location: FF_X20_Y5_N17
\inst4|inst7|GEN_REG:16:REGX|Q[3]_NEW_REG2812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2813~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2813\);

-- Location: LABCELL_X20_Y5_N24
\inst4|inst6|output[16][3]~988\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][3]~988_combout\ = ( !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2813\ & 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\)))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2813\ & \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2815\))) ) ) # ( \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2811\ & 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\)))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2811\ & \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[3]_OTERM2815\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM631\,
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM633\,
	datac => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[3]_OTERM2811\,
	datad => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM635\,
	datae => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM623\,
	dataf => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[3]_OTERM2815\,
	datag => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[3]_OTERM2813\,
	combout => \inst4|inst6|output[16][3]~988_combout\);

-- Location: LABCELL_X10_Y7_N39
\inst4|inst5|outputs[3]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~86_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[28][3]~976_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[20][3]~980_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[24][3]~984_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[16][3]~988_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[28][3]~976_combout\,
	datab => \inst4|inst6|ALT_INV_output[20][3]~980_combout\,
	datac => \inst4|inst6|ALT_INV_output[24][3]~984_combout\,
	datad => \inst4|inst6|ALT_INV_output[16][3]~988_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~86_combout\);

-- Location: LABCELL_X12_Y7_N54
\inst4|inst5|outputs[3]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~88_combout\ = ( \inst4|inst5|outputs[3]~84_combout\ & ( \inst4|inst5|outputs[3]~86_combout\ & ( (!\inst5|Mux17~combout\) # ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~85_combout\))) # (\inst5|Mux18~combout\ & 
-- (\inst4|inst5|outputs[3]~87_combout\))) ) ) ) # ( !\inst4|inst5|outputs[3]~84_combout\ & ( \inst4|inst5|outputs[3]~86_combout\ & ( (!\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\)))) # (\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & 
-- ((\inst4|inst5|outputs[3]~85_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[3]~87_combout\)))) ) ) ) # ( \inst4|inst5|outputs[3]~84_combout\ & ( !\inst4|inst5|outputs[3]~86_combout\ & ( (!\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\)))) 
-- # (\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~85_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[3]~87_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[3]~84_combout\ & ( !\inst4|inst5|outputs[3]~86_combout\ & ( 
-- (\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~85_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[3]~87_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[3]~87_combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~85_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[3]~84_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[3]~86_combout\,
	combout => \inst4|inst5|outputs[3]~88_combout\);

-- Location: FF_X26_Y9_N19
\inst4|inst7|GEN_REG:7:REGX|Q[3]_NEW_REG1536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1537\);

-- Location: FF_X26_Y9_N53
\inst4|inst7|GEN_REG:7:REGX|Q[3]_NEW_REG1532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1533\);

-- Location: FF_X26_Y9_N59
\inst4|inst7|GEN_REG:7:REGX|Q[3]_NEW_REG1534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1535\);

-- Location: LABCELL_X26_Y9_N18
\inst4|inst6|output[7][3]~820\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][3]~820_combout\ = ( !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1537\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1535\ & 
-- (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1537\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1535\ & 
-- !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\))) ) ) # ( \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1537\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ 
-- & (\inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1533\ & (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1537\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[3]_OTERM1533\ & 
-- !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM601\,
	datab => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[3]_OTERM1537\,
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[3]_OTERM1533\,
	datad => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM597~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM589\,
	dataf => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM599\,
	datag => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[3]_OTERM1535\,
	combout => \inst4|inst6|output[7][3]~820_combout\);

-- Location: LABCELL_X24_Y10_N21
\inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2241~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2241~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2241~feeder_combout\);

-- Location: FF_X24_Y10_N23
\inst4|inst7|GEN_REG:3:REGX|Q[3]_NEW_REG2240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2241~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2241\);

-- Location: FF_X24_Y10_N8
\inst4|inst7|GEN_REG:3:REGX|Q[3]_NEW_REG2244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2245\);

-- Location: LABCELL_X24_Y10_N36
\inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2243~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2243~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2243~feeder_combout\);

-- Location: FF_X24_Y10_N38
\inst4|inst7|GEN_REG:3:REGX|Q[3]_NEW_REG2242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2243~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2243\);

-- Location: LABCELL_X24_Y10_N6
\inst4|inst6|output[3][3]~828\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][3]~828_combout\ = ( !\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2245\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ & 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2243\)))) # (\inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2245\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ & \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2243\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\))) ) ) # ( \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2245\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ & 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2241\)))) # (\inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2245\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ & \inst4|inst7|GEN_REG:3:REGX|Q[3]_OTERM2241\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM919\,
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM923\,
	datac => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[3]_OTERM2241\,
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[3]_OTERM2245\,
	datae => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM911\,
	dataf => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM921\,
	datag => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[3]_OTERM2243\,
	combout => \inst4|inst6|output[3][3]~828_combout\);

-- Location: FF_X17_Y12_N14
\inst4|inst7|GEN_REG:15:REGX|Q[3]_NEW_REG1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1747\);

-- Location: LABCELL_X17_Y12_N51
\inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1743~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1743~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1743~feeder_combout\);

-- Location: FF_X17_Y12_N53
\inst4|inst7|GEN_REG:15:REGX|Q[3]_NEW_REG1742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1743~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1743\);

-- Location: LABCELL_X17_Y12_N57
\inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1745~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1745~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1745~feeder_combout\);

-- Location: FF_X17_Y12_N59
\inst4|inst7|GEN_REG:15:REGX|Q[3]_NEW_REG1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1745~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1745\);

-- Location: LABCELL_X17_Y12_N12
\inst4|inst6|output[15][3]~816\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][3]~816_combout\ = ( !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1747\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & (\inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1745\ & 
-- ((!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1747\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & (\inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1745\ & !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))) # 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\))) ) ) # ( \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1747\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & (\inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1743\ & 
-- ((!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1747\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & (\inst4|inst7|GEN_REG:15:REGX|Q[3]_OTERM1743\ & !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))) # 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM689\,
	datab => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[3]_OTERM1747\,
	datac => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[3]_OTERM1743\,
	datad => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM687\,
	datae => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM677\,
	dataf => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM685\,
	datag => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[3]_OTERM1745\,
	combout => \inst4|inst6|output[15][3]~816_combout\);

-- Location: LABCELL_X20_Y4_N48
\inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2067~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2067~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2067~feeder_combout\);

-- Location: FF_X20_Y4_N50
\inst4|inst7|GEN_REG:11:REGX|Q[3]_NEW_REG2066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2067~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2067\);

-- Location: FF_X20_Y4_N14
\inst4|inst7|GEN_REG:11:REGX|Q[3]_NEW_REG2070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2071\);

-- Location: LABCELL_X20_Y4_N51
\inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2069~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2069~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2069~feeder_combout\);

-- Location: FF_X20_Y4_N52
\inst4|inst7|GEN_REG:11:REGX|Q[3]_NEW_REG2068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2069~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2069\);

-- Location: LABCELL_X20_Y4_N12
\inst4|inst6|output[11][3]~824\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][3]~824_combout\ = ( !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2069\ & 
-- ((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))))) # (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (((\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2069\ & !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2071\))) ) ) # ( \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2067\ & 
-- ((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))))) # (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (((\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2067\ & !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[3]_OTERM2071\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM867\,
	datab => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM869\,
	datac => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[3]_OTERM2067\,
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[3]_OTERM2071\,
	datae => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM857\,
	dataf => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM865\,
	datag => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[3]_OTERM2069\,
	combout => \inst4|inst6|output[11][3]~824_combout\);

-- Location: LABCELL_X14_Y8_N30
\inst4|inst5|outputs[3]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~99_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[15][3]~816_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[7][3]~820_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[11][3]~824_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[3][3]~828_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[7][3]~820_combout\,
	datab => \inst4|inst6|ALT_INV_output[3][3]~828_combout\,
	datac => \inst4|inst6|ALT_INV_output[15][3]~816_combout\,
	datad => \inst4|inst6|ALT_INV_output[11][3]~824_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~99_combout\);

-- Location: FF_X18_Y13_N31
\inst4|inst7|GEN_REG:31:REGX|Q[3]_NEW_REG1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1109\);

-- Location: MLABCELL_X18_Y13_N54
\inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1105~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1105~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1105~feeder_combout\);

-- Location: FF_X18_Y13_N56
\inst4|inst7|GEN_REG:31:REGX|Q[3]_NEW_REG1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1105~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1105\);

-- Location: MLABCELL_X18_Y13_N57
\inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1107~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1107~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1107~feeder_combout\);

-- Location: FF_X18_Y13_N59
\inst4|inst7|GEN_REG:31:REGX|Q[3]_NEW_REG1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1107~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1107\);

-- Location: MLABCELL_X18_Y13_N30
\inst4|inst6|output[31][3]~784\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][3]~784_combout\ = ( !\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1109\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1107\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1109\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1107\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\))) ) ) # ( \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1109\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1105\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1109\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[3]_OTERM1105\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[3]_OTERM1109\,
	datab => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM191\,
	datac => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[3]_OTERM1105\,
	datad => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM193\,
	datae => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM183\,
	dataf => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM195\,
	datag => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[3]_OTERM1107\,
	combout => \inst4|inst6|output[31][3]~784_combout\);

-- Location: LABCELL_X24_Y8_N51
\inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1353~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1353~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1353~feeder_combout\);

-- Location: FF_X24_Y8_N53
\inst4|inst7|GEN_REG:27:REGX|Q[3]_NEW_REG1352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1353~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1353\);

-- Location: FF_X24_Y8_N8
\inst4|inst7|GEN_REG:27:REGX|Q[3]_NEW_REG1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1357\);

-- Location: FF_X24_Y8_N31
\inst4|inst7|GEN_REG:27:REGX|Q[3]_NEW_REG1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1355\);

-- Location: LABCELL_X24_Y8_N6
\inst4|inst6|output[27][3]~792\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][3]~792_combout\ = ( !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1355\ & ((\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & (((!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1355\ 
-- & \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1357\))) ) ) # ( \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & 
-- (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1353\ & ((\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & 
-- (((!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1353\ & \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[3]_OTERM1357\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM331~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM333\,
	datac => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[3]_OTERM1353\,
	datad => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[3]_OTERM1357\,
	datae => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM323~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM335\,
	datag => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[3]_OTERM1355\,
	combout => \inst4|inst6|output[27][3]~792_combout\);

-- Location: FF_X24_Y2_N8
\inst4|inst7|GEN_REG:23:REGX|Q[3]_NEW_REG1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1045\);

-- Location: FF_X24_Y6_N2
\inst4|inst7|GEN_REG:23:REGX|Q[3]_NEW_REG1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1041\);

-- Location: FF_X24_Y6_N46
\inst4|inst7|GEN_REG:23:REGX|Q[3]_NEW_REG1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1043\);

-- Location: LABCELL_X24_Y2_N6
\inst4|inst6|output[23][3]~788\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][3]~788_combout\ = ( !\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((\inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1043\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & 
-- \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((\inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1043\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1045\))) ) ) # ( \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((\inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1041\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & 
-- \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((\inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1041\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[3]_OTERM1045\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM123\,
	datab => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[3]_OTERM1045\,
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[3]_OTERM1041\,
	datad => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM121\,
	datae => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM113\,
	dataf => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM125\,
	datag => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[3]_OTERM1043\,
	combout => \inst4|inst6|output[23][3]~788_combout\);

-- Location: FF_X20_Y11_N56
\inst4|inst7|GEN_REG:19:REGX|Q[3]_NEW_REG1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1531\);

-- Location: FF_X20_Y11_N10
\inst4|inst7|GEN_REG:19:REGX|Q[3]_NEW_REG1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1527\);

-- Location: FF_X20_Y13_N46
\inst4|inst7|GEN_REG:19:REGX|Q[3]_NEW_REG1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1529\);

-- Location: LABCELL_X20_Y11_N54
\inst4|inst6|output[19][3]~796\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][3]~796_combout\ = ( !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1531\ & (((\inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1529\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ & 
-- !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\))))) # (\inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1531\ & (((\inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1529\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ & !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\))) ) ) # ( \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1531\ & (((\inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1527\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ & 
-- !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\))))) # (\inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1531\ & (((\inst4|inst7|GEN_REG:19:REGX|Q[3]_OTERM1527\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ & !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[3]_OTERM1531\,
	datab => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM403\,
	datac => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[3]_OTERM1527\,
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM405\,
	datae => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM393\,
	dataf => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM401\,
	datag => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[3]_OTERM1529\,
	combout => \inst4|inst6|output[19][3]~796_combout\);

-- Location: MLABCELL_X13_Y8_N48
\inst4|inst5|outputs[3]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~101_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[31][3]~784_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[23][3]~788_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[27][3]~792_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[19][3]~796_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[31][3]~784_combout\,
	datab => \inst4|inst6|ALT_INV_output[27][3]~792_combout\,
	datac => \inst4|inst6|ALT_INV_output[23][3]~788_combout\,
	datad => \inst4|inst6|ALT_INV_output[19][3]~796_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~101_combout\);

-- Location: LABCELL_X16_Y3_N0
\inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1851~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1851~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1851~feeder_combout\);

-- Location: FF_X16_Y3_N2
\inst4|inst7|GEN_REG:43:REGX|Q[3]_NEW_REG1850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1851~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1851\);

-- Location: FF_X16_Y3_N50
\inst4|inst7|GEN_REG:43:REGX|Q[3]_NEW_REG1854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1855\);

-- Location: LABCELL_X16_Y3_N3
\inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1853~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1853~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1853~feeder_combout\);

-- Location: FF_X16_Y3_N5
\inst4|inst7|GEN_REG:43:REGX|Q[3]_NEW_REG1852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1853~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1853\);

-- Location: LABCELL_X16_Y3_N48
\inst4|inst6|output[43][3]~808\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][3]~808_combout\ = ( !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1853\ & 
-- (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\)))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1853\ & !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1855\))) ) ) # ( \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1851\ & 
-- (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\)))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1851\ & !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[3]_OTERM1855\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM587\,
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM585\,
	datac => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[3]_OTERM1851\,
	datad => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM583\,
	datae => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM575\,
	dataf => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[3]_OTERM1855\,
	datag => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[3]_OTERM1853\,
	combout => \inst4|inst6|output[43][3]~808_combout\);

-- Location: FF_X19_Y13_N31
\inst4|inst7|GEN_REG:39:REGX|Q[3]_NEW_REG1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1363\);

-- Location: LABCELL_X19_Y13_N18
\inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1359~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1359~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1359~feeder_combout\);

-- Location: FF_X19_Y13_N20
\inst4|inst7|GEN_REG:39:REGX|Q[3]_NEW_REG1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1359~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1359\);

-- Location: LABCELL_X19_Y13_N21
\inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1361~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1361~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1361~feeder_combout\);

-- Location: FF_X19_Y13_N23
\inst4|inst7|GEN_REG:39:REGX|Q[3]_NEW_REG1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1361~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1361\);

-- Location: LABCELL_X19_Y13_N30
\inst4|inst6|output[39][3]~804\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][3]~804_combout\ = ( !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1363\ & (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\ & (\inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1361\ & 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1363\ & (((!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\ & (\inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1361\ & \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\))) ) ) # ( \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1363\ & (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\ & (\inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1359\ & 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1363\ & (((!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\ & (\inst4|inst7|GEN_REG:39:REGX|Q[3]_OTERM1359\ & \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM345\,
	datab => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[3]_OTERM1363\,
	datac => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[3]_OTERM1359\,
	datad => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM349\,
	datae => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM337\,
	dataf => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM347\,
	datag => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[3]_OTERM1361\,
	combout => \inst4|inst6|output[39][3]~804_combout\);

-- Location: FF_X14_Y9_N8
\inst4|inst7|GEN_REG:47:REGX|Q[3]_NEW_REG1596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1597\);

-- Location: LABCELL_X14_Y9_N54
\inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1593~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1593~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1593~feeder_combout\);

-- Location: FF_X14_Y9_N56
\inst4|inst7|GEN_REG:47:REGX|Q[3]_NEW_REG1592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1593~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1593\);

-- Location: LABCELL_X14_Y9_N57
\inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1595~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1595~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1595~feeder_combout\);

-- Location: FF_X14_Y9_N59
\inst4|inst7|GEN_REG:47:REGX|Q[3]_NEW_REG1594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1595~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1595\);

-- Location: LABCELL_X14_Y9_N6
\inst4|inst6|output[47][3]~800\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][3]~800_combout\ = ( !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1597\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1595\ & 
-- (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\)))) # (\inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1597\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1595\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\))) ) ) # ( \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1597\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1593\ & 
-- (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\)))) # (\inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1597\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[3]_OTERM1593\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM419\,
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[3]_OTERM1597\,
	datac => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[3]_OTERM1593\,
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM415\,
	datae => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM407\,
	dataf => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM417\,
	datag => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[3]_OTERM1595\,
	combout => \inst4|inst6|output[47][3]~800_combout\);

-- Location: FF_X17_Y4_N20
\inst4|inst7|GEN_REG:35:REGX|Q[3]_NEW_REG2060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst1|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2061\);

-- Location: FF_X17_Y4_N44
\inst4|inst7|GEN_REG:35:REGX|Q[3]_NEW_REG2064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2065\);

-- Location: FF_X17_Y4_N59
\inst4|inst7|GEN_REG:35:REGX|Q[3]_NEW_REG2062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst1|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2063\);

-- Location: LABCELL_X17_Y4_N42
\inst4|inst6|output[35][3]~812\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][3]~812_combout\ = ( !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\ & 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2063\)))) # (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\ & \inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2063\))) # 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2065\))) ) ) # ( \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\ & 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2061\)))) # (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\ & \inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2061\))) # 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[3]_OTERM2065\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM675\,
	datab => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM671\,
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[3]_OTERM2061\,
	datad => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM673\,
	datae => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM663\,
	dataf => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[3]_OTERM2065\,
	datag => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[3]_OTERM2063\,
	combout => \inst4|inst6|output[35][3]~812_combout\);

-- Location: MLABCELL_X13_Y8_N30
\inst4|inst5|outputs[3]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~100_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[47][3]~800_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[39][3]~804_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[43][3]~808_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[35][3]~812_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[43][3]~808_combout\,
	datab => \inst4|inst6|ALT_INV_output[39][3]~804_combout\,
	datac => \inst4|inst6|ALT_INV_output[47][3]~800_combout\,
	datad => \inst4|inst6|ALT_INV_output[35][3]~812_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~100_combout\);

-- Location: FF_X19_Y12_N56
\inst4|inst7|GEN_REG:51:REGX|Q[3]_NEW_REG2646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2647\);

-- Location: LABCELL_X19_Y12_N27
\inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2643~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2643~feeder_combout\ = \inst1|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2643~feeder_combout\);

-- Location: FF_X19_Y12_N29
\inst4|inst7|GEN_REG:51:REGX|Q[3]_NEW_REG2642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2643~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2643\);

-- Location: LABCELL_X19_Y12_N45
\inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2645~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2645~feeder_combout\ = \inst1|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2645~feeder_combout\);

-- Location: FF_X19_Y12_N46
\inst4|inst7|GEN_REG:51:REGX|Q[3]_NEW_REG2644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2645~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2645\);

-- Location: LABCELL_X19_Y12_N54
\inst4|inst6|output[51][3]~780\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][3]~780_combout\ = ( !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2647\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2645\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & 
-- !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\))))) # (\inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2647\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2645\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\))) # 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) ) # ( \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2647\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2643\ & 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\))))) # (\inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2647\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[3]_OTERM2643\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & 
-- !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\))) # (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[3]_OTERM2647\,
	datab => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM361\,
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[3]_OTERM2643\,
	datad => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM363\,
	datae => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM351~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM359\,
	datag => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[3]_OTERM2645\,
	combout => \inst4|inst6|output[51][3]~780_combout\);

-- Location: MLABCELL_X28_Y10_N18
\inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1347~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1347~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1347~feeder_combout\);

-- Location: FF_X28_Y10_N20
\inst4|inst7|GEN_REG:63:REGX|Q[3]_NEW_REG1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1347~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1347\);

-- Location: FF_X28_Y10_N26
\inst4|inst7|GEN_REG:63:REGX|Q[3]_NEW_REG1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1351\);

-- Location: MLABCELL_X28_Y10_N21
\inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1349~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1349~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1349~feeder_combout\);

-- Location: FF_X28_Y10_N23
\inst4|inst7|GEN_REG:63:REGX|Q[3]_NEW_REG1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1349~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1349\);

-- Location: MLABCELL_X28_Y10_N24
\inst4|inst6|output[63][3]~768\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][3]~768_combout\ = ( !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1349\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1349\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1351\))) ) ) # ( \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1347\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1347\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[3]_OTERM1351\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM67\,
	datab => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM69\,
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[3]_OTERM1347\,
	datad => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM65\,
	datae => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM57\,
	dataf => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[3]_OTERM1351\,
	datag => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[3]_OTERM1349\,
	combout => \inst4|inst6|output[63][3]~768_combout\);

-- Location: LABCELL_X14_Y10_N0
\inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1587~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1587~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1587~feeder_combout\);

-- Location: FF_X14_Y10_N2
\inst4|inst7|GEN_REG:55:REGX|Q[3]_NEW_REG1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1587~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1587\);

-- Location: FF_X14_Y10_N32
\inst4|inst7|GEN_REG:55:REGX|Q[3]_NEW_REG1590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1591\);

-- Location: LABCELL_X14_Y10_N3
\inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1589~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1589~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1589~feeder_combout\);

-- Location: FF_X14_Y10_N5
\inst4|inst7|GEN_REG:55:REGX|Q[3]_NEW_REG1588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1589~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1589\);

-- Location: LABCELL_X14_Y10_N30
\inst4|inst6|output[55][3]~772\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][3]~772_combout\ = ( !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1589\ & 
-- ((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1589\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1591\))) ) ) # ( \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1587\ & 
-- ((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1587\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[3]_OTERM1591\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM27\,
	datab => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM25\,
	datac => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[3]_OTERM1587\,
	datad => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[3]_OTERM1591\,
	datae => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM15\,
	dataf => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM23\,
	datag => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[3]_OTERM1589\,
	combout => \inst4|inst6|output[55][3]~772_combout\);

-- Location: LABCELL_X14_Y3_N0
\inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2235~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2235~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2235~feeder_combout\);

-- Location: FF_X14_Y3_N2
\inst4|inst7|GEN_REG:59:REGX|Q[3]_NEW_REG2234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2235~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2235\);

-- Location: LABCELL_X14_Y3_N48
\inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2239~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2239~feeder_combout\ = ( \inst5|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux5~0_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2239~feeder_combout\);

-- Location: FF_X14_Y3_N49
\inst4|inst7|GEN_REG:59:REGX|Q[3]_NEW_REG2238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2239~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2239\);

-- Location: LABCELL_X14_Y3_N45
\inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2237~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2237~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2237~feeder_combout\);

-- Location: FF_X14_Y3_N47
\inst4|inst7|GEN_REG:59:REGX|Q[3]_NEW_REG2236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2237~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2237\);

-- Location: LABCELL_X14_Y3_N30
\inst4|inst6|output[59][3]~776\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][3]~776_combout\ = ( !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2237\ & 
-- ((!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\))))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ & (((\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2237\ & !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\))) # 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2239\))) ) ) # ( \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2235\ & 
-- ((!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\))))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ & (((\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2235\ & !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\))) # 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[3]_OTERM2239\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM165\,
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM167\,
	datac => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[3]_OTERM2235\,
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[3]_OTERM2239\,
	datae => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM155\,
	dataf => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM163\,
	datag => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[3]_OTERM2237\,
	combout => \inst4|inst6|output[59][3]~776_combout\);

-- Location: MLABCELL_X13_Y7_N39
\inst4|inst5|outputs[3]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~102_combout\ = ( \inst4|inst6|output[59][3]~776_combout\ & ( \inst5|Mux19~combout\ & ( (!\inst5|Mux20~combout\) # (\inst4|inst6|output[63][3]~768_combout\) ) ) ) # ( !\inst4|inst6|output[59][3]~776_combout\ & ( 
-- \inst5|Mux19~combout\ & ( (\inst4|inst6|output[63][3]~768_combout\ & \inst5|Mux20~combout\) ) ) ) # ( \inst4|inst6|output[59][3]~776_combout\ & ( !\inst5|Mux19~combout\ & ( (!\inst5|Mux20~combout\ & (\inst4|inst6|output[51][3]~780_combout\)) # 
-- (\inst5|Mux20~combout\ & ((\inst4|inst6|output[55][3]~772_combout\))) ) ) ) # ( !\inst4|inst6|output[59][3]~776_combout\ & ( !\inst5|Mux19~combout\ & ( (!\inst5|Mux20~combout\ & (\inst4|inst6|output[51][3]~780_combout\)) # (\inst5|Mux20~combout\ & 
-- ((\inst4|inst6|output[55][3]~772_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[51][3]~780_combout\,
	datab => \inst4|inst6|ALT_INV_output[63][3]~768_combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst4|inst6|ALT_INV_output[55][3]~772_combout\,
	datae => \inst4|inst6|ALT_INV_output[59][3]~776_combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[3]~102_combout\);

-- Location: MLABCELL_X13_Y8_N6
\inst4|inst5|outputs[3]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~103_combout\ = ( \inst5|Mux17~combout\ & ( \inst4|inst5|outputs[3]~102_combout\ & ( (\inst4|inst5|outputs[3]~100_combout\) # (\inst5|Mux18~combout\) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst4|inst5|outputs[3]~102_combout\ & ( 
-- (!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[3]~99_combout\)) # (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~101_combout\))) ) ) ) # ( \inst5|Mux17~combout\ & ( !\inst4|inst5|outputs[3]~102_combout\ & ( (!\inst5|Mux18~combout\ & 
-- \inst4|inst5|outputs[3]~100_combout\) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst4|inst5|outputs[3]~102_combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[3]~99_combout\)) # (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~101_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[3]~99_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[3]~101_combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~100_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[3]~102_combout\,
	combout => \inst4|inst5|outputs[3]~103_combout\);

-- Location: LABCELL_X12_Y7_N48
\inst4|inst5|outputs[3]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~104_combout\ = ( \inst4|inst5|outputs[3]~88_combout\ & ( \inst4|inst5|outputs[3]~103_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\) # ((\inst4|inst5|outputs[3]~98_combout\)))) # (\inst5|Mux21~combout\ & 
-- (((\inst4|inst5|outputs[3]~93_combout\)) # (\inst5|Mux22~combout\))) ) ) ) # ( !\inst4|inst5|outputs[3]~88_combout\ & ( \inst4|inst5|outputs[3]~103_combout\ & ( (!\inst5|Mux21~combout\ & (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[3]~98_combout\))) # 
-- (\inst5|Mux21~combout\ & (((\inst4|inst5|outputs[3]~93_combout\)) # (\inst5|Mux22~combout\))) ) ) ) # ( \inst4|inst5|outputs[3]~88_combout\ & ( !\inst4|inst5|outputs[3]~103_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\) # 
-- ((\inst4|inst5|outputs[3]~98_combout\)))) # (\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[3]~93_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[3]~88_combout\ & ( !\inst4|inst5|outputs[3]~103_combout\ & ( (!\inst5|Mux21~combout\ & 
-- (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[3]~98_combout\))) # (\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[3]~93_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[3]~98_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~93_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[3]~88_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[3]~103_combout\,
	combout => \inst4|inst5|outputs[3]~104_combout\);

-- Location: LABCELL_X19_Y7_N39
\inst1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~17_sumout\ = SUM(( !\inst4|inst5|outputs[3]~104_combout\ $ (\inst4|inst4|outputs[3]~104_combout\) ) + ( \inst1|Add1~23\ ) + ( \inst1|Add1~22\ ))
-- \inst1|Add1~18\ = CARRY(( !\inst4|inst5|outputs[3]~104_combout\ $ (\inst4|inst4|outputs[3]~104_combout\) ) + ( \inst1|Add1~23\ ) + ( \inst1|Add1~22\ ))
-- \inst1|Add1~19\ = SHARE((!\inst4|inst5|outputs[3]~104_combout\ & \inst4|inst4|outputs[3]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[3]~104_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[3]~104_combout\,
	cin => \inst1|Add1~22\,
	sharein => \inst1|Add1~23\,
	sumout => \inst1|Add1~17_sumout\,
	cout => \inst1|Add1~18\,
	shareout => \inst1|Add1~19\);

-- Location: MLABCELL_X18_Y7_N39
\inst1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~17_sumout\ = SUM(( \inst4|inst4|outputs[3]~104_combout\ ) + ( GND ) + ( \inst1|Add2~22\ ))
-- \inst1|Add2~18\ = CARRY(( \inst4|inst4|outputs[3]~104_combout\ ) + ( GND ) + ( \inst1|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|inst4|ALT_INV_outputs[3]~104_combout\,
	cin => \inst1|Add2~22\,
	sumout => \inst1|Add2~17_sumout\,
	cout => \inst1|Add2~18\);

-- Location: LABCELL_X19_Y7_N27
\inst1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux4~0_combout\ = ( \inst5|Mux28~0_combout\ & ( \inst1|Add2~17_sumout\ & ( ((\inst4|inst4|outputs[3]~104_combout\ & \inst4|inst5|outputs[3]~104_combout\)) # (\inst5|Mux26~0_combout\) ) ) ) # ( !\inst5|Mux28~0_combout\ & ( \inst1|Add2~17_sumout\ & ( 
-- (!\inst5|Mux26~0_combout\ & (((\inst1|Add1~17_sumout\)))) # (\inst5|Mux26~0_combout\ & (((\inst4|inst5|outputs[3]~104_combout\)) # (\inst4|inst4|outputs[3]~104_combout\))) ) ) ) # ( \inst5|Mux28~0_combout\ & ( !\inst1|Add2~17_sumout\ & ( 
-- (\inst4|inst4|outputs[3]~104_combout\ & (\inst4|inst5|outputs[3]~104_combout\ & !\inst5|Mux26~0_combout\)) ) ) ) # ( !\inst5|Mux28~0_combout\ & ( !\inst1|Add2~17_sumout\ & ( (!\inst5|Mux26~0_combout\ & (((\inst1|Add1~17_sumout\)))) # 
-- (\inst5|Mux26~0_combout\ & (((\inst4|inst5|outputs[3]~104_combout\)) # (\inst4|inst4|outputs[3]~104_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101110111000100010000000000001111011101110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[3]~104_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[3]~104_combout\,
	datac => \inst1|ALT_INV_Add1~17_sumout\,
	datad => \inst5|ALT_INV_Mux26~0_combout\,
	datae => \inst5|ALT_INV_Mux28~0_combout\,
	dataf => \inst1|ALT_INV_Add2~17_sumout\,
	combout => \inst1|Mux4~0_combout\);

-- Location: LABCELL_X19_Y5_N36
\inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3087~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3087~feeder_combout\ = ( \inst1|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3087~feeder_combout\);

-- Location: FF_X19_Y5_N37
\inst4|inst7|GEN_REG:32:REGX|Q[3]_NEW_REG3086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3087~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3087\);

-- Location: FF_X17_Y1_N44
\inst4|inst7|GEN_REG:32:REGX|Q[3]_NEW_REG3090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst5|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3091\);

-- Location: LABCELL_X19_Y5_N0
\inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3089~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3089~feeder_combout\ = ( \inst1|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3089~feeder_combout\);

-- Location: FF_X19_Y5_N1
\inst4|inst7|GEN_REG:32:REGX|Q[3]_NEW_REG3088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3089~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3089\);

-- Location: LABCELL_X17_Y1_N42
\inst4|inst6|output[32][3]~1004\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][3]~1004_combout\ = ( !\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\ & (\inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3089\ & 
-- ((!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\ & (\inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3089\ & !\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3091\))) ) ) # ( \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\ & (\inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3087\ & 
-- ((!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\ & (\inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3087\ & !\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[3]_OTERM3091\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM825\,
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM827\,
	datac => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[3]_OTERM3087\,
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[3]_OTERM3091\,
	datae => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM815\,
	dataf => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM823\,
	datag => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[3]_OTERM3089\,
	combout => \inst4|inst6|output[32][3]~1004_combout\);

-- Location: MLABCELL_X13_Y8_N24
\inst4|inst4|outputs[3]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~89_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[35][3]~812_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[33][3]~876_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[34][3]~940_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[32][3]~1004_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[32][3]~1004_combout\,
	datab => \inst4|inst6|ALT_INV_output[33][3]~876_combout\,
	datac => \inst4|inst6|ALT_INV_output[34][3]~940_combout\,
	datad => \inst4|inst6|ALT_INV_output[35][3]~812_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[3]~89_combout\);

-- Location: MLABCELL_X13_Y8_N57
\inst4|inst4|outputs[3]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~91_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[39][3]~804_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[37][3]~868_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[38][3]~932_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[36][3]~996_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[36][3]~996_combout\,
	datab => \inst4|inst6|ALT_INV_output[38][3]~932_combout\,
	datac => \inst4|inst6|ALT_INV_output[39][3]~804_combout\,
	datad => \inst4|inst6|ALT_INV_output[37][3]~868_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[3]~91_combout\);

-- Location: MLABCELL_X13_Y8_N0
\inst4|inst4|outputs[3]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~90_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[43][3]~808_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[41][3]~872_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[42][3]~936_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[40][3]~1000_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[41][3]~872_combout\,
	datab => \inst4|inst6|ALT_INV_output[40][3]~1000_combout\,
	datac => \inst4|inst6|ALT_INV_output[43][3]~808_combout\,
	datad => \inst4|inst6|ALT_INV_output[42][3]~936_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[3]~90_combout\);

-- Location: MLABCELL_X13_Y8_N18
\inst4|inst4|outputs[3]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~92_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[47][3]~800_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[45][3]~864_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[46][3]~928_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[44][3]~992_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[47][3]~800_combout\,
	datab => \inst4|inst6|ALT_INV_output[44][3]~992_combout\,
	datac => \inst4|inst6|ALT_INV_output[46][3]~928_combout\,
	datad => \inst4|inst6|ALT_INV_output[45][3]~864_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[3]~92_combout\);

-- Location: MLABCELL_X13_Y8_N12
\inst4|inst4|outputs[3]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~93_combout\ = ( \inst4|inst4|outputs[3]~90_combout\ & ( \inst4|inst4|outputs[3]~92_combout\ & ( ((!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[3]~89_combout\)) # (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~91_combout\)))) 
-- # (\inst5|Mux13~combout\) ) ) ) # ( !\inst4|inst4|outputs[3]~90_combout\ & ( \inst4|inst4|outputs[3]~92_combout\ & ( (!\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[3]~89_combout\)) # (\inst5|Mux14~combout\ & 
-- ((\inst4|inst4|outputs[3]~91_combout\))))) # (\inst5|Mux13~combout\ & (\inst5|Mux14~combout\)) ) ) ) # ( \inst4|inst4|outputs[3]~90_combout\ & ( !\inst4|inst4|outputs[3]~92_combout\ & ( (!\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[3]~89_combout\)) # (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~91_combout\))))) # (\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\)) ) ) ) # ( !\inst4|inst4|outputs[3]~90_combout\ & ( !\inst4|inst4|outputs[3]~92_combout\ & ( 
-- (!\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[3]~89_combout\)) # (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~91_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[3]~89_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[3]~91_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[3]~90_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[3]~92_combout\,
	combout => \inst4|inst4|outputs[3]~93_combout\);

-- Location: LABCELL_X12_Y8_N42
\inst4|inst4|outputs[3]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~95_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[27][3]~792_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[25][3]~856_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[26][3]~920_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[24][3]~984_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[27][3]~792_combout\,
	datab => \inst4|inst6|ALT_INV_output[24][3]~984_combout\,
	datac => \inst4|inst6|ALT_INV_output[26][3]~920_combout\,
	datad => \inst4|inst6|ALT_INV_output[25][3]~856_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[3]~95_combout\);

-- Location: LABCELL_X12_Y8_N36
\inst4|inst4|outputs[3]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~96_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[23][3]~788_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[21][3]~852_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[22][3]~916_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[20][3]~980_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[20][3]~980_combout\,
	datab => \inst4|inst6|ALT_INV_output[22][3]~916_combout\,
	datac => \inst4|inst6|ALT_INV_output[23][3]~788_combout\,
	datad => \inst4|inst6|ALT_INV_output[21][3]~852_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[3]~96_combout\);

-- Location: LABCELL_X12_Y8_N54
\inst4|inst4|outputs[3]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~97_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[31][3]~784_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[29][3]~848_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[30][3]~912_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[28][3]~976_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[29][3]~848_combout\,
	datab => \inst4|inst6|ALT_INV_output[28][3]~976_combout\,
	datac => \inst4|inst6|ALT_INV_output[30][3]~912_combout\,
	datad => \inst4|inst6|ALT_INV_output[31][3]~784_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[3]~97_combout\);

-- Location: LABCELL_X12_Y8_N24
\inst4|inst4|outputs[3]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~94_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[19][3]~796_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[17][3]~860_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[18][3]~924_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[16][3]~988_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[18][3]~924_combout\,
	datab => \inst4|inst6|ALT_INV_output[17][3]~860_combout\,
	datac => \inst4|inst6|ALT_INV_output[19][3]~796_combout\,
	datad => \inst4|inst6|ALT_INV_output[16][3]~988_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[3]~94_combout\);

-- Location: LABCELL_X12_Y8_N0
\inst4|inst4|outputs[3]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~98_combout\ = ( \inst4|inst4|outputs[3]~97_combout\ & ( \inst4|inst4|outputs[3]~94_combout\ & ( (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\)) # (\inst4|inst4|outputs[3]~95_combout\))) # (\inst5|Mux14~combout\ & 
-- (((\inst5|Mux13~combout\) # (\inst4|inst4|outputs[3]~96_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[3]~97_combout\ & ( \inst4|inst4|outputs[3]~94_combout\ & ( (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\)) # (\inst4|inst4|outputs[3]~95_combout\))) 
-- # (\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[3]~96_combout\ & !\inst5|Mux13~combout\)))) ) ) ) # ( \inst4|inst4|outputs[3]~97_combout\ & ( !\inst4|inst4|outputs[3]~94_combout\ & ( (!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[3]~95_combout\ & 
-- ((\inst5|Mux13~combout\)))) # (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\) # (\inst4|inst4|outputs[3]~96_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[3]~97_combout\ & ( !\inst4|inst4|outputs[3]~94_combout\ & ( (!\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[3]~95_combout\ & ((\inst5|Mux13~combout\)))) # (\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[3]~96_combout\ & !\inst5|Mux13~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[3]~95_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[3]~96_combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[3]~97_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[3]~94_combout\,
	combout => \inst4|inst4|outputs[3]~98_combout\);

-- Location: MLABCELL_X13_Y9_N54
\inst4|inst4|outputs[3]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~87_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[15][3]~816_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[14][3]~944_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[13][3]~880_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[12][3]~1008_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[12][3]~1008_combout\,
	datab => \inst4|inst6|ALT_INV_output[13][3]~880_combout\,
	datac => \inst4|inst6|ALT_INV_output[14][3]~944_combout\,
	datad => \inst4|inst6|ALT_INV_output[15][3]~816_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~87_combout\);

-- Location: MLABCELL_X13_Y9_N12
\inst4|inst4|outputs[3]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~85_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[11][3]~824_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[10][3]~952_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[9][3]~888_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[8][3]~1016_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[11][3]~824_combout\,
	datab => \inst4|inst6|ALT_INV_output[10][3]~952_combout\,
	datac => \inst4|inst6|ALT_INV_output[8][3]~1016_combout\,
	datad => \inst4|inst6|ALT_INV_output[9][3]~888_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~85_combout\);

-- Location: MLABCELL_X13_Y9_N36
\inst4|inst4|outputs[3]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~86_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[7][3]~820_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[6][3]~948_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[5][3]~884_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[4][3]~1012_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[7][3]~820_combout\,
	datab => \inst4|inst6|ALT_INV_output[6][3]~948_combout\,
	datac => \inst4|inst6|ALT_INV_output[5][3]~884_combout\,
	datad => \inst4|inst6|ALT_INV_output[4][3]~1012_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~86_combout\);

-- Location: MLABCELL_X13_Y9_N24
\inst4|inst4|outputs[3]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~84_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[3][3]~828_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[2][3]~956_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[1][3]~892_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[0][3]~1020_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[0][3]~1020_combout\,
	datab => \inst4|inst6|ALT_INV_output[3][3]~828_combout\,
	datac => \inst4|inst6|ALT_INV_output[1][3]~892_combout\,
	datad => \inst4|inst6|ALT_INV_output[2][3]~956_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~84_combout\);

-- Location: MLABCELL_X13_Y9_N42
\inst4|inst4|outputs[3]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~88_combout\ = ( \inst4|inst4|outputs[3]~86_combout\ & ( \inst4|inst4|outputs[3]~84_combout\ & ( (!\inst5|Mux13~combout\) # ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~85_combout\))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[3]~87_combout\))) ) ) ) # ( !\inst4|inst4|outputs[3]~86_combout\ & ( \inst4|inst4|outputs[3]~84_combout\ & ( (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\)) # (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & 
-- ((\inst4|inst4|outputs[3]~85_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[3]~87_combout\)))) ) ) ) # ( \inst4|inst4|outputs[3]~86_combout\ & ( !\inst4|inst4|outputs[3]~84_combout\ & ( (!\inst5|Mux13~combout\ & (\inst5|Mux14~combout\)) # 
-- (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~85_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[3]~87_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[3]~86_combout\ & ( !\inst4|inst4|outputs[3]~84_combout\ & ( 
-- (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~85_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[3]~87_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[3]~87_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[3]~85_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[3]~86_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[3]~84_combout\,
	combout => \inst4|inst4|outputs[3]~88_combout\);

-- Location: MLABCELL_X13_Y7_N42
\inst4|inst4|outputs[3]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~100_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[62][3]~896_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[54][3]~900_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[58][3]~904_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[50][3]~908_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[58][3]~904_combout\,
	datab => \inst4|inst6|ALT_INV_output[50][3]~908_combout\,
	datac => \inst4|inst6|ALT_INV_output[54][3]~900_combout\,
	datad => \inst4|inst6|ALT_INV_output[62][3]~896_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[3]~100_combout\);

-- Location: MLABCELL_X13_Y7_N21
\inst4|inst4|outputs[3]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~101_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[61][3]~832_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[53][3]~836_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[57][3]~840_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[49][3]~844_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[61][3]~832_combout\,
	datab => \inst4|inst6|ALT_INV_output[53][3]~836_combout\,
	datac => \inst4|inst6|ALT_INV_output[57][3]~840_combout\,
	datad => \inst4|inst6|ALT_INV_output[49][3]~844_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[3]~101_combout\);

-- Location: MLABCELL_X13_Y7_N54
\inst4|inst4|outputs[3]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~102_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[63][3]~768_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[55][3]~772_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[59][3]~776_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[51][3]~780_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[55][3]~772_combout\,
	datab => \inst4|inst6|ALT_INV_output[63][3]~768_combout\,
	datac => \inst4|inst6|ALT_INV_output[51][3]~780_combout\,
	datad => \inst4|inst6|ALT_INV_output[59][3]~776_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[3]~102_combout\);

-- Location: MLABCELL_X13_Y7_N51
\inst4|inst4|outputs[3]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~99_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[60][3]~960_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[52][3]~964_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[56][3]~968_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[48][3]~972_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[60][3]~960_combout\,
	datab => \inst4|inst6|ALT_INV_output[48][3]~972_combout\,
	datac => \inst4|inst6|ALT_INV_output[52][3]~964_combout\,
	datad => \inst4|inst6|ALT_INV_output[56][3]~968_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[3]~99_combout\);

-- Location: MLABCELL_X13_Y7_N30
\inst4|inst4|outputs[3]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~103_combout\ = ( \inst4|inst4|outputs[3]~102_combout\ & ( \inst4|inst4|outputs[3]~99_combout\ & ( (!\inst5|Mux15~combout\ & (((!\inst5|Mux16~combout\) # (\inst4|inst4|outputs[3]~101_combout\)))) # (\inst5|Mux15~combout\ & 
-- (((\inst5|Mux16~combout\)) # (\inst4|inst4|outputs[3]~100_combout\))) ) ) ) # ( !\inst4|inst4|outputs[3]~102_combout\ & ( \inst4|inst4|outputs[3]~99_combout\ & ( (!\inst5|Mux15~combout\ & (((!\inst5|Mux16~combout\) # 
-- (\inst4|inst4|outputs[3]~101_combout\)))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[3]~100_combout\ & ((!\inst5|Mux16~combout\)))) ) ) ) # ( \inst4|inst4|outputs[3]~102_combout\ & ( !\inst4|inst4|outputs[3]~99_combout\ & ( (!\inst5|Mux15~combout\ & 
-- (((\inst4|inst4|outputs[3]~101_combout\ & \inst5|Mux16~combout\)))) # (\inst5|Mux15~combout\ & (((\inst5|Mux16~combout\)) # (\inst4|inst4|outputs[3]~100_combout\))) ) ) ) # ( !\inst4|inst4|outputs[3]~102_combout\ & ( !\inst4|inst4|outputs[3]~99_combout\ & 
-- ( (!\inst5|Mux15~combout\ & (((\inst4|inst4|outputs[3]~101_combout\ & \inst5|Mux16~combout\)))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[3]~100_combout\ & ((!\inst5|Mux16~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[3]~100_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[3]~101_combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[3]~102_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[3]~99_combout\,
	combout => \inst4|inst4|outputs[3]~103_combout\);

-- Location: MLABCELL_X13_Y7_N15
\inst4|inst4|outputs[3]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~104_combout\ = ( \inst4|inst4|outputs[3]~88_combout\ & ( \inst4|inst4|outputs[3]~103_combout\ & ( (!\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\) # ((\inst4|inst4|outputs[3]~93_combout\)))) # (\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[3]~98_combout\)) # (\inst5|Mux11~combout\))) ) ) ) # ( !\inst4|inst4|outputs[3]~88_combout\ & ( \inst4|inst4|outputs[3]~103_combout\ & ( (!\inst5|Mux12~combout\ & (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[3]~93_combout\))) # 
-- (\inst5|Mux12~combout\ & (((\inst4|inst4|outputs[3]~98_combout\)) # (\inst5|Mux11~combout\))) ) ) ) # ( \inst4|inst4|outputs[3]~88_combout\ & ( !\inst4|inst4|outputs[3]~103_combout\ & ( (!\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\) # 
-- ((\inst4|inst4|outputs[3]~93_combout\)))) # (\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[3]~98_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[3]~88_combout\ & ( !\inst4|inst4|outputs[3]~103_combout\ & ( (!\inst5|Mux12~combout\ & 
-- (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[3]~93_combout\))) # (\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[3]~98_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[3]~93_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[3]~98_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[3]~88_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[3]~103_combout\,
	combout => \inst4|inst4|outputs[3]~104_combout\);

-- Location: LABCELL_X20_Y6_N42
\inst1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~13_sumout\ = SUM(( \inst4|inst4|outputs[4]~83_combout\ ) + ( \inst4|inst5|outputs[4]~83_combout\ ) + ( \inst1|Add0~18\ ))
-- \inst1|Add0~14\ = CARRY(( \inst4|inst4|outputs[4]~83_combout\ ) + ( \inst4|inst5|outputs[4]~83_combout\ ) + ( \inst1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[4]~83_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~83_combout\,
	cin => \inst1|Add0~18\,
	sumout => \inst1|Add0~13_sumout\,
	cout => \inst1|Add0~14\);

-- Location: LABCELL_X20_Y6_N0
\inst1|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux3~1_combout\ = ( \inst1|Add0~13_sumout\ & ( (!\inst5|Mux26~0_combout\ & (((\inst4|inst4|outputs[4]~83_combout\)) # (\inst5|Mux28~0_combout\))) # (\inst5|Mux26~0_combout\ & (!\inst4|inst4|outputs[4]~83_combout\ $ (((\inst5|Mux28~0_combout\ & 
-- !\inst4|inst5|outputs[4]~83_combout\))))) ) ) # ( !\inst1|Add0~13_sumout\ & ( (!\inst5|Mux26~0_combout\ & (!\inst5|Mux28~0_combout\ & ((\inst4|inst4|outputs[4]~83_combout\)))) # (\inst5|Mux26~0_combout\ & (!\inst4|inst4|outputs[4]~83_combout\ $ 
-- (((\inst5|Mux28~0_combout\ & !\inst4|inst5|outputs[4]~83_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010110011000010001011001100001100111101110100110011110111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux26~0_combout\,
	datab => \inst5|ALT_INV_Mux28~0_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[4]~83_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~83_combout\,
	dataf => \inst1|ALT_INV_Add0~13_sumout\,
	combout => \inst1|Mux3~1_combout\);

-- Location: LABCELL_X24_Y9_N30
\inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1397~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1397~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1397~feeder_combout\);

-- Location: FF_X24_Y9_N31
\inst4|inst7|GEN_REG:37:REGX|Q[4]_NEW_REG1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1397~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1397\);

-- Location: MLABCELL_X23_Y13_N42
\inst4|inst6|output[37][4]~1172\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][4]~1172_combout\ = ( !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((\inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1397\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & 
-- !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((\inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1397\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1399\))) ) ) # ( \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((\inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1395\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & 
-- !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((\inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1395\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[4]_OTERM1399\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM235\,
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[4]_OTERM1399\,
	datac => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[4]_OTERM1395\,
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM237\,
	datae => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM225\,
	dataf => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM233\,
	datag => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[4]_OTERM1397\,
	combout => \inst4|inst6|output[37][4]~1172_combout\);

-- Location: FF_X20_Y14_N44
\inst4|inst7|GEN_REG:5:REGX|Q[4]_NEW_REG1890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1891\);

-- Location: FF_X20_Y14_N23
\inst4|inst7|GEN_REG:5:REGX|Q[4]_NEW_REG1886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1887\);

-- Location: LABCELL_X20_Y14_N0
\inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1889~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1889~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1889~feeder_combout\);

-- Location: FF_X20_Y14_N2
\inst4|inst7|GEN_REG:5:REGX|Q[4]_NEW_REG1888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1889~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1889\);

-- Location: LABCELL_X20_Y14_N42
\inst4|inst6|output[5][4]~1236\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][4]~1236_combout\ = ( !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1891\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1889\ & 
-- ((!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))))) # (\inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1891\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1889\ & !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) ) # ( \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1891\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1887\ & 
-- ((!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))))) # (\inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1891\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[4]_OTERM1887\ & !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM279\,
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[4]_OTERM1891\,
	datac => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[4]_OTERM1887\,
	datad => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM277\,
	datae => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM267\,
	dataf => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM275\,
	datag => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[4]_OTERM1889\,
	combout => \inst4|inst6|output[5][4]~1236_combout\);

-- Location: FF_X21_Y10_N2
\inst4|inst7|GEN_REG:21:REGX|Q[4]_NEW_REG1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1047\);

-- Location: FF_X21_Y10_N14
\inst4|inst7|GEN_REG:21:REGX|Q[4]_NEW_REG1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1051\);

-- Location: FF_X21_Y10_N5
\inst4|inst7|GEN_REG:21:REGX|Q[4]_NEW_REG1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1049\);

-- Location: LABCELL_X21_Y10_N12
\inst4|inst6|output[21][4]~1108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][4]~1108_combout\ = ( !\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1049\)))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & \inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1049\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1051\))) ) ) # ( \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1047\)))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & \inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1047\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[4]_OTERM1051\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM51\,
	datab => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM55\,
	datac => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[4]_OTERM1047\,
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM53\,
	datae => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM43~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[4]_OTERM1051\,
	datag => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[4]_OTERM1049\,
	combout => \inst4|inst6|output[21][4]~1108_combout\);

-- Location: FF_X21_Y4_N28
\inst4|inst7|GEN_REG:53:REGX|Q[4]_NEW_REG884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM885\);

-- Location: FF_X21_Y1_N25
\inst4|inst7|GEN_REG:53:REGX|Q[4]_NEW_REG888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM889\);

-- Location: FF_X21_Y4_N58
\inst4|inst7|GEN_REG:53:REGX|Q[4]_NEW_REG886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM887\);

-- Location: LABCELL_X21_Y1_N24
\inst4|inst6|output[53][4]~1044\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][4]~1044_combout\ = ( !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ & (\inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM887\ & 
-- ((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\))))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ & (\inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM887\ & !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM889\))) ) ) # ( \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ & (\inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM885\ & 
-- ((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\))))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\ & (\inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM885\ & !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[4]_OTERM889\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM109\,
	datab => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM111\,
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[4]_OTERM885\,
	datad => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[4]_OTERM889\,
	datae => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM99\,
	dataf => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM107\,
	datag => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[4]_OTERM887\,
	combout => \inst4|inst6|output[53][4]~1044_combout\);

-- Location: LABCELL_X29_Y9_N24
\inst4|inst4|outputs[4]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~75_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[53][4]~1044_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[21][4]~1108_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[37][4]~1172_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[5][4]~1236_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[37][4]~1172_combout\,
	datab => \inst4|inst6|ALT_INV_output[5][4]~1236_combout\,
	datac => \inst4|inst6|ALT_INV_output[21][4]~1108_combout\,
	datad => \inst4|inst6|ALT_INV_output[53][4]~1044_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~75_combout\);

-- Location: LABCELL_X26_Y9_N51
\inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2127~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2127~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2127~feeder_combout\);

-- Location: FF_X26_Y9_N52
\inst4|inst7|GEN_REG:7:REGX|Q[4]_NEW_REG2126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2127~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2127\);

-- Location: FF_X26_Y9_N44
\inst4|inst7|GEN_REG:7:REGX|Q[4]_NEW_REG2130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2131\);

-- Location: LABCELL_X26_Y9_N0
\inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2129~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2129~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2129~feeder_combout\);

-- Location: FF_X26_Y9_N2
\inst4|inst7|GEN_REG:7:REGX|Q[4]_NEW_REG2128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2129~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2129\);

-- Location: LABCELL_X26_Y9_N42
\inst4|inst6|output[7][4]~1232\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][4]~1232_combout\ = ( !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2129\ & 
-- (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2129\ & \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\))) # 
-- (\inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2131\))) ) ) # ( \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2127\ & 
-- (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2127\ & \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\))) # 
-- (\inst4|inst7|GEN_REG:7:REGX|Q[4]_OTERM2131\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM599\,
	datab => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM597~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[4]_OTERM2127\,
	datad => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM601\,
	datae => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM589\,
	dataf => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[4]_OTERM2131\,
	datag => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[4]_OTERM2129\,
	combout => \inst4|inst6|output[7][4]~1232_combout\);

-- Location: FF_X20_Y10_N20
\inst4|inst7|GEN_REG:55:REGX|Q[4]_NEW_REG936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM937\);

-- Location: FF_X20_Y10_N44
\inst4|inst7|GEN_REG:55:REGX|Q[4]_NEW_REG940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM941\);

-- Location: FF_X20_Y10_N23
\inst4|inst7|GEN_REG:55:REGX|Q[4]_NEW_REG938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM939\);

-- Location: LABCELL_X20_Y10_N42
\inst4|inst6|output[55][4]~1028\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][4]~1028_combout\ = ( !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\ & (\inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM939\ & 
-- ((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\ & (\inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM939\ & \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM941\))) ) ) # ( \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\ & (\inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM937\ & 
-- ((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\ & (\inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM937\ & \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[4]_OTERM941\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM23\,
	datab => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM25\,
	datac => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[4]_OTERM937\,
	datad => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[4]_OTERM941\,
	datae => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM15\,
	dataf => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM27\,
	datag => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[4]_OTERM939\,
	combout => \inst4|inst6|output[55][4]~1028_combout\);

-- Location: FF_X24_Y2_N50
\inst4|inst7|GEN_REG:23:REGX|Q[4]_NEW_REG1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1145\);

-- Location: LABCELL_X24_Y2_N39
\inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1141~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1141~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1141~feeder_combout\);

-- Location: FF_X24_Y2_N40
\inst4|inst7|GEN_REG:23:REGX|Q[4]_NEW_REG1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1141~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1141\);

-- Location: FF_X24_Y6_N25
\inst4|inst7|GEN_REG:23:REGX|Q[4]_NEW_REG1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1143\);

-- Location: LABCELL_X24_Y2_N48
\inst4|inst6|output[23][4]~1104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][4]~1104_combout\ = ( !\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1145\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1143\ & 
-- ((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1145\ & (((!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1143\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\))) ) ) # ( \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1145\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1141\ & 
-- ((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1145\ & (((!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[4]_OTERM1141\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[4]_OTERM1145\,
	datab => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM121\,
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[4]_OTERM1141\,
	datad => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM123\,
	datae => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM113\,
	dataf => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM125\,
	datag => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[4]_OTERM1143\,
	combout => \inst4|inst6|output[23][4]~1104_combout\);

-- Location: FF_X19_Y13_N38
\inst4|inst7|GEN_REG:39:REGX|Q[4]_NEW_REG1632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1633\);

-- Location: LABCELL_X19_Y13_N3
\inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1629~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1629~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1629~feeder_combout\);

-- Location: FF_X19_Y13_N5
\inst4|inst7|GEN_REG:39:REGX|Q[4]_NEW_REG1628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1629~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1629\);

-- Location: LABCELL_X19_Y13_N0
\inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1631~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1631~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1631~feeder_combout\);

-- Location: FF_X19_Y13_N2
\inst4|inst7|GEN_REG:39:REGX|Q[4]_NEW_REG1630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1631~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1631\);

-- Location: LABCELL_X19_Y13_N36
\inst4|inst6|output[39][4]~1168\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][4]~1168_combout\ = ( !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1633\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1631\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & 
-- !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))))) # (\inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1633\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1631\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\))) ) ) # ( \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1633\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1629\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & 
-- !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))))) # (\inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1633\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[4]_OTERM1629\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[4]_OTERM1633\,
	datab => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM347\,
	datac => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[4]_OTERM1629\,
	datad => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM349\,
	datae => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM337\,
	dataf => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM345\,
	datag => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[4]_OTERM1631\,
	combout => \inst4|inst6|output[39][4]~1168_combout\);

-- Location: LABCELL_X29_Y9_N54
\inst4|inst4|outputs[4]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~76_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[55][4]~1028_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[23][4]~1104_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[39][4]~1168_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[7][4]~1232_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[7][4]~1232_combout\,
	datab => \inst4|inst6|ALT_INV_output[55][4]~1028_combout\,
	datac => \inst4|inst6|ALT_INV_output[23][4]~1104_combout\,
	datad => \inst4|inst6|ALT_INV_output[39][4]~1168_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~76_combout\);

-- Location: LABCELL_X10_Y7_N33
\inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2109~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2109~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2109~feeder_combout\);

-- Location: FF_X10_Y7_N35
\inst4|inst7|GEN_REG:36:REGX|Q[4]_NEW_REG2108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2109~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2109\);

-- Location: FF_X10_Y7_N49
\inst4|inst7|GEN_REG:36:REGX|Q[4]_NEW_REG2112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2113\);

-- Location: LABCELL_X10_Y7_N45
\inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2111~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2111~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2111~feeder_combout\);

-- Location: FF_X10_Y7_N47
\inst4|inst7|GEN_REG:36:REGX|Q[4]_NEW_REG2110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2111~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2111\);

-- Location: LABCELL_X10_Y7_N48
\inst4|inst6|output[36][4]~1180\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][4]~1180_combout\ = ( !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2113\ & (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2111\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2113\ & (((!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2111\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) ) # ( \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2113\ & (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2109\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2113\ & (((!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & \inst4|inst7|GEN_REG:36:REGX|Q[4]_OTERM2109\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM499\,
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM503\,
	datac => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[4]_OTERM2109\,
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[4]_OTERM2113\,
	datae => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM491\,
	dataf => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM501\,
	datag => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[4]_OTERM2111\,
	combout => \inst4|inst6|output[36][4]~1180_combout\);

-- Location: FF_X19_Y6_N26
\inst4|inst7|GEN_REG:52:REGX|Q[4]_NEW_REG1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1281\);

-- Location: FF_X19_Y6_N32
\inst4|inst7|GEN_REG:52:REGX|Q[4]_NEW_REG1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1285\);

-- Location: LABCELL_X19_Y6_N45
\inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1283~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1283~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1283~feeder_combout\);

-- Location: FF_X19_Y6_N47
\inst4|inst7|GEN_REG:52:REGX|Q[4]_NEW_REG1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1283~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1283\);

-- Location: LABCELL_X19_Y6_N30
\inst4|inst6|output[52][4]~1076\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][4]~1076_combout\ = ( !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1283\)))) # (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (((!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1283\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1285\))) ) ) # ( \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1281\)))) # (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\ & (((!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & \inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1281\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[4]_OTERM1285\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM135\,
	datab => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM139\,
	datac => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[4]_OTERM1281\,
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM137\,
	datae => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM127\,
	dataf => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[4]_OTERM1285\,
	datag => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[4]_OTERM1283\,
	combout => \inst4|inst6|output[52][4]~1076_combout\);

-- Location: FF_X24_Y6_N14
\inst4|inst7|GEN_REG:20:REGX|Q[4]_NEW_REG1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1543\);

-- Location: MLABCELL_X23_Y6_N6
\inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1539~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1539~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1539~feeder_combout\);

-- Location: FF_X23_Y6_N7
\inst4|inst7|GEN_REG:20:REGX|Q[4]_NEW_REG1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1539~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1539\);

-- Location: FF_X24_Y6_N38
\inst4|inst7|GEN_REG:20:REGX|Q[4]_NEW_REG1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1541\);

-- Location: LABCELL_X24_Y6_N12
\inst4|inst6|output[20][4]~1116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][4]~1116_combout\ = ( !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1543\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & (\inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1541\ & 
-- ((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\))))) # (\inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1543\ & (((\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & (\inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1541\ & !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\))) ) ) # ( \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1543\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & (\inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1539\ & 
-- ((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\))))) # (\inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1543\ & (((\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & (\inst4|inst7|GEN_REG:20:REGX|Q[4]_OTERM1539\ & !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM265\,
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[4]_OTERM1543\,
	datac => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[4]_OTERM1539\,
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM263\,
	datae => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM253\,
	dataf => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM261\,
	datag => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[4]_OTERM1541\,
	combout => \inst4|inst6|output[20][4]~1116_combout\);

-- Location: FF_X12_Y6_N49
\inst4|inst7|GEN_REG:4:REGX|Q[4]_NEW_REG2610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2611\);

-- Location: FF_X28_Y7_N31
\inst4|inst7|GEN_REG:4:REGX|Q[4]_NEW_REG2606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2607\);

-- Location: LABCELL_X10_Y6_N45
\inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2609~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2609~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2609~feeder_combout\);

-- Location: FF_X10_Y6_N46
\inst4|inst7|GEN_REG:4:REGX|Q[4]_NEW_REG2608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2609~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2609\);

-- Location: LABCELL_X12_Y6_N48
\inst4|inst6|output[4][4]~1244\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][4]~1244_combout\ = ( !\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2611\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2609\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2611\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2609\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) ) # ( \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2611\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2607\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2611\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[4]_OTERM2607\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM851\,
	datab => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[4]_OTERM2611\,
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[4]_OTERM2607\,
	datad => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM855\,
	datae => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM843\,
	dataf => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM853\,
	datag => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[4]_OTERM2609\,
	combout => \inst4|inst6|output[4][4]~1244_combout\);

-- Location: LABCELL_X29_Y9_N0
\inst4|inst4|outputs[4]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~73_combout\ = ( \inst4|inst6|output[4][4]~1244_combout\ & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & ((\inst4|inst6|output[20][4]~1116_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst6|output[52][4]~1076_combout\)) ) 
-- ) ) # ( !\inst4|inst6|output[4][4]~1244_combout\ & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & ((\inst4|inst6|output[20][4]~1116_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst6|output[52][4]~1076_combout\)) ) ) ) # ( 
-- \inst4|inst6|output[4][4]~1244_combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\) # (\inst4|inst6|output[36][4]~1180_combout\) ) ) ) # ( !\inst4|inst6|output[4][4]~1244_combout\ & ( !\inst5|Mux12~combout\ & ( 
-- (\inst4|inst6|output[36][4]~1180_combout\ & \inst5|Mux11~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[36][4]~1180_combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst4|inst6|ALT_INV_output[52][4]~1076_combout\,
	datad => \inst4|inst6|ALT_INV_output[20][4]~1116_combout\,
	datae => \inst4|inst6|ALT_INV_output[4][4]~1244_combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~73_combout\);

-- Location: FF_X14_Y5_N4
\inst4|inst7|GEN_REG:54:REGX|Q[4]_NEW_REG1128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1129\);

-- Location: FF_X14_Y5_N14
\inst4|inst7|GEN_REG:54:REGX|Q[4]_NEW_REG1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1133\);

-- Location: FF_X14_Y5_N43
\inst4|inst7|GEN_REG:54:REGX|Q[4]_NEW_REG1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1131\);

-- Location: LABCELL_X14_Y5_N12
\inst4|inst6|output[54][4]~1060\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][4]~1060_combout\ = ( !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1131\ & 
-- ((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\ & (((\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1131\ & !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1133\))) ) ) # ( \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1129\ & 
-- ((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\ & (((\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1129\ & !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[4]_OTERM1133\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM83\,
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM81\,
	datac => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[4]_OTERM1129\,
	datad => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[4]_OTERM1133\,
	datae => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM71\,
	dataf => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM79\,
	datag => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[4]_OTERM1131\,
	combout => \inst4|inst6|output[54][4]~1060_combout\);

-- Location: FF_X16_Y6_N20
\inst4|inst7|GEN_REG:38:REGX|Q[4]_NEW_REG1950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1951\);

-- Location: LABCELL_X14_Y2_N36
\inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1947~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1947~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1947~feeder_combout\);

-- Location: FF_X14_Y2_N37
\inst4|inst7|GEN_REG:38:REGX|Q[4]_NEW_REG1946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1947~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1947\);

-- Location: FF_X16_Y6_N2
\inst4|inst7|GEN_REG:38:REGX|Q[4]_NEW_REG1948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1949\);

-- Location: LABCELL_X16_Y6_N18
\inst4|inst6|output[38][4]~1176\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][4]~1176_combout\ = ( !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1951\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1949\ & 
-- ((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))))) # (\inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1951\ & (((\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1949\ & !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))) # 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) ) # ( \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1951\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1947\ & 
-- ((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))))) # (\inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1951\ & (((\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[4]_OTERM1947\ & !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))) # 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[4]_OTERM1951\,
	datab => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM489\,
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[4]_OTERM1947\,
	datad => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM487\,
	datae => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM477\,
	dataf => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM485\,
	datag => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[4]_OTERM1949\,
	combout => \inst4|inst6|output[38][4]~1176_combout\);

-- Location: FF_X21_Y4_N14
\inst4|inst7|GEN_REG:22:REGX|Q[4]_NEW_REG1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1387\);

-- Location: FF_X21_Y4_N5
\inst4|inst7|GEN_REG:22:REGX|Q[4]_NEW_REG1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1383\);

-- Location: FF_X21_Y4_N52
\inst4|inst7|GEN_REG:22:REGX|Q[4]_NEW_REG1384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1385\);

-- Location: LABCELL_X21_Y4_N12
\inst4|inst6|output[22][4]~1112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][4]~1112_combout\ = ( !\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1387\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1385\ & 
-- ((\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))))) # (\inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1387\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1385\ & \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\))) ) ) # ( \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1387\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1383\ & 
-- ((\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))))) # (\inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1387\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[4]_OTERM1383\ & \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM205\,
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[4]_OTERM1387\,
	datac => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[4]_OTERM1383\,
	datad => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM207\,
	datae => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM197\,
	dataf => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM209\,
	datag => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[4]_OTERM1385\,
	combout => \inst4|inst6|output[22][4]~1112_combout\);

-- Location: FF_X24_Y7_N53
\inst4|inst7|GEN_REG:6:REGX|Q[4]_NEW_REG2474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2475\);

-- Location: FF_X24_Y7_N32
\inst4|inst7|GEN_REG:6:REGX|Q[4]_NEW_REG2478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2479\);

-- Location: LABCELL_X24_Y7_N3
\inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2477~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2477~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2477~feeder_combout\);

-- Location: FF_X24_Y7_N5
\inst4|inst7|GEN_REG:6:REGX|Q[4]_NEW_REG2476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2477~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2477\);

-- Location: LABCELL_X24_Y7_N30
\inst4|inst6|output[6][4]~1240\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][4]~1240_combout\ = ( !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & (\inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2477\ & 
-- ((!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & (\inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2477\ & !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2479\))) ) ) # ( \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & (\inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2475\ & 
-- ((!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & (\inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2475\ & !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[4]_OTERM2479\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM729\,
	datab => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM731\,
	datac => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[4]_OTERM2475\,
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[4]_OTERM2479\,
	datae => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM719\,
	dataf => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM727\,
	datag => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[4]_OTERM2477\,
	combout => \inst4|inst6|output[6][4]~1240_combout\);

-- Location: LABCELL_X29_Y9_N12
\inst4|inst4|outputs[4]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~74_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[54][4]~1060_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[38][4]~1176_combout\ ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[22][4]~1112_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[6][4]~1240_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[54][4]~1060_combout\,
	datab => \inst4|inst6|ALT_INV_output[38][4]~1176_combout\,
	datac => \inst4|inst6|ALT_INV_output[22][4]~1112_combout\,
	datad => \inst4|inst6|ALT_INV_output[6][4]~1240_combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~74_combout\);

-- Location: LABCELL_X29_Y9_N6
\inst4|inst4|outputs[4]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~77_combout\ = ( \inst4|inst4|outputs[4]~73_combout\ & ( \inst4|inst4|outputs[4]~74_combout\ & ( (!\inst5|Mux16~combout\) # ((!\inst5|Mux15~combout\ & (\inst4|inst4|outputs[4]~75_combout\)) # (\inst5|Mux15~combout\ & 
-- ((\inst4|inst4|outputs[4]~76_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[4]~73_combout\ & ( \inst4|inst4|outputs[4]~74_combout\ & ( (!\inst5|Mux16~combout\ & (((\inst5|Mux15~combout\)))) # (\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & 
-- (\inst4|inst4|outputs[4]~75_combout\)) # (\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[4]~76_combout\))))) ) ) ) # ( \inst4|inst4|outputs[4]~73_combout\ & ( !\inst4|inst4|outputs[4]~74_combout\ & ( (!\inst5|Mux16~combout\ & (((!\inst5|Mux15~combout\)))) 
-- # (\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & (\inst4|inst4|outputs[4]~75_combout\)) # (\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[4]~76_combout\))))) ) ) ) # ( !\inst4|inst4|outputs[4]~73_combout\ & ( !\inst4|inst4|outputs[4]~74_combout\ & ( 
-- (\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & (\inst4|inst4|outputs[4]~75_combout\)) # (\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[4]~76_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[4]~75_combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[4]~76_combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[4]~73_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[4]~74_combout\,
	combout => \inst4|inst4|outputs[4]~77_combout\);

-- Location: LABCELL_X26_Y3_N54
\inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2655~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2655~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2655~feeder_combout\);

-- Location: FF_X26_Y3_N56
\inst4|inst7|GEN_REG:11:REGX|Q[4]_NEW_REG2654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2655~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2655\);

-- Location: FF_X26_Y3_N14
\inst4|inst7|GEN_REG:11:REGX|Q[4]_NEW_REG2658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2659\);

-- Location: LABCELL_X26_Y3_N3
\inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2657~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2657~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2657~feeder_combout\);

-- Location: FF_X26_Y3_N5
\inst4|inst7|GEN_REG:11:REGX|Q[4]_NEW_REG2656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2657~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2657\);

-- Location: LABCELL_X26_Y3_N12
\inst4|inst6|output[11][4]~1248\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][4]~1248_combout\ = ( !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2657\ & 
-- ((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))))) # (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (((\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2657\ & !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2659\))) ) ) # ( \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2655\ & 
-- ((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))))) # (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (((\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2655\ & !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[4]_OTERM2659\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM869\,
	datab => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM867\,
	datac => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[4]_OTERM2655\,
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[4]_OTERM2659\,
	datae => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM857\,
	dataf => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM865\,
	datag => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[4]_OTERM2657\,
	combout => \inst4|inst6|output[11][4]~1248_combout\);

-- Location: LABCELL_X14_Y3_N54
\inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1311~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1311~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1311~feeder_combout\);

-- Location: FF_X14_Y3_N56
\inst4|inst7|GEN_REG:59:REGX|Q[4]_NEW_REG1310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1311~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1311\);

-- Location: LABCELL_X14_Y3_N51
\inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1315~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1315~feeder_combout\ = ( \inst5|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1315~feeder_combout\);

-- Location: FF_X14_Y3_N53
\inst4|inst7|GEN_REG:59:REGX|Q[4]_NEW_REG1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1315~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1315\);

-- Location: LABCELL_X14_Y3_N57
\inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1313~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1313~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1313~feeder_combout\);

-- Location: FF_X14_Y3_N59
\inst4|inst7|GEN_REG:59:REGX|Q[4]_NEW_REG1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1313~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1313\);

-- Location: LABCELL_X14_Y3_N24
\inst4|inst6|output[59][4]~1032\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][4]~1032_combout\ = ( !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1313\ & 
-- (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ & (((\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1313\ & !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\))) # 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1315\))) ) ) # ( \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1311\ & 
-- (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ & (((\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1311\ & !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\))) # 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[4]_OTERM1315\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM165\,
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM167\,
	datac => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[4]_OTERM1311\,
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM163\,
	datae => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM155\,
	dataf => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[4]_OTERM1315\,
	datag => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[4]_OTERM1313\,
	combout => \inst4|inst6|output[59][4]~1032_combout\);

-- Location: FF_X7_Y7_N38
\inst4|inst7|GEN_REG:27:REGX|Q[4]_NEW_REG1620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1621\);

-- Location: LABCELL_X7_Y7_N45
\inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1617~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1617~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1617~feeder_combout\);

-- Location: FF_X7_Y7_N46
\inst4|inst7|GEN_REG:27:REGX|Q[4]_NEW_REG1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1617~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1617\);

-- Location: LABCELL_X7_Y7_N57
\inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1619~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1619~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1619~feeder_combout\);

-- Location: FF_X7_Y7_N59
\inst4|inst7|GEN_REG:27:REGX|Q[4]_NEW_REG1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1619~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1619\);

-- Location: LABCELL_X7_Y7_N36
\inst4|inst6|output[27][4]~1120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][4]~1120_combout\ = ( !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1621\ & (((\inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1619\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ & 
-- !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1621\ & (((\inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1619\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ & 
-- !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\))) ) ) # ( \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1621\ & 
-- (((\inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1617\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ & !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1621\ & 
-- (((\inst4|inst7|GEN_REG:27:REGX|Q[4]_OTERM1617\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ & !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[4]_OTERM1621\,
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM333\,
	datac => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[4]_OTERM1617\,
	datad => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM335\,
	datae => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM323~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM331~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[4]_OTERM1619\,
	combout => \inst4|inst6|output[27][4]~1120_combout\);

-- Location: FF_X7_Y7_N32
\inst4|inst7|GEN_REG:43:REGX|Q[4]_NEW_REG2118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2119\);

-- Location: LABCELL_X7_Y7_N24
\inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2115~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2115~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2115~feeder_combout\);

-- Location: FF_X7_Y7_N26
\inst4|inst7|GEN_REG:43:REGX|Q[4]_NEW_REG2114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2115~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2115\);

-- Location: LABCELL_X7_Y7_N27
\inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2117~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2117~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2117~feeder_combout\);

-- Location: FF_X7_Y7_N29
\inst4|inst7|GEN_REG:43:REGX|Q[4]_NEW_REG2116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2117~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2117\);

-- Location: LABCELL_X7_Y7_N30
\inst4|inst6|output[43][4]~1184\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][4]~1184_combout\ = ( !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2117\ & (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\ & 
-- \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\))))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2117\ & (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\ & \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2119\))) ) ) # ( \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2115\ & (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\ & 
-- \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\))))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2115\ & (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\ & \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[4]_OTERM2119\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM585\,
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[4]_OTERM2119\,
	datac => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[4]_OTERM2115\,
	datad => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM583\,
	datae => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM575\,
	dataf => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM587\,
	datag => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[4]_OTERM2117\,
	combout => \inst4|inst6|output[43][4]~1184_combout\);

-- Location: MLABCELL_X28_Y8_N42
\inst4|inst4|outputs[4]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~71_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[59][4]~1032_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[27][4]~1120_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[43][4]~1184_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[11][4]~1248_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[11][4]~1248_combout\,
	datab => \inst4|inst6|ALT_INV_output[59][4]~1032_combout\,
	datac => \inst4|inst6|ALT_INV_output[27][4]~1120_combout\,
	datad => \inst4|inst6|ALT_INV_output[43][4]~1184_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~71_combout\);

-- Location: FF_X25_Y10_N44
\inst4|inst7|GEN_REG:24:REGX|Q[4]_NEW_REG2094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2095\);

-- Location: FF_X25_Y10_N5
\inst4|inst7|GEN_REG:24:REGX|Q[4]_NEW_REG2090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2091\);

-- Location: FF_X25_Y10_N2
\inst4|inst7|GEN_REG:24:REGX|Q[4]_NEW_REG2092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2093\);

-- Location: LABCELL_X25_Y10_N42
\inst4|inst6|output[24][4]~1132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][4]~1132_combout\ = ( !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2095\ & (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2093\ & 
-- (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2095\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2093\ & 
-- !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\))) ) ) # ( \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2095\ & 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (\inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2091\ & (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2095\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[4]_OTERM2091\ & !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM447\,
	datab => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[4]_OTERM2095\,
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[4]_OTERM2091\,
	datad => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM443~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM435\,
	dataf => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM445\,
	datag => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[4]_OTERM2093\,
	combout => \inst4|inst6|output[24][4]~1132_combout\);

-- Location: FF_X16_Y2_N25
\inst4|inst7|GEN_REG:56:REGX|Q[4]_NEW_REG1764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1765\);

-- Location: LABCELL_X16_Y2_N3
\inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1761~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1761~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1761~feeder_combout\);

-- Location: FF_X16_Y2_N5
\inst4|inst7|GEN_REG:56:REGX|Q[4]_NEW_REG1760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1761~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1761\);

-- Location: FF_X16_Y2_N56
\inst4|inst7|GEN_REG:56:REGX|Q[4]_NEW_REG1762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1763\);

-- Location: LABCELL_X16_Y2_N24
\inst4|inst6|output[56][4]~1080\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][4]~1080_combout\ = ( !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1765\ & (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1763\ & 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\)))) # (\inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1765\ & (((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1763\ & \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\))) ) ) # ( \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1765\ & (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1761\ & 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\)))) # (\inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1765\ & (((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[4]_OTERM1761\ & \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM373\,
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[4]_OTERM1765\,
	datac => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[4]_OTERM1761\,
	datad => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM377\,
	datae => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM365\,
	dataf => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM375\,
	datag => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[4]_OTERM1763\,
	combout => \inst4|inst6|output[56][4]~1080_combout\);

-- Location: FF_X21_Y11_N40
\inst4|inst7|GEN_REG:8:REGX|Q[4]_NEW_REG3002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3003\);

-- Location: FF_X21_Y11_N14
\inst4|inst7|GEN_REG:8:REGX|Q[4]_NEW_REG3006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3007\);

-- Location: FF_X21_Y11_N59
\inst4|inst7|GEN_REG:8:REGX|Q[4]_NEW_REG3004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3005\);

-- Location: LABCELL_X21_Y11_N12
\inst4|inst6|output[8][4]~1260\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][4]~1260_combout\ = ( !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3007\ & (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3005\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3007\ & (((!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & \inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3005\))) # 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\))) ) ) # ( \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3007\ & (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3003\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3007\ & (((!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & \inst4|inst7|GEN_REG:8:REGX|Q[4]_OTERM3003\))) # 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1061\,
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1065\,
	datac => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[4]_OTERM3003\,
	datad => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[4]_OTERM3007\,
	datae => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1053\,
	dataf => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1063\,
	datag => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[4]_OTERM3005\,
	combout => \inst4|inst6|output[8][4]~1260_combout\);

-- Location: MLABCELL_X13_Y10_N27
\inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2595~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2595~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2595~feeder_combout\);

-- Location: FF_X13_Y10_N29
\inst4|inst7|GEN_REG:40:REGX|Q[4]_NEW_REG2594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2595~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2595\);

-- Location: FF_X13_Y10_N32
\inst4|inst7|GEN_REG:40:REGX|Q[4]_NEW_REG2598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2599\);

-- Location: MLABCELL_X13_Y10_N54
\inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2597~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2597~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2597~feeder_combout\);

-- Location: FF_X13_Y10_N56
\inst4|inst7|GEN_REG:40:REGX|Q[4]_NEW_REG2596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2597~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2597\);

-- Location: MLABCELL_X13_Y10_N30
\inst4|inst6|output[40][4]~1196\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][4]~1196_combout\ = ( !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\ & (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2597\)))) # (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\ & (((!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2597\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2599\))) ) ) # ( \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\ & (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2595\)))) # (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\ & (((!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & \inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2595\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[4]_OTERM2599\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM795\,
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM799\,
	datac => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[4]_OTERM2595\,
	datad => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM797\,
	datae => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM787\,
	dataf => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[4]_OTERM2599\,
	datag => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[4]_OTERM2597\,
	combout => \inst4|inst6|output[40][4]~1196_combout\);

-- Location: MLABCELL_X28_Y8_N54
\inst4|inst4|outputs[4]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~68_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[56][4]~1080_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[24][4]~1132_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[40][4]~1196_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[8][4]~1260_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[24][4]~1132_combout\,
	datab => \inst4|inst6|ALT_INV_output[56][4]~1080_combout\,
	datac => \inst4|inst6|ALT_INV_output[8][4]~1260_combout\,
	datad => \inst4|inst6|ALT_INV_output[40][4]~1196_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~68_combout\);

-- Location: FF_X26_Y5_N38
\inst4|inst7|GEN_REG:10:REGX|Q[4]_NEW_REG2892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2893\);

-- Location: FF_X26_Y7_N28
\inst4|inst7|GEN_REG:10:REGX|Q[4]_NEW_REG2888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2889\);

-- Location: FF_X26_Y5_N23
\inst4|inst7|GEN_REG:10:REGX|Q[4]_NEW_REG2890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2891\);

-- Location: LABCELL_X26_Y5_N36
\inst4|inst6|output[10][4]~1256\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][4]~1256_combout\ = ( !\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2893\ & (((\inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2891\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & 
-- \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))))) # (\inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2893\ & (((\inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2891\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\))) ) ) # ( \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2893\ & (((\inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2889\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & 
-- \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))))) # (\inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2893\ & (((\inst4|inst7|GEN_REG:10:REGX|Q[4]_OTERM2889\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[4]_OTERM2893\,
	datab => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1037\,
	datac => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[4]_OTERM2889\,
	datad => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1035\,
	datae => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1027\,
	dataf => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1039\,
	datag => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[4]_OTERM2891\,
	combout => \inst4|inst6|output[10][4]~1256_combout\);

-- Location: FF_X23_Y4_N2
\inst4|inst7|GEN_REG:26:REGX|Q[4]_NEW_REG1880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1881\);

-- Location: FF_X23_Y4_N32
\inst4|inst7|GEN_REG:26:REGX|Q[4]_NEW_REG1884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1885\);

-- Location: FF_X23_Y4_N29
\inst4|inst7|GEN_REG:26:REGX|Q[4]_NEW_REG1882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1883\);

-- Location: MLABCELL_X23_Y4_N30
\inst4|inst6|output[26][4]~1128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][4]~1128_combout\ = ( !\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & (\inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1883\ & 
-- ((\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ & (((!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & (\inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1883\ & \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))) # 
-- (\inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1885\))) ) ) # ( \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & 
-- (\inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1881\ & ((\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ & (((!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & (\inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1881\ & 
-- \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))) # (\inst4|inst7|GEN_REG:26:REGX|Q[4]_OTERM1885\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM431\,
	datab => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM429\,
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[4]_OTERM1881\,
	datad => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[4]_OTERM1885\,
	datae => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM421~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM433\,
	datag => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[4]_OTERM1883\,
	combout => \inst4|inst6|output[26][4]~1128_combout\);

-- Location: MLABCELL_X13_Y11_N48
\inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2469~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2469~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2469~feeder_combout\);

-- Location: FF_X13_Y11_N49
\inst4|inst7|GEN_REG:42:REGX|Q[4]_NEW_REG2468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2469~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2469\);

-- Location: FF_X14_Y7_N11
\inst4|inst7|GEN_REG:42:REGX|Q[4]_NEW_REG2472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2473\);

-- Location: FF_X14_Y7_N19
\inst4|inst7|GEN_REG:42:REGX|Q[4]_NEW_REG2470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2471\);

-- Location: LABCELL_X14_Y7_N9
\inst4|inst6|output[42][4]~1192\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][4]~1192_combout\ = ( !\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2471\ & 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\)))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2471\ & \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))) # 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2473\))) ) ) # ( \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2469\ & (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\)))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2469\ & 
-- \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))) # (\inst4|inst7|GEN_REG:42:REGX|Q[4]_OTERM2473\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM701\,
	datab => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM699\,
	datac => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[4]_OTERM2469\,
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM703\,
	datae => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM691~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[4]_OTERM2473\,
	datag => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[4]_OTERM2471\,
	combout => \inst4|inst6|output[42][4]~1192_combout\);

-- Location: FF_X20_Y2_N11
\inst4|inst7|GEN_REG:58:REGX|Q[4]_NEW_REG1604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1605\);

-- Location: FF_X21_Y2_N37
\inst4|inst7|GEN_REG:58:REGX|Q[4]_NEW_REG1608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1609\);

-- Location: FF_X21_Y2_N10
\inst4|inst7|GEN_REG:58:REGX|Q[4]_NEW_REG1606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1607\);

-- Location: LABCELL_X21_Y2_N36
\inst4|inst6|output[58][4]~1064\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][4]~1064_combout\ = ( !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1607\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1607\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1609\))) ) ) # ( \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1605\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1605\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[4]_OTERM1609\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM307\,
	datab => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM305\,
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[4]_OTERM1605\,
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[4]_OTERM1609\,
	datae => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM295\,
	dataf => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM303\,
	datag => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[4]_OTERM1607\,
	combout => \inst4|inst6|output[58][4]~1064_combout\);

-- Location: MLABCELL_X28_Y8_N0
\inst4|inst4|outputs[4]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~69_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[58][4]~1064_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[26][4]~1128_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[42][4]~1192_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[10][4]~1256_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[10][4]~1256_combout\,
	datab => \inst4|inst6|ALT_INV_output[26][4]~1128_combout\,
	datac => \inst4|inst6|ALT_INV_output[42][4]~1192_combout\,
	datad => \inst4|inst6|ALT_INV_output[58][4]~1064_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~69_combout\);

-- Location: MLABCELL_X18_Y6_N18
\inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1123~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1123~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1123~feeder_combout\);

-- Location: FF_X18_Y6_N20
\inst4|inst7|GEN_REG:57:REGX|Q[4]_NEW_REG1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1123~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1123\);

-- Location: FF_X18_Y6_N32
\inst4|inst7|GEN_REG:57:REGX|Q[4]_NEW_REG1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1127\);

-- Location: FF_X18_Y6_N23
\inst4|inst7|GEN_REG:57:REGX|Q[4]_NEW_REG1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1125\);

-- Location: MLABCELL_X18_Y6_N30
\inst4|inst6|output[57][4]~1048\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][4]~1048_combout\ = ( !\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1125\)))) # (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (((\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1125\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1127\))) ) ) # ( \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1123\)))) # (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (((\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & \inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1123\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[4]_OTERM1127\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM293\,
	datab => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM289\,
	datac => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[4]_OTERM1123\,
	datad => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM291\,
	datae => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM281\,
	dataf => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[4]_OTERM1127\,
	datag => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[4]_OTERM1125\,
	combout => \inst4|inst6|output[57][4]~1048_combout\);

-- Location: LABCELL_X19_Y3_N0
\inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1389~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1389~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1389~feeder_combout\);

-- Location: FF_X19_Y3_N1
\inst4|inst7|GEN_REG:25:REGX|Q[4]_NEW_REG1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1389~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1389\);

-- Location: FF_X19_Y3_N44
\inst4|inst7|GEN_REG:25:REGX|Q[4]_NEW_REG1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1393\);

-- Location: LABCELL_X19_Y3_N3
\inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1391~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1391~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1391~feeder_combout\);

-- Location: FF_X19_Y3_N5
\inst4|inst7|GEN_REG:25:REGX|Q[4]_NEW_REG1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1391~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1391\);

-- Location: LABCELL_X19_Y3_N42
\inst4|inst6|output[25][4]~1124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][4]~1124_combout\ = ( !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (\inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1391\ & 
-- (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (\inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1391\ & !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\))) # 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1393\))) ) ) # ( \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1389\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (\inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1389\ & 
-- !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\))) # (\inst4|inst7|GEN_REG:25:REGX|Q[4]_OTERM1393\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM223\,
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM221\,
	datac => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[4]_OTERM1389\,
	datad => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM219\,
	datae => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM211~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[4]_OTERM1393\,
	datag => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[4]_OTERM1391\,
	combout => \inst4|inst6|output[25][4]~1124_combout\);

-- Location: FF_X26_Y6_N31
\inst4|inst7|GEN_REG:41:REGX|Q[4]_NEW_REG1956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1957\);

-- Location: LABCELL_X25_Y6_N3
\inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1953~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1953~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1953~feeder_combout\);

-- Location: FF_X25_Y6_N5
\inst4|inst7|GEN_REG:41:REGX|Q[4]_NEW_REG1952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1953~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1953\);

-- Location: FF_X25_Y6_N16
\inst4|inst7|GEN_REG:41:REGX|Q[7]_NEW_REG514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst4|inst4|Equal0~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515\);

-- Location: FF_X25_Y6_N34
\inst4|inst7|GEN_REG:41:REGX|Q[4]_NEW_REG1954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1955\);

-- Location: LABCELL_X26_Y6_N30
\inst4|inst6|output[41][4]~1188\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][4]~1188_combout\ = ( !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1957\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & (\inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1955\ & 
-- ((!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))))) # (\inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1957\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & (\inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1955\ & !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))) # 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515\))) ) ) # ( \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1957\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & (\inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1953\ & 
-- ((!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))))) # (\inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1957\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & (\inst4|inst7|GEN_REG:41:REGX|Q[4]_OTERM1953\ & !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))) # 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[4]_OTERM1957\,
	datab => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM517\,
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[4]_OTERM1953\,
	datad => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM515\,
	datae => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM505\,
	dataf => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM513\,
	datag => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[4]_OTERM1955\,
	combout => \inst4|inst6|output[41][4]~1188_combout\);

-- Location: FF_X16_Y4_N56
\inst4|inst7|GEN_REG:9:REGX|Q[4]_NEW_REG2484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2485\);

-- Location: LABCELL_X16_Y4_N51
\inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2481~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2481~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2481~feeder_combout\);

-- Location: FF_X16_Y4_N53
\inst4|inst7|GEN_REG:9:REGX|Q[4]_NEW_REG2480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2481~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2481\);

-- Location: FF_X16_Y4_N1
\inst4|inst7|GEN_REG:9:REGX|Q[4]_NEW_REG2482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2483\);

-- Location: LABCELL_X16_Y4_N54
\inst4|inst6|output[9][4]~1252\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][4]~1252_combout\ = ( !\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2485\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & (\inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2483\ & 
-- ((!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\))))) # (\inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2485\ & (((\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & (\inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2483\ & !\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) ) # ( \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2485\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & (\inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2481\ & 
-- ((!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\))))) # (\inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2485\ & (((\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & (\inst4|inst7|GEN_REG:9:REGX|Q[4]_OTERM2481\ & !\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[4]_OTERM2485\,
	datab => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM531\,
	datac => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[4]_OTERM2481\,
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM529\,
	datae => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM519\,
	dataf => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM527\,
	datag => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[4]_OTERM2483\,
	combout => \inst4|inst6|output[9][4]~1252_combout\);

-- Location: MLABCELL_X28_Y8_N24
\inst4|inst4|outputs[4]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~70_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[57][4]~1048_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[25][4]~1124_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[41][4]~1188_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[9][4]~1252_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[57][4]~1048_combout\,
	datab => \inst4|inst6|ALT_INV_output[25][4]~1124_combout\,
	datac => \inst4|inst6|ALT_INV_output[41][4]~1188_combout\,
	datad => \inst4|inst6|ALT_INV_output[9][4]~1252_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~70_combout\);

-- Location: MLABCELL_X28_Y8_N15
\inst4|inst4|outputs[4]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~72_combout\ = ( \inst4|inst4|outputs[4]~69_combout\ & ( \inst4|inst4|outputs[4]~70_combout\ & ( (!\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[4]~68_combout\) # (\inst5|Mux15~combout\)))) # (\inst5|Mux16~combout\ & 
-- (((!\inst5|Mux15~combout\)) # (\inst4|inst4|outputs[4]~71_combout\))) ) ) ) # ( !\inst4|inst4|outputs[4]~69_combout\ & ( \inst4|inst4|outputs[4]~70_combout\ & ( (!\inst5|Mux16~combout\ & (((!\inst5|Mux15~combout\ & \inst4|inst4|outputs[4]~68_combout\)))) 
-- # (\inst5|Mux16~combout\ & (((!\inst5|Mux15~combout\)) # (\inst4|inst4|outputs[4]~71_combout\))) ) ) ) # ( \inst4|inst4|outputs[4]~69_combout\ & ( !\inst4|inst4|outputs[4]~70_combout\ & ( (!\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[4]~68_combout\) # 
-- (\inst5|Mux15~combout\)))) # (\inst5|Mux16~combout\ & (\inst4|inst4|outputs[4]~71_combout\ & (\inst5|Mux15~combout\))) ) ) ) # ( !\inst4|inst4|outputs[4]~69_combout\ & ( !\inst4|inst4|outputs[4]~70_combout\ & ( (!\inst5|Mux16~combout\ & 
-- (((!\inst5|Mux15~combout\ & \inst4|inst4|outputs[4]~68_combout\)))) # (\inst5|Mux16~combout\ & (\inst4|inst4|outputs[4]~71_combout\ & (\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[4]~71_combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~68_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[4]~69_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[4]~70_combout\,
	combout => \inst4|inst4|outputs[4]~72_combout\);

-- Location: MLABCELL_X18_Y2_N24
\inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1869~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1869~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1869~feeder_combout\);

-- Location: FF_X18_Y2_N25
\inst4|inst7|GEN_REG:62:REGX|Q[4]_NEW_REG1868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1869~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1869\);

-- Location: FF_X18_Y2_N20
\inst4|inst7|GEN_REG:62:REGX|Q[4]_NEW_REG1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1873\);

-- Location: FF_X18_Y2_N56
\inst4|inst7|GEN_REG:62:REGX|Q[4]_NEW_REG1870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1871\);

-- Location: MLABCELL_X18_Y2_N18
\inst4|inst6|output[62][4]~1056\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][4]~1056_combout\ = ( !\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1871\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1871\))) # 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1873\))) ) ) # ( \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & 
-- (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & (\inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1869\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & 
-- \inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1869\))) # (\inst4|inst7|GEN_REG:62:REGX|Q[4]_OTERM1873\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM181\,
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM177\,
	datac => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[4]_OTERM1869\,
	datad => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM179\,
	datae => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM169~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[4]_OTERM1873\,
	datag => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[4]_OTERM1871\,
	combout => \inst4|inst6|output[62][4]~1056_combout\);

-- Location: FF_X21_Y14_N46
\inst4|inst7|GEN_REG:60:REGX|Q[4]_NEW_REG2390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2391\);

-- Location: FF_X21_Y14_N50
\inst4|inst7|GEN_REG:60:REGX|Q[4]_NEW_REG2394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2395\);

-- Location: LABCELL_X21_Y14_N3
\inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2393~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2393~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2393~feeder_combout\);

-- Location: FF_X21_Y14_N5
\inst4|inst7|GEN_REG:60:REGX|Q[4]_NEW_REG2392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2393~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2393\);

-- Location: LABCELL_X21_Y14_N48
\inst4|inst6|output[60][4]~1072\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][4]~1072_combout\ = ( !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2393\ & 
-- (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\)))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2393\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2395\))) ) ) # ( \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2391\ & 
-- (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\)))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2391\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[4]_OTERM2395\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM249\,
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM251\,
	datac => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[4]_OTERM2391\,
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM247\,
	datae => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM239\,
	dataf => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[4]_OTERM2395\,
	datag => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[4]_OTERM2393\,
	combout => \inst4|inst6|output[60][4]~1072_combout\);

-- Location: MLABCELL_X28_Y10_N36
\inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1117~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1117~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1117~feeder_combout\);

-- Location: FF_X28_Y10_N38
\inst4|inst7|GEN_REG:63:REGX|Q[4]_NEW_REG1116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1117~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1117\);

-- Location: FF_X28_Y10_N8
\inst4|inst7|GEN_REG:63:REGX|Q[4]_NEW_REG1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1121\);

-- Location: MLABCELL_X28_Y10_N39
\inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1119~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1119~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1119~feeder_combout\);

-- Location: FF_X28_Y10_N40
\inst4|inst7|GEN_REG:63:REGX|Q[4]_NEW_REG1118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1119~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1119\);

-- Location: MLABCELL_X28_Y10_N6
\inst4|inst6|output[63][4]~1024\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][4]~1024_combout\ = ( !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1119\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1119\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1121\))) ) ) # ( \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1117\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1117\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[4]_OTERM1121\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM67\,
	datab => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM69\,
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[4]_OTERM1117\,
	datad => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM65\,
	datae => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM57\,
	dataf => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[4]_OTERM1121\,
	datag => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[4]_OTERM1119\,
	combout => \inst4|inst6|output[63][4]~1024_combout\);

-- Location: MLABCELL_X28_Y5_N45
\inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1377~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1377~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1377~feeder_combout\);

-- Location: FF_X28_Y5_N47
\inst4|inst7|GEN_REG:61:REGX|Q[4]_NEW_REG1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1377~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1377\);

-- Location: FF_X28_Y5_N53
\inst4|inst7|GEN_REG:61:REGX|Q[4]_NEW_REG1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1381\);

-- Location: MLABCELL_X28_Y5_N12
\inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1379~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1379~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1379~feeder_combout\);

-- Location: FF_X28_Y5_N14
\inst4|inst7|GEN_REG:61:REGX|Q[4]_NEW_REG1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1379~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1379\);

-- Location: MLABCELL_X28_Y5_N51
\inst4|inst6|output[61][4]~1040\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][4]~1040_combout\ = ( !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ 
-- & (\inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1379\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ & (((!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1379\))) 
-- # (\inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1381\))) ) ) # ( \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1377\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\ & (((!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & \inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1377\))) # (\inst4|inst7|GEN_REG:61:REGX|Q[4]_OTERM1381\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM37\,
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM41~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[4]_OTERM1377\,
	datad => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM39\,
	datae => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM29~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[4]_OTERM1381\,
	datag => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[4]_OTERM1379\,
	combout => \inst4|inst6|output[61][4]~1040_combout\);

-- Location: MLABCELL_X23_Y10_N0
\inst4|inst4|outputs[4]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~81_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[63][4]~1024_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[61][4]~1040_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[62][4]~1056_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[60][4]~1072_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[62][4]~1056_combout\,
	datab => \inst4|inst6|ALT_INV_output[60][4]~1072_combout\,
	datac => \inst4|inst6|ALT_INV_output[63][4]~1024_combout\,
	datad => \inst4|inst6|ALT_INV_output[61][4]~1040_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[4]~81_combout\);

-- Location: LABCELL_X10_Y8_N6
\inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1317~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1317~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1317~feeder_combout\);

-- Location: FF_X10_Y8_N7
\inst4|inst7|GEN_REG:47:REGX|Q[4]_NEW_REG1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1317~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1317\);

-- Location: FF_X10_Y8_N50
\inst4|inst7|GEN_REG:47:REGX|Q[4]_NEW_REG1320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1321\);

-- Location: LABCELL_X10_Y8_N36
\inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1319~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1319~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1319~feeder_combout\);

-- Location: FF_X10_Y8_N38
\inst4|inst7|GEN_REG:47:REGX|Q[4]_NEW_REG1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1319~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1319\);

-- Location: LABCELL_X10_Y8_N48
\inst4|inst6|output[47][4]~1152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][4]~1152_combout\ = ( !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1319\ & 
-- (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\)))) # (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1319\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1321\))) ) ) # ( \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1317\ & 
-- (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\)))) # (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1317\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[4]_OTERM1321\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM417\,
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM419\,
	datac => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[4]_OTERM1317\,
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM415\,
	datae => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM407\,
	dataf => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[4]_OTERM1321\,
	datag => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[4]_OTERM1319\,
	combout => \inst4|inst6|output[47][4]~1152_combout\);

-- Location: FF_X18_Y5_N44
\inst4|inst7|GEN_REG:44:REGX|Q[4]_NEW_REG2652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2653\);

-- Location: FF_X18_Y4_N22
\inst4|inst7|GEN_REG:44:REGX|Q[4]_NEW_REG2648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2649\);

-- Location: MLABCELL_X18_Y4_N39
\inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2651~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2651~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2651~feeder_combout\);

-- Location: FF_X18_Y4_N40
\inst4|inst7|GEN_REG:44:REGX|Q[4]_NEW_REG2650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2651~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2651\);

-- Location: MLABCELL_X18_Y5_N42
\inst4|inst6|output[44][4]~1164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][4]~1164_combout\ = ( !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2653\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2651\ & 
-- ((!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))))) # (\inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2653\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2651\ & !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\))) ) ) # ( \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2653\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2649\ & 
-- ((!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))))) # (\inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2653\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[4]_OTERM2649\ & !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[4]_OTERM2653\,
	datab => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM661\,
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[4]_OTERM2649\,
	datad => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM659\,
	datae => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM649\,
	dataf => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM657\,
	datag => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[4]_OTERM2651\,
	combout => \inst4|inst6|output[44][4]~1164_combout\);

-- Location: FF_X21_Y3_N38
\inst4|inst7|GEN_REG:46:REGX|Q[4]_NEW_REG2106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2107\);

-- Location: FF_X21_Y3_N46
\inst4|inst7|GEN_REG:46:REGX|Q[4]_NEW_REG2102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2103\);

-- Location: FF_X21_Y3_N49
\inst4|inst7|GEN_REG:46:REGX|Q[4]_NEW_REG2104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2105\);

-- Location: LABCELL_X21_Y3_N36
\inst4|inst6|output[46][4]~1160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][4]~1160_combout\ = ( !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2107\ & (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2105\ & 
-- ((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\))))) # (\inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2107\ & (((!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2105\ & 
-- \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\))) ) ) # ( \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2107\ & 
-- (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2103\ & ((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\))))) # (\inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2107\ & 
-- (((!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:46:REGX|Q[4]_OTERM2103\ & \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[4]_OTERM2107\,
	datab => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM569~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[4]_OTERM2103\,
	datad => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM571\,
	datae => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM561\,
	dataf => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM573\,
	datag => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[4]_OTERM2105\,
	combout => \inst4|inst6|output[46][4]~1160_combout\);

-- Location: FF_X16_Y5_N25
\inst4|inst7|GEN_REG:45:REGX|Q[4]_NEW_REG1626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1627\);

-- Location: FF_X16_Y5_N52
\inst4|inst7|GEN_REG:45:REGX|Q[4]_NEW_REG1622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1623\);

-- Location: LABCELL_X16_Y5_N0
\inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1625~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1625~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1625~feeder_combout\);

-- Location: FF_X16_Y5_N1
\inst4|inst7|GEN_REG:45:REGX|Q[4]_NEW_REG1624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1625~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1625\);

-- Location: LABCELL_X16_Y5_N24
\inst4|inst6|output[45][4]~1156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][4]~1156_combout\ = ( !\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1627\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1625\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & 
-- \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))))) # (\inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1627\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1625\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) ) # ( \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1627\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1623\ & 
-- (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))))) # (\inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1627\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[4]_OTERM1623\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & 
-- \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))) # (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[4]_OTERM1627\,
	datab => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM95\,
	datac => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[4]_OTERM1623\,
	datad => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM93\,
	datae => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM85~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM97\,
	datag => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[4]_OTERM1625\,
	combout => \inst4|inst6|output[45][4]~1156_combout\);

-- Location: MLABCELL_X23_Y10_N27
\inst4|inst4|outputs[4]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~79_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[47][4]~1152_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[45][4]~1156_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[46][4]~1160_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[44][4]~1164_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[47][4]~1152_combout\,
	datab => \inst4|inst6|ALT_INV_output[44][4]~1164_combout\,
	datac => \inst4|inst6|ALT_INV_output[46][4]~1160_combout\,
	datad => \inst4|inst6|ALT_INV_output[45][4]~1156_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[4]~79_combout\);

-- Location: FF_X18_Y3_N44
\inst4|inst7|GEN_REG:14:REGX|Q[4]_NEW_REG2310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2311\);

-- Location: MLABCELL_X18_Y3_N21
\inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2307~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2307~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2307~feeder_combout\);

-- Location: FF_X18_Y3_N23
\inst4|inst7|GEN_REG:14:REGX|Q[4]_NEW_REG2306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2307~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2307\);

-- Location: LABCELL_X24_Y3_N54
\inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2309~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2309~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2309~feeder_combout\);

-- Location: FF_X24_Y3_N55
\inst4|inst7|GEN_REG:14:REGX|Q[4]_NEW_REG2308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2309~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2309\);

-- Location: MLABCELL_X18_Y3_N42
\inst4|inst6|output[14][4]~1224\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][4]~1224_combout\ = ( !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2311\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2309\ & 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2311\ & (((!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2309\ & \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\))) 
-- # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\))) ) ) # ( \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2311\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2307\ & (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2311\ & (((!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:14:REGX|Q[4]_OTERM2307\ 
-- & \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM837~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[4]_OTERM2311\,
	datac => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[4]_OTERM2307\,
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM841\,
	datae => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM829\,
	dataf => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM839\,
	datag => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[4]_OTERM2309\,
	combout => \inst4|inst6|output[14][4]~1224_combout\);

-- Location: FF_X23_Y10_N56
\inst4|inst7|GEN_REG:13:REGX|Q[4]_NEW_REG1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1777\);

-- Location: FF_X19_Y10_N58
\inst4|inst7|GEN_REG:13:REGX|Q[4]_NEW_REG1772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1773\);

-- Location: LABCELL_X19_Y10_N0
\inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1775~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1775~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1775~feeder_combout\);

-- Location: FF_X19_Y10_N1
\inst4|inst7|GEN_REG:13:REGX|Q[4]_NEW_REG1774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1775~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1775\);

-- Location: MLABCELL_X23_Y10_N54
\inst4|inst6|output[13][4]~1220\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][4]~1220_combout\ = ( !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1777\ & (((\inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1775\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & 
-- !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1777\ & (((\inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1775\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & 
-- !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\))) ) ) # ( \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1777\ & 
-- (((\inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1773\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1777\ & 
-- (((\inst4|inst7|GEN_REG:13:REGX|Q[4]_OTERM1773\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[4]_OTERM1777\,
	datab => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM151\,
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[4]_OTERM1773\,
	datad => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM153\,
	datae => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM141\,
	dataf => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM149~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[4]_OTERM1775\,
	combout => \inst4|inst6|output[13][4]~1220_combout\);

-- Location: FF_X23_Y8_N20
\inst4|inst7|GEN_REG:15:REGX|Q[4]_NEW_REG1464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1465\);

-- Location: FF_X23_Y8_N38
\inst4|inst7|GEN_REG:15:REGX|Q[4]_NEW_REG1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1461\);

-- Location: FF_X23_Y8_N5
\inst4|inst7|GEN_REG:15:REGX|Q[4]_NEW_REG1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1463\);

-- Location: MLABCELL_X23_Y8_N18
\inst4|inst6|output[15][4]~1216\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][4]~1216_combout\ = ( !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1465\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1463\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & 
-- !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1465\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1463\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))) # 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\))) ) ) # ( \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1465\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1461\ & 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1465\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[4]_OTERM1461\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & 
-- !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))) # (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[4]_OTERM1465\,
	datab => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM687\,
	datac => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[4]_OTERM1461\,
	datad => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM689\,
	datae => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM677~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM685\,
	datag => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[4]_OTERM1463\,
	combout => \inst4|inst6|output[15][4]~1216_combout\);

-- Location: LABCELL_X17_Y2_N3
\inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2823~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2823~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2823~feeder_combout\);

-- Location: FF_X17_Y2_N5
\inst4|inst7|GEN_REG:12:REGX|Q[4]_NEW_REG2822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2823~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2823\);

-- Location: FF_X17_Y2_N44
\inst4|inst7|GEN_REG:12:REGX|Q[4]_NEW_REG2826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2827\);

-- Location: FF_X17_Y2_N1
\inst4|inst7|GEN_REG:12:REGX|Q[4]_NEW_REG2824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2825\);

-- Location: LABCELL_X17_Y2_N42
\inst4|inst6|output[12][4]~1228\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][4]~1228_combout\ = ( !\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2827\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2825\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2827\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ & \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2825\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\))) ) ) # ( \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2827\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2823\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2827\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ & \inst4|inst7|GEN_REG:12:REGX|Q[4]_OTERM2823\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM905\,
	datab => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM909\,
	datac => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[4]_OTERM2823\,
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[4]_OTERM2827\,
	datae => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM897\,
	dataf => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM907\,
	datag => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[4]_OTERM2825\,
	combout => \inst4|inst6|output[12][4]~1228_combout\);

-- Location: MLABCELL_X23_Y10_N6
\inst4|inst4|outputs[4]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~78_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[15][4]~1216_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[13][4]~1220_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[14][4]~1224_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[12][4]~1228_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[14][4]~1224_combout\,
	datab => \inst4|inst6|ALT_INV_output[13][4]~1220_combout\,
	datac => \inst4|inst6|ALT_INV_output[15][4]~1216_combout\,
	datad => \inst4|inst6|ALT_INV_output[12][4]~1228_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[4]~78_combout\);

-- Location: FF_X19_Y2_N8
\inst4|inst7|GEN_REG:28:REGX|Q[4]_NEW_REG2088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2089\);

-- Location: FF_X19_Y2_N40
\inst4|inst7|GEN_REG:28:REGX|Q[4]_NEW_REG2084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2085\);

-- Location: FF_X19_Y2_N38
\inst4|inst7|GEN_REG:28:REGX|Q[4]_NEW_REG2086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2087\);

-- Location: LABCELL_X19_Y2_N6
\inst4|inst6|output[28][4]~1100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][4]~1100_combout\ = ( !\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2089\ & (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2087\ & 
-- ((\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\))))) # (\inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2089\ & (((!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2087\ & \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\))) ) ) # ( \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2089\ & (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2085\ & 
-- ((\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\))))) # (\inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2089\ & (((!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[4]_OTERM2085\ & \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM387\,
	datab => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[4]_OTERM2089\,
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[4]_OTERM2085\,
	datad => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM389\,
	datae => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM379\,
	dataf => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM391\,
	datag => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[4]_OTERM2087\,
	combout => \inst4|inst6|output[28][4]~1100_combout\);

-- Location: FF_X14_Y8_N50
\inst4|inst7|GEN_REG:29:REGX|Q[4]_NEW_REG1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1135\);

-- Location: FF_X14_Y8_N14
\inst4|inst7|GEN_REG:29:REGX|Q[4]_NEW_REG1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1139\);

-- Location: LABCELL_X14_Y8_N48
\inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1137~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1137~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1137~feeder_combout\);

-- Location: FF_X14_Y8_N49
\inst4|inst7|GEN_REG:29:REGX|Q[4]_NEW_REG1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1137~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1137\);

-- Location: LABCELL_X14_Y8_N12
\inst4|inst6|output[29][4]~1092\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][4]~1092_combout\ = ( !\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1137\)))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1137\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1139\))) ) ) # ( \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1135\)))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & \inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1135\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[4]_OTERM1139\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM9\,
	datab => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM13\,
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[4]_OTERM1135\,
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM11~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM1\,
	dataf => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[4]_OTERM1139\,
	datag => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[4]_OTERM1137\,
	combout => \inst4|inst6|output[29][4]~1092_combout\);

-- Location: FF_X14_Y11_N29
\inst4|inst7|GEN_REG:30:REGX|Q[4]_NEW_REG1610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1611\);

-- Location: FF_X14_Y11_N32
\inst4|inst7|GEN_REG:30:REGX|Q[4]_NEW_REG1614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1615\);

-- Location: LABCELL_X14_Y11_N45
\inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1613~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1613~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1613~feeder_combout\);

-- Location: FF_X14_Y11_N47
\inst4|inst7|GEN_REG:30:REGX|Q[4]_NEW_REG1612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1613~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1613\);

-- Location: LABCELL_X14_Y11_N30
\inst4|inst6|output[30][4]~1096\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][4]~1096_combout\ = ( !\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1615\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1613\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1615\ & (((\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1613\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) ) # ( \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1615\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1611\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1615\ & (((\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & \inst4|inst7|GEN_REG:30:REGX|Q[4]_OTERM1611\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM321\,
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM317\,
	datac => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[4]_OTERM1611\,
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[4]_OTERM1615\,
	datae => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM309\,
	dataf => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM319\,
	datag => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[4]_OTERM1613\,
	combout => \inst4|inst6|output[30][4]~1096_combout\);

-- Location: MLABCELL_X18_Y13_N24
\inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM943~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM943~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM943~feeder_combout\);

-- Location: FF_X18_Y13_N26
\inst4|inst7|GEN_REG:31:REGX|Q[4]_NEW_REG942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM943~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM943\);

-- Location: FF_X18_Y13_N49
\inst4|inst7|GEN_REG:31:REGX|Q[4]_NEW_REG946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM947\);

-- Location: MLABCELL_X18_Y13_N27
\inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM945~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM945~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM945~feeder_combout\);

-- Location: FF_X18_Y13_N29
\inst4|inst7|GEN_REG:31:REGX|Q[4]_NEW_REG944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM945~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM945\);

-- Location: MLABCELL_X18_Y13_N48
\inst4|inst6|output[31][4]~1088\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][4]~1088_combout\ = ( !\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM945\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM945\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM947\))) ) ) # ( \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM943\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM943\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[4]_OTERM947\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM191\,
	datab => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM193\,
	datac => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[4]_OTERM943\,
	datad => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[4]_OTERM947\,
	datae => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM183\,
	dataf => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM195\,
	datag => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[4]_OTERM945\,
	combout => \inst4|inst6|output[31][4]~1088_combout\);

-- Location: MLABCELL_X23_Y10_N36
\inst4|inst4|outputs[4]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~80_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[31][4]~1088_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[29][4]~1092_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[30][4]~1096_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[28][4]~1100_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[28][4]~1100_combout\,
	datab => \inst4|inst6|ALT_INV_output[29][4]~1092_combout\,
	datac => \inst4|inst6|ALT_INV_output[30][4]~1096_combout\,
	datad => \inst4|inst6|ALT_INV_output[31][4]~1088_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[4]~80_combout\);

-- Location: MLABCELL_X23_Y10_N18
\inst4|inst4|outputs[4]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~82_combout\ = ( \inst4|inst4|outputs[4]~80_combout\ & ( \inst5|Mux11~combout\ & ( (!\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[4]~79_combout\))) # (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[4]~81_combout\)) ) ) ) # ( 
-- !\inst4|inst4|outputs[4]~80_combout\ & ( \inst5|Mux11~combout\ & ( (!\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[4]~79_combout\))) # (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[4]~81_combout\)) ) ) ) # ( \inst4|inst4|outputs[4]~80_combout\ & ( 
-- !\inst5|Mux11~combout\ & ( (\inst4|inst4|outputs[4]~78_combout\) # (\inst5|Mux12~combout\) ) ) ) # ( !\inst4|inst4|outputs[4]~80_combout\ & ( !\inst5|Mux11~combout\ & ( (!\inst5|Mux12~combout\ & \inst4|inst4|outputs[4]~78_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[4]~81_combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[4]~79_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~78_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[4]~80_combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~82_combout\);

-- Location: MLABCELL_X13_Y4_N54
\inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3009~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3009~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3009~feeder_combout\);

-- Location: FF_X13_Y4_N56
\inst4|inst7|GEN_REG:2:REGX|Q[4]_NEW_REG3008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3009~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3009\);

-- Location: FF_X13_Y4_N20
\inst4|inst7|GEN_REG:2:REGX|Q[4]_NEW_REG3012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3013\);

-- Location: MLABCELL_X13_Y4_N3
\inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3011~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3011~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3011~feeder_combout\);

-- Location: FF_X13_Y4_N4
\inst4|inst7|GEN_REG:2:REGX|Q[4]_NEW_REG3010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3011~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3011\);

-- Location: MLABCELL_X13_Y4_N18
\inst4|inst6|output[2][4]~1272\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][4]~1272_combout\ = ( !\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3011\ & 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3011\ & \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3013\))) ) ) # ( \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3009\ & 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3009\ & \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[4]_OTERM3013\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1075\,
	datab => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1077\,
	datac => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[4]_OTERM3009\,
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1079\,
	datae => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1067\,
	dataf => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[4]_OTERM3013\,
	datag => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[4]_OTERM3011\,
	combout => \inst4|inst6|output[2][4]~1272_combout\);

-- Location: FF_X17_Y6_N53
\inst4|inst7|GEN_REG:34:REGX|Q[4]_NEW_REG2604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2605\);

-- Location: LABCELL_X17_Y6_N27
\inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2601~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2601~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2601~feeder_combout\);

-- Location: FF_X17_Y6_N29
\inst4|inst7|GEN_REG:34:REGX|Q[4]_NEW_REG2600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2601~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2601\);

-- Location: FF_X17_Y6_N55
\inst4|inst7|GEN_REG:34:REGX|Q[4]_NEW_REG2602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2603\);

-- Location: LABCELL_X17_Y6_N51
\inst4|inst6|output[34][4]~1208\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][4]~1208_combout\ = ( !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2605\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2603\ & 
-- ((!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))))) # (\inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2605\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2603\ & !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))) # 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\))) ) ) # ( \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2605\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2601\ & 
-- ((!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))))) # (\inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2605\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[4]_OTERM2601\ & !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))) # 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[4]_OTERM2605\,
	datab => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM813\,
	datac => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[4]_OTERM2601\,
	datad => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM811\,
	datae => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM801\,
	dataf => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM809\,
	datag => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[4]_OTERM2603\,
	combout => \inst4|inst6|output[34][4]~1208_combout\);

-- Location: MLABCELL_X23_Y9_N9
\inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2097~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2097~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2097~feeder_combout\);

-- Location: FF_X23_Y9_N11
\inst4|inst7|GEN_REG:18:REGX|Q[4]_NEW_REG2096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2097~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2097\);

-- Location: FF_X24_Y12_N25
\inst4|inst7|GEN_REG:18:REGX|Q[4]_NEW_REG2100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2101\);

-- Location: LABCELL_X24_Y12_N51
\inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2099~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2099~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2099~feeder_combout\);

-- Location: FF_X24_Y12_N52
\inst4|inst7|GEN_REG:18:REGX|Q[4]_NEW_REG2098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2099~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2099\);

-- Location: LABCELL_X24_Y12_N24
\inst4|inst6|output[18][4]~1144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][4]~1144_combout\ = ( !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2099\ & 
-- ((!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))))) # (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2099\ & !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2101\))) ) ) # ( \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2097\ & 
-- ((!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))))) # (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2097\ & !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[4]_OTERM2101\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM475\,
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM473\,
	datac => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[4]_OTERM2097\,
	datad => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[4]_OTERM2101\,
	datae => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM463\,
	dataf => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM471\,
	datag => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[4]_OTERM2099\,
	combout => \inst4|inst6|output[18][4]~1144_combout\);

-- Location: FF_X31_Y6_N50
\inst4|inst7|GEN_REG:50:REGX|Q[4]_NEW_REG1754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1755\);

-- Location: LABCELL_X31_Y6_N9
\inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1759~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1759~feeder_combout\ = ( \inst5|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	combout => \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1759~feeder_combout\);

-- Location: FF_X31_Y6_N11
\inst4|inst7|GEN_REG:50:REGX|Q[4]_NEW_REG1758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1759~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1759\);

-- Location: LABCELL_X29_Y6_N45
\inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1757~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1757~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1757~feeder_combout\);

-- Location: FF_X29_Y6_N47
\inst4|inst7|GEN_REG:50:REGX|Q[4]_NEW_REG1756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1757~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1757\);

-- Location: LABCELL_X31_Y6_N48
\inst4|inst6|output[50][4]~1068\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][4]~1068_combout\ = ( !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1757\ & 
-- ((!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1757\ & 
-- !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1759\))) ) ) # ( \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & 
-- (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1755\ & ((!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ 
-- & (\inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1755\ & !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:50:REGX|Q[4]_OTERM1759\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM557\,
	datab => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM559\,
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[4]_OTERM1755\,
	datad => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[4]_OTERM1759\,
	datae => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM547\,
	dataf => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM555~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[4]_OTERM1757\,
	combout => \inst4|inst6|output[50][4]~1068_combout\);

-- Location: LABCELL_X26_Y8_N9
\inst4|inst4|outputs[4]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~64_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[50][4]~1068_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[18][4]~1144_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[34][4]~1208_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[2][4]~1272_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[2][4]~1272_combout\,
	datab => \inst4|inst6|ALT_INV_output[34][4]~1208_combout\,
	datac => \inst4|inst6|ALT_INV_output[18][4]~1144_combout\,
	datad => \inst4|inst6|ALT_INV_output[50][4]~1068_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~64_combout\);

-- Location: FF_X19_Y5_N14
\inst4|inst7|GEN_REG:32:REGX|Q[4]_NEW_REG2748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2749\);

-- Location: LABCELL_X19_Y5_N39
\inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2745~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2745~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2745~feeder_combout\);

-- Location: FF_X19_Y5_N41
\inst4|inst7|GEN_REG:32:REGX|Q[4]_NEW_REG2744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2745~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2745\);

-- Location: LABCELL_X19_Y5_N57
\inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2747~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2747~feeder_combout\ = \inst1|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2747~feeder_combout\);

-- Location: FF_X19_Y5_N59
\inst4|inst7|GEN_REG:32:REGX|Q[4]_NEW_REG2746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2747~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2747\);

-- Location: LABCELL_X19_Y5_N12
\inst4|inst6|output[32][4]~1212\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][4]~1212_combout\ = ( !\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2749\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & (\inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2747\ & 
-- ((\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2749\ & (((!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & (\inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2747\ & \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\))) ) ) # ( \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2749\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & (\inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2745\ & 
-- ((\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2749\ & (((!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & (\inst4|inst7|GEN_REG:32:REGX|Q[4]_OTERM2745\ & \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM823\,
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[4]_OTERM2749\,
	datac => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[4]_OTERM2745\,
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM825\,
	datae => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM815\,
	dataf => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM827\,
	datag => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[4]_OTERM2747\,
	combout => \inst4|inst6|output[32][4]~1212_combout\);

-- Location: FF_X18_Y11_N16
\inst4|inst7|GEN_REG:48:REGX|Q[4]_NEW_REG1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1875\);

-- Location: FF_X18_Y11_N8
\inst4|inst7|GEN_REG:48:REGX|Q[4]_NEW_REG1878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1879\);

-- Location: FF_X18_Y11_N2
\inst4|inst7|GEN_REG:48:REGX|Q[4]_NEW_REG1876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1877\);

-- Location: MLABCELL_X18_Y11_N6
\inst4|inst6|output[48][4]~1084\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][4]~1084_combout\ = ( !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1877\ & 
-- (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1877\ & !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1879\))) ) ) # ( \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1875\ & 
-- (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1875\ & !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[4]_OTERM1879\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM615\,
	datab => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM613\,
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[4]_OTERM1875\,
	datad => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM611\,
	datae => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM603\,
	dataf => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[4]_OTERM1879\,
	datag => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[4]_OTERM1877\,
	combout => \inst4|inst6|output[48][4]~1084_combout\);

-- Location: FF_X21_Y5_N22
\inst4|inst7|GEN_REG:0:REGX|Q[4]_NEW_REG3018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3019\);

-- Location: FF_X19_Y7_N29
\inst4|inst7|GEN_REG:0:REGX|Q[4]_NEW_REG3014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3015\);

-- Location: FF_X20_Y6_N2
\inst4|inst7|GEN_REG:0:REGX|Q[4]_NEW_REG3016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst1|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3017\);

-- Location: MLABCELL_X23_Y5_N54
\inst4|inst6|output[0][4]~1276\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][4]~1276_combout\ = ( !\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3019\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & (\inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3017\ & 
-- (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\)))) # (\inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3019\ & (((\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & (\inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3017\ & !\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) ) # ( \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3019\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & (\inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3015\ & 
-- (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\)))) # (\inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3019\ & (((\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & (\inst4|inst7|GEN_REG:0:REGX|Q[4]_OTERM3015\ & !\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[4]_OTERM3019\,
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1223\,
	datac => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[4]_OTERM3015\,
	datad => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1225\,
	datae => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1213\,
	dataf => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1219\,
	datag => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[4]_OTERM3017\,
	combout => \inst4|inst6|output[0][4]~1276_combout\);

-- Location: LABCELL_X26_Y8_N39
\inst4|inst4|outputs[4]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~63_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[48][4]~1084_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[16][4]~1148_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[32][4]~1212_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[0][4]~1276_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[32][4]~1212_combout\,
	datab => \inst4|inst6|ALT_INV_output[48][4]~1084_combout\,
	datac => \inst4|inst6|ALT_INV_output[0][4]~1276_combout\,
	datad => \inst4|inst6|ALT_INV_output[16][4]~1148_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~63_combout\);

-- Location: LABCELL_X29_Y8_N3
\inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1767~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1767~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1767~feeder_combout\);

-- Location: FF_X29_Y8_N5
\inst4|inst7|GEN_REG:19:REGX|Q[4]_NEW_REG1766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1767~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1767\);

-- Location: FF_X29_Y8_N14
\inst4|inst7|GEN_REG:19:REGX|Q[4]_NEW_REG1770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1771\);

-- Location: LABCELL_X29_Y8_N45
\inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1769~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1769~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1769~feeder_combout\);

-- Location: FF_X29_Y8_N47
\inst4|inst7|GEN_REG:19:REGX|Q[4]_NEW_REG1768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1769~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1769\);

-- Location: LABCELL_X29_Y8_N12
\inst4|inst6|output[19][4]~1136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][4]~1136_combout\ = ( !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1771\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ & 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1769\)))) # (\inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1771\ & (((!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ & \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1769\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\))) ) ) # ( \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1771\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ & 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1767\)))) # (\inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1771\ & (((!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\ & \inst4|inst7|GEN_REG:19:REGX|Q[4]_OTERM1767\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM401\,
	datab => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM405\,
	datac => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[4]_OTERM1767\,
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[4]_OTERM1771\,
	datae => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM393\,
	dataf => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM403\,
	datag => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[4]_OTERM1769\,
	combout => \inst4|inst6|output[19][4]~1136_combout\);

-- Location: FF_X19_Y12_N38
\inst4|inst7|GEN_REG:51:REGX|Q[4]_NEW_REG1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1459\);

-- Location: LABCELL_X19_Y11_N0
\inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1455~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1455~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1455~feeder_combout\);

-- Location: FF_X19_Y11_N1
\inst4|inst7|GEN_REG:51:REGX|Q[4]_NEW_REG1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1455~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1455\);

-- Location: FF_X19_Y12_N23
\inst4|inst7|GEN_REG:51:REGX|Q[4]_NEW_REG1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1457\);

-- Location: LABCELL_X19_Y12_N36
\inst4|inst6|output[51][4]~1036\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][4]~1036_combout\ = ( !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1459\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1457\ & (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & 
-- \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\))))) # (\inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1459\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1457\ & (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\))) # 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) ) # ( \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1459\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1455\ & 
-- (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\))))) # (\inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1459\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[4]_OTERM1455\ & (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & 
-- \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\))) # (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[4]_OTERM1459\,
	datab => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM361\,
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[4]_OTERM1455\,
	datad => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM359\,
	datae => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM351~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM363\,
	datag => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[4]_OTERM1457\,
	combout => \inst4|inst6|output[51][4]~1036_combout\);

-- Location: FF_X17_Y4_N50
\inst4|inst7|GEN_REG:35:REGX|Q[4]_NEW_REG2304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2305\);

-- Location: FF_X17_Y4_N31
\inst4|inst7|GEN_REG:35:REGX|Q[4]_NEW_REG2300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2301\);

-- Location: LABCELL_X17_Y4_N3
\inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2303~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2303~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2303~feeder_combout\);

-- Location: FF_X17_Y4_N4
\inst4|inst7|GEN_REG:35:REGX|Q[4]_NEW_REG2302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2303~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2303\);

-- Location: LABCELL_X17_Y4_N48
\inst4|inst6|output[35][4]~1200\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][4]~1200_combout\ = ( !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2305\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2303\ & 
-- (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\)))) # (\inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2305\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2303\ & !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\))) # 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\))) ) ) # ( \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2305\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2301\ & 
-- (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\)))) # (\inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2305\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[4]_OTERM2301\ & !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\))) # 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[4]_OTERM2305\,
	datab => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM675\,
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[4]_OTERM2301\,
	datad => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM671\,
	datae => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM663\,
	dataf => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM673\,
	datag => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[4]_OTERM2303\,
	combout => \inst4|inst6|output[35][4]~1200_combout\);

-- Location: LABCELL_X19_Y14_N18
\inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2829~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2829~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2829~feeder_combout\);

-- Location: FF_X19_Y14_N20
\inst4|inst7|GEN_REG:3:REGX|Q[4]_NEW_REG2828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2829~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2829\);

-- Location: FF_X19_Y14_N8
\inst4|inst7|GEN_REG:3:REGX|Q[4]_NEW_REG2832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2833\);

-- Location: FF_X19_Y14_N23
\inst4|inst7|GEN_REG:3:REGX|Q[4]_NEW_REG2830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2831\);

-- Location: LABCELL_X19_Y14_N6
\inst4|inst6|output[3][4]~1264\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][4]~1264_combout\ = ( !\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2831\ & 
-- ((\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))))) # (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2831\ & \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2833\))) ) ) # ( \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2829\ & 
-- ((\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))))) # (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2829\ & \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[4]_OTERM2833\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM921\,
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM919\,
	datac => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[4]_OTERM2829\,
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[4]_OTERM2833\,
	datae => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM911\,
	dataf => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM923\,
	datag => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[4]_OTERM2831\,
	combout => \inst4|inst6|output[3][4]~1264_combout\);

-- Location: LABCELL_X26_Y8_N54
\inst4|inst4|outputs[4]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~66_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[51][4]~1036_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[19][4]~1136_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[35][4]~1200_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[3][4]~1264_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[19][4]~1136_combout\,
	datab => \inst4|inst6|ALT_INV_output[51][4]~1036_combout\,
	datac => \inst4|inst6|ALT_INV_output[35][4]~1200_combout\,
	datad => \inst4|inst6|ALT_INV_output[3][4]~1264_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~66_combout\);

-- Location: FF_X25_Y7_N16
\inst4|inst7|GEN_REG:1:REGX|Q[4]_NEW_REG2612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2613\);

-- Location: FF_X31_Y7_N44
\inst4|inst7|GEN_REG:1:REGX|Q[4]_NEW_REG2616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2617\);

-- Location: FF_X25_Y7_N22
\inst4|inst7|GEN_REG:1:REGX|Q[4]_NEW_REG2614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2615\);

-- Location: LABCELL_X31_Y7_N42
\inst4|inst6|output[1][4]~1268\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][4]~1268_combout\ = ( !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (\inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2615\ & 
-- (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (\inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2615\ & 
-- !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2617\))) ) ) # ( \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ 
-- & (\inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2613\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (\inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2613\ & 
-- !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:1:REGX|Q[4]_OTERM2617\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM883\,
	datab => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM881\,
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[4]_OTERM2613\,
	datad => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM879~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM871\,
	dataf => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[4]_OTERM2617\,
	datag => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[4]_OTERM2615\,
	combout => \inst4|inst6|output[1][4]~1268_combout\);

-- Location: FF_X26_Y8_N49
\inst4|inst7|GEN_REG:33:REGX|Q[4]_NEW_REG2120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2121\);

-- Location: FF_X25_Y6_N52
\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705~DUPLICATE_q\);

-- Location: FF_X25_Y8_N46
\inst4|inst7|GEN_REG:33:REGX|Q[4]_NEW_REG2124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2125\);

-- Location: LABCELL_X26_Y8_N0
\inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2123~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2123~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2123~feeder_combout\);

-- Location: FF_X26_Y8_N2
\inst4|inst7|GEN_REG:33:REGX|Q[4]_NEW_REG2122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2123~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2123\);

-- Location: LABCELL_X26_Y8_N48
\inst4|inst6|output[33][4]~1204\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][4]~1204_combout\ = ( !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & 
-- (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & (\inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2123\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & 
-- \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2123\))) # (\inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2125\))) ) ) # ( \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & (\inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2121\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & 
-- (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & \inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2121\))) # (\inst4|inst7|GEN_REG:33:REGX|Q[4]_OTERM2125\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM717\,
	datab => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM713\,
	datac => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[4]_OTERM2121\,
	datad => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM715~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM705~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[4]_OTERM2125\,
	datag => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[4]_OTERM2123\,
	combout => \inst4|inst6|output[33][4]~1204_combout\);

-- Location: FF_X24_Y5_N58
\inst4|inst7|GEN_REG:49:REGX|Q[4]_NEW_REG1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst1|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1275\);

-- Location: FF_X24_Y5_N32
\inst4|inst7|GEN_REG:49:REGX|Q[4]_NEW_REG1278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1279\);

-- Location: FF_X24_Y5_N5
\inst4|inst7|GEN_REG:49:REGX|Q[4]_NEW_REG1276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst1|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1277\);

-- Location: LABCELL_X24_Y5_N30
\inst4|inst6|output[49][4]~1052\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][4]~1052_combout\ = ( !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1279\ & (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1277\)))) # (\inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1279\ & (((!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & \inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1277\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\))) ) ) # ( \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1279\ & (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1275\)))) # (\inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1279\ & (((!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & \inst4|inst7|GEN_REG:49:REGX|Q[4]_OTERM1275\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM541\,
	datab => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM545\,
	datac => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[4]_OTERM1275\,
	datad => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[4]_OTERM1279\,
	datae => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM533\,
	dataf => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM543\,
	datag => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[4]_OTERM1277\,
	combout => \inst4|inst6|output[49][4]~1052_combout\);

-- Location: LABCELL_X19_Y1_N30
\inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1545~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1545~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1545~feeder_combout\);

-- Location: FF_X19_Y1_N31
\inst4|inst7|GEN_REG:17:REGX|Q[4]_NEW_REG1544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1545~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1545\);

-- Location: FF_X19_Y1_N44
\inst4|inst7|GEN_REG:17:REGX|Q[4]_NEW_REG1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst5|Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1549\);

-- Location: LABCELL_X19_Y1_N57
\inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1547~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1547~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1547~feeder_combout\);

-- Location: FF_X19_Y1_N59
\inst4|inst7|GEN_REG:17:REGX|Q[4]_NEW_REG1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1547~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1547\);

-- Location: LABCELL_X19_Y1_N42
\inst4|inst6|output[17][4]~1140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][4]~1140_combout\ = ( !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1547\ & 
-- ((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1547\ & 
-- !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1549\))) ) ) # ( \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & 
-- (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1545\ & ((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ 
-- & (\inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1545\ & !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[4]_OTERM1549\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM461\,
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM459\,
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[4]_OTERM1545\,
	datad => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[4]_OTERM1549\,
	datae => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM449\,
	dataf => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM457~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[4]_OTERM1547\,
	combout => \inst4|inst6|output[17][4]~1140_combout\);

-- Location: LABCELL_X26_Y8_N33
\inst4|inst4|outputs[4]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~65_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[49][4]~1052_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[17][4]~1140_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[33][4]~1204_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[1][4]~1268_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[1][4]~1268_combout\,
	datab => \inst4|inst6|ALT_INV_output[33][4]~1204_combout\,
	datac => \inst4|inst6|ALT_INV_output[49][4]~1052_combout\,
	datad => \inst4|inst6|ALT_INV_output[17][4]~1140_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~65_combout\);

-- Location: LABCELL_X26_Y8_N45
\inst4|inst4|outputs[4]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~67_combout\ = ( \inst4|inst4|outputs[4]~66_combout\ & ( \inst4|inst4|outputs[4]~65_combout\ & ( ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[4]~63_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[4]~64_combout\))) 
-- # (\inst5|Mux16~combout\) ) ) ) # ( !\inst4|inst4|outputs[4]~66_combout\ & ( \inst4|inst4|outputs[4]~65_combout\ & ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[4]~63_combout\))) # (\inst5|Mux15~combout\ & 
-- (\inst4|inst4|outputs[4]~64_combout\)))) # (\inst5|Mux16~combout\ & (((!\inst5|Mux15~combout\)))) ) ) ) # ( \inst4|inst4|outputs[4]~66_combout\ & ( !\inst4|inst4|outputs[4]~65_combout\ & ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & 
-- ((\inst4|inst4|outputs[4]~63_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[4]~64_combout\)))) # (\inst5|Mux16~combout\ & (((\inst5|Mux15~combout\)))) ) ) ) # ( !\inst4|inst4|outputs[4]~66_combout\ & ( !\inst4|inst4|outputs[4]~65_combout\ & 
-- ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[4]~63_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[4]~64_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[4]~64_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[4]~63_combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[4]~66_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[4]~65_combout\,
	combout => \inst4|inst4|outputs[4]~67_combout\);

-- Location: MLABCELL_X28_Y8_N6
\inst4|inst4|outputs[4]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~83_combout\ = ( \inst4|inst4|outputs[4]~82_combout\ & ( \inst4|inst4|outputs[4]~67_combout\ & ( (!\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\) # ((\inst4|inst4|outputs[4]~72_combout\)))) # (\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[4]~77_combout\)) # (\inst5|Mux13~combout\))) ) ) ) # ( !\inst4|inst4|outputs[4]~82_combout\ & ( \inst4|inst4|outputs[4]~67_combout\ & ( (!\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\) # ((\inst4|inst4|outputs[4]~72_combout\)))) 
-- # (\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[4]~77_combout\))) ) ) ) # ( \inst4|inst4|outputs[4]~82_combout\ & ( !\inst4|inst4|outputs[4]~67_combout\ & ( (!\inst5|Mux14~combout\ & (\inst5|Mux13~combout\ & 
-- ((\inst4|inst4|outputs[4]~72_combout\)))) # (\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[4]~77_combout\)) # (\inst5|Mux13~combout\))) ) ) ) # ( !\inst4|inst4|outputs[4]~82_combout\ & ( !\inst4|inst4|outputs[4]~67_combout\ & ( (!\inst5|Mux14~combout\ & 
-- (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[4]~72_combout\)))) # (\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[4]~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[4]~77_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~72_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[4]~82_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[4]~67_combout\,
	combout => \inst4|inst4|outputs[4]~83_combout\);

-- Location: MLABCELL_X18_Y7_N42
\inst1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~13_sumout\ = SUM(( \inst4|inst4|outputs[4]~83_combout\ ) + ( GND ) + ( \inst1|Add2~18\ ))
-- \inst1|Add2~14\ = CARRY(( \inst4|inst4|outputs[4]~83_combout\ ) + ( GND ) + ( \inst1|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|inst4|ALT_INV_outputs[4]~83_combout\,
	cin => \inst1|Add2~18\,
	sumout => \inst1|Add2~13_sumout\,
	cout => \inst1|Add2~14\);

-- Location: LABCELL_X19_Y7_N42
\inst1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~13_sumout\ = SUM(( !\inst4|inst5|outputs[4]~83_combout\ $ (\inst4|inst4|outputs[4]~83_combout\) ) + ( \inst1|Add1~19\ ) + ( \inst1|Add1~18\ ))
-- \inst1|Add1~14\ = CARRY(( !\inst4|inst5|outputs[4]~83_combout\ $ (\inst4|inst4|outputs[4]~83_combout\) ) + ( \inst1|Add1~19\ ) + ( \inst1|Add1~18\ ))
-- \inst1|Add1~15\ = SHARE((!\inst4|inst5|outputs[4]~83_combout\ & \inst4|inst4|outputs[4]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[4]~83_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~83_combout\,
	cin => \inst1|Add1~18\,
	sharein => \inst1|Add1~19\,
	sumout => \inst1|Add1~13_sumout\,
	cout => \inst1|Add1~14\,
	shareout => \inst1|Add1~15\);

-- Location: LABCELL_X19_Y7_N0
\inst1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux3~0_combout\ = ( \inst1|Add2~13_sumout\ & ( \inst1|Add1~13_sumout\ & ( (!\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\) # ((\inst4|inst5|outputs[4]~83_combout\ & \inst4|inst4|outputs[4]~83_combout\)))) # (\inst5|Mux26~0_combout\ & 
-- (((\inst4|inst4|outputs[4]~83_combout\) # (\inst4|inst5|outputs[4]~83_combout\)) # (\inst5|Mux28~0_combout\))) ) ) ) # ( !\inst1|Add2~13_sumout\ & ( \inst1|Add1~13_sumout\ & ( (!\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\) # 
-- ((\inst4|inst5|outputs[4]~83_combout\ & \inst4|inst4|outputs[4]~83_combout\)))) # (\inst5|Mux26~0_combout\ & (!\inst5|Mux28~0_combout\ & ((\inst4|inst4|outputs[4]~83_combout\) # (\inst4|inst5|outputs[4]~83_combout\)))) ) ) ) # ( \inst1|Add2~13_sumout\ & ( 
-- !\inst1|Add1~13_sumout\ & ( (!\inst5|Mux26~0_combout\ & (\inst5|Mux28~0_combout\ & (\inst4|inst5|outputs[4]~83_combout\ & \inst4|inst4|outputs[4]~83_combout\))) # (\inst5|Mux26~0_combout\ & (((\inst4|inst4|outputs[4]~83_combout\) # 
-- (\inst4|inst5|outputs[4]~83_combout\)) # (\inst5|Mux28~0_combout\))) ) ) ) # ( !\inst1|Add2~13_sumout\ & ( !\inst1|Add1~13_sumout\ & ( (!\inst5|Mux26~0_combout\ & (\inst5|Mux28~0_combout\ & (\inst4|inst5|outputs[4]~83_combout\ & 
-- \inst4|inst4|outputs[4]~83_combout\))) # (\inst5|Mux26~0_combout\ & (!\inst5|Mux28~0_combout\ & ((\inst4|inst4|outputs[4]~83_combout\) # (\inst4|inst5|outputs[4]~83_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000110000101010101011110001100110011101001110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux26~0_combout\,
	datab => \inst5|ALT_INV_Mux28~0_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[4]~83_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~83_combout\,
	datae => \inst1|ALT_INV_Add2~13_sumout\,
	dataf => \inst1|ALT_INV_Add1~13_sumout\,
	combout => \inst1|Mux3~0_combout\);

-- Location: LABCELL_X29_Y8_N51
\inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2271~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2271~feeder_combout\ = ( \inst1|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2271~feeder_combout\);

-- Location: FF_X29_Y8_N53
\inst4|inst7|GEN_REG:16:REGX|Q[4]_NEW_REG2270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2271~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2271\);

-- Location: LABCELL_X29_Y8_N39
\inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2273~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2273~feeder_combout\ = ( \inst1|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2273~feeder_combout\);

-- Location: FF_X29_Y8_N40
\inst4|inst7|GEN_REG:16:REGX|Q[4]_NEW_REG2272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2273~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2273\);

-- Location: LABCELL_X29_Y8_N6
\inst4|inst6|output[16][4]~1148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][4]~1148_combout\ = ( !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((\inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2273\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & 
-- !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\))))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((\inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2273\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2275\))) ) ) # ( \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((\inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2271\ & 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\))))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((\inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2271\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & 
-- !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\))) # (\inst4|inst7|GEN_REG:16:REGX|Q[4]_OTERM2275\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM633\,
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[4]_OTERM2275\,
	datac => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[4]_OTERM2271\,
	datad => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM635\,
	datae => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM623~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM631\,
	datag => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[4]_OTERM2273\,
	combout => \inst4|inst6|output[16][4]~1148_combout\);

-- Location: LABCELL_X29_Y8_N18
\inst4|inst5|outputs[4]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~73_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[19][4]~1136_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[17][4]~1140_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[18][4]~1144_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[16][4]~1148_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[16][4]~1148_combout\,
	datab => \inst4|inst6|ALT_INV_output[17][4]~1140_combout\,
	datac => \inst4|inst6|ALT_INV_output[19][4]~1136_combout\,
	datad => \inst4|inst6|ALT_INV_output[18][4]~1144_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[4]~73_combout\);

-- Location: LABCELL_X29_Y9_N42
\inst4|inst5|outputs[4]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~75_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[23][4]~1104_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[21][4]~1108_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[22][4]~1112_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[20][4]~1116_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[21][4]~1108_combout\,
	datab => \inst4|inst6|ALT_INV_output[20][4]~1116_combout\,
	datac => \inst4|inst6|ALT_INV_output[22][4]~1112_combout\,
	datad => \inst4|inst6|ALT_INV_output[23][4]~1104_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[4]~75_combout\);

-- Location: LABCELL_X24_Y9_N0
\inst4|inst5|outputs[4]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~76_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[31][4]~1088_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[29][4]~1092_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[30][4]~1096_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[28][4]~1100_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[31][4]~1088_combout\,
	datab => \inst4|inst6|ALT_INV_output[29][4]~1092_combout\,
	datac => \inst4|inst6|ALT_INV_output[30][4]~1096_combout\,
	datad => \inst4|inst6|ALT_INV_output[28][4]~1100_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[4]~76_combout\);

-- Location: MLABCELL_X28_Y8_N36
\inst4|inst5|outputs[4]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~74_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[27][4]~1120_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[25][4]~1124_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[26][4]~1128_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[24][4]~1132_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[24][4]~1132_combout\,
	datab => \inst4|inst6|ALT_INV_output[25][4]~1124_combout\,
	datac => \inst4|inst6|ALT_INV_output[27][4]~1120_combout\,
	datad => \inst4|inst6|ALT_INV_output[26][4]~1128_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[4]~74_combout\);

-- Location: MLABCELL_X28_Y9_N18
\inst4|inst5|outputs[4]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~77_combout\ = ( \inst4|inst5|outputs[4]~76_combout\ & ( \inst4|inst5|outputs[4]~74_combout\ & ( ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[4]~73_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~75_combout\)))) 
-- # (\inst5|Mux19~combout\) ) ) ) # ( !\inst4|inst5|outputs[4]~76_combout\ & ( \inst4|inst5|outputs[4]~74_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[4]~73_combout\)) # (\inst5|Mux20~combout\ & 
-- ((\inst4|inst5|outputs[4]~75_combout\))))) # (\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\)) ) ) ) # ( \inst4|inst5|outputs[4]~76_combout\ & ( !\inst4|inst5|outputs[4]~74_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & 
-- (\inst4|inst5|outputs[4]~73_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~75_combout\))))) # (\inst5|Mux19~combout\ & (\inst5|Mux20~combout\)) ) ) ) # ( !\inst4|inst5|outputs[4]~76_combout\ & ( !\inst4|inst5|outputs[4]~74_combout\ & ( 
-- (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[4]~73_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~75_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[4]~73_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[4]~75_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[4]~76_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[4]~74_combout\,
	combout => \inst4|inst5|outputs[4]~77_combout\);

-- Location: MLABCELL_X28_Y9_N42
\inst4|inst5|outputs[4]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~80_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[61][4]~1040_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[53][4]~1044_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[57][4]~1048_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[49][4]~1052_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[49][4]~1052_combout\,
	datab => \inst4|inst6|ALT_INV_output[53][4]~1044_combout\,
	datac => \inst4|inst6|ALT_INV_output[61][4]~1040_combout\,
	datad => \inst4|inst6|ALT_INV_output[57][4]~1048_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[4]~80_combout\);

-- Location: MLABCELL_X28_Y9_N48
\inst4|inst5|outputs[4]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~78_combout\ = ( \inst4|inst6|output[56][4]~1080_combout\ & ( \inst5|Mux19~combout\ & ( (!\inst5|Mux20~combout\) # (\inst4|inst6|output[60][4]~1072_combout\) ) ) ) # ( !\inst4|inst6|output[56][4]~1080_combout\ & ( 
-- \inst5|Mux19~combout\ & ( (\inst4|inst6|output[60][4]~1072_combout\ & \inst5|Mux20~combout\) ) ) ) # ( \inst4|inst6|output[56][4]~1080_combout\ & ( !\inst5|Mux19~combout\ & ( (!\inst5|Mux20~combout\ & ((\inst4|inst6|output[48][4]~1084_combout\))) # 
-- (\inst5|Mux20~combout\ & (\inst4|inst6|output[52][4]~1076_combout\)) ) ) ) # ( !\inst4|inst6|output[56][4]~1080_combout\ & ( !\inst5|Mux19~combout\ & ( (!\inst5|Mux20~combout\ & ((\inst4|inst6|output[48][4]~1084_combout\))) # (\inst5|Mux20~combout\ & 
-- (\inst4|inst6|output[52][4]~1076_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[52][4]~1076_combout\,
	datab => \inst4|inst6|ALT_INV_output[48][4]~1084_combout\,
	datac => \inst4|inst6|ALT_INV_output[60][4]~1072_combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst4|inst6|ALT_INV_output[56][4]~1080_combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[4]~78_combout\);

-- Location: MLABCELL_X28_Y9_N36
\inst4|inst5|outputs[4]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~79_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst6|output[62][4]~1056_combout\ ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst6|output[58][4]~1064_combout\ ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst6|output[54][4]~1060_combout\ ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst6|output[50][4]~1068_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[58][4]~1064_combout\,
	datab => \inst4|inst6|ALT_INV_output[62][4]~1056_combout\,
	datac => \inst4|inst6|ALT_INV_output[50][4]~1068_combout\,
	datad => \inst4|inst6|ALT_INV_output[54][4]~1060_combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[4]~79_combout\);

-- Location: MLABCELL_X28_Y9_N6
\inst4|inst5|outputs[4]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~81_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[63][4]~1024_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[55][4]~1028_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[59][4]~1032_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[51][4]~1036_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[55][4]~1028_combout\,
	datab => \inst4|inst6|ALT_INV_output[63][4]~1024_combout\,
	datac => \inst4|inst6|ALT_INV_output[59][4]~1032_combout\,
	datad => \inst4|inst6|ALT_INV_output[51][4]~1036_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[4]~81_combout\);

-- Location: MLABCELL_X28_Y9_N30
\inst4|inst5|outputs[4]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~82_combout\ = ( \inst4|inst5|outputs[4]~79_combout\ & ( \inst4|inst5|outputs[4]~81_combout\ & ( ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[4]~78_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[4]~80_combout\))) 
-- # (\inst5|Mux21~combout\) ) ) ) # ( !\inst4|inst5|outputs[4]~79_combout\ & ( \inst4|inst5|outputs[4]~81_combout\ & ( (!\inst5|Mux22~combout\ & (((\inst4|inst5|outputs[4]~78_combout\ & !\inst5|Mux21~combout\)))) # (\inst5|Mux22~combout\ & 
-- (((\inst5|Mux21~combout\)) # (\inst4|inst5|outputs[4]~80_combout\))) ) ) ) # ( \inst4|inst5|outputs[4]~79_combout\ & ( !\inst4|inst5|outputs[4]~81_combout\ & ( (!\inst5|Mux22~combout\ & (((\inst5|Mux21~combout\) # (\inst4|inst5|outputs[4]~78_combout\)))) 
-- # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[4]~80_combout\ & ((!\inst5|Mux21~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[4]~79_combout\ & ( !\inst4|inst5|outputs[4]~81_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & 
-- ((\inst4|inst5|outputs[4]~78_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[4]~80_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[4]~80_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[4]~78_combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[4]~79_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[4]~81_combout\,
	combout => \inst4|inst5|outputs[4]~82_combout\);

-- Location: LABCELL_X25_Y9_N48
\inst4|inst5|outputs[4]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~66_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[15][4]~1216_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[13][4]~1220_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[14][4]~1224_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[12][4]~1228_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[14][4]~1224_combout\,
	datab => \inst4|inst6|ALT_INV_output[12][4]~1228_combout\,
	datac => \inst4|inst6|ALT_INV_output[13][4]~1220_combout\,
	datad => \inst4|inst6|ALT_INV_output[15][4]~1216_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[4]~66_combout\);

-- Location: LABCELL_X29_Y9_N36
\inst4|inst5|outputs[4]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~65_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[7][4]~1232_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[5][4]~1236_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[6][4]~1240_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[4][4]~1244_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[7][4]~1232_combout\,
	datab => \inst4|inst6|ALT_INV_output[6][4]~1240_combout\,
	datac => \inst4|inst6|ALT_INV_output[4][4]~1244_combout\,
	datad => \inst4|inst6|ALT_INV_output[5][4]~1236_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[4]~65_combout\);

-- Location: MLABCELL_X28_Y8_N30
\inst4|inst5|outputs[4]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~63_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[3][4]~1264_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[1][4]~1268_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[2][4]~1272_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[0][4]~1276_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[2][4]~1272_combout\,
	datab => \inst4|inst6|ALT_INV_output[0][4]~1276_combout\,
	datac => \inst4|inst6|ALT_INV_output[1][4]~1268_combout\,
	datad => \inst4|inst6|ALT_INV_output[3][4]~1264_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[4]~63_combout\);

-- Location: MLABCELL_X28_Y8_N51
\inst4|inst5|outputs[4]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~64_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[11][4]~1248_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[9][4]~1252_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[10][4]~1256_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[8][4]~1260_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[10][4]~1256_combout\,
	datab => \inst4|inst6|ALT_INV_output[8][4]~1260_combout\,
	datac => \inst4|inst6|ALT_INV_output[9][4]~1252_combout\,
	datad => \inst4|inst6|ALT_INV_output[11][4]~1248_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[4]~64_combout\);

-- Location: MLABCELL_X28_Y9_N0
\inst4|inst5|outputs[4]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~67_combout\ = ( \inst4|inst5|outputs[4]~63_combout\ & ( \inst4|inst5|outputs[4]~64_combout\ & ( (!\inst5|Mux20~combout\) # ((!\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[4]~65_combout\))) # (\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[4]~66_combout\))) ) ) ) # ( !\inst4|inst5|outputs[4]~63_combout\ & ( \inst4|inst5|outputs[4]~64_combout\ & ( (!\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\ & \inst4|inst5|outputs[4]~65_combout\)))) # (\inst5|Mux19~combout\ & 
-- (((!\inst5|Mux20~combout\)) # (\inst4|inst5|outputs[4]~66_combout\))) ) ) ) # ( \inst4|inst5|outputs[4]~63_combout\ & ( !\inst4|inst5|outputs[4]~64_combout\ & ( (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\) # 
-- (\inst4|inst5|outputs[4]~65_combout\)))) # (\inst5|Mux19~combout\ & (\inst4|inst5|outputs[4]~66_combout\ & (\inst5|Mux20~combout\))) ) ) ) # ( !\inst4|inst5|outputs[4]~63_combout\ & ( !\inst4|inst5|outputs[4]~64_combout\ & ( (\inst5|Mux20~combout\ & 
-- ((!\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[4]~65_combout\))) # (\inst5|Mux19~combout\ & (\inst4|inst5|outputs[4]~66_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[4]~66_combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[4]~65_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[4]~63_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[4]~64_combout\,
	combout => \inst4|inst5|outputs[4]~67_combout\);

-- Location: MLABCELL_X28_Y9_N54
\inst4|inst5|outputs[4]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~69_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[43][4]~1184_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[42][4]~1192_combout\ ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[41][4]~1188_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[40][4]~1196_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[43][4]~1184_combout\,
	datab => \inst4|inst6|ALT_INV_output[42][4]~1192_combout\,
	datac => \inst4|inst6|ALT_INV_output[41][4]~1188_combout\,
	datad => \inst4|inst6|ALT_INV_output[40][4]~1196_combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~69_combout\);

-- Location: LABCELL_X29_Y9_N18
\inst4|inst5|outputs[4]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~70_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[39][4]~1168_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[37][4]~1172_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[38][4]~1176_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[36][4]~1180_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[37][4]~1172_combout\,
	datab => \inst4|inst6|ALT_INV_output[39][4]~1168_combout\,
	datac => \inst4|inst6|ALT_INV_output[36][4]~1180_combout\,
	datad => \inst4|inst6|ALT_INV_output[38][4]~1176_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[4]~70_combout\);

-- Location: LABCELL_X26_Y9_N27
\inst4|inst5|outputs[4]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~68_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[35][4]~1200_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[34][4]~1208_combout\ ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[33][4]~1204_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[32][4]~1212_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[32][4]~1212_combout\,
	datab => \inst4|inst6|ALT_INV_output[34][4]~1208_combout\,
	datac => \inst4|inst6|ALT_INV_output[35][4]~1200_combout\,
	datad => \inst4|inst6|ALT_INV_output[33][4]~1204_combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~68_combout\);

-- Location: MLABCELL_X23_Y10_N42
\inst4|inst5|outputs[4]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~71_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[47][4]~1152_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[46][4]~1160_combout\ ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[45][4]~1156_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[44][4]~1164_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[45][4]~1156_combout\,
	datab => \inst4|inst6|ALT_INV_output[46][4]~1160_combout\,
	datac => \inst4|inst6|ALT_INV_output[47][4]~1152_combout\,
	datad => \inst4|inst6|ALT_INV_output[44][4]~1164_combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~71_combout\);

-- Location: MLABCELL_X28_Y9_N24
\inst4|inst5|outputs[4]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~72_combout\ = ( \inst4|inst5|outputs[4]~68_combout\ & ( \inst4|inst5|outputs[4]~71_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\) # ((\inst4|inst5|outputs[4]~70_combout\)))) # (\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[4]~69_combout\)) # (\inst5|Mux20~combout\))) ) ) ) # ( !\inst4|inst5|outputs[4]~68_combout\ & ( \inst4|inst5|outputs[4]~71_combout\ & ( (!\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~70_combout\)))) # 
-- (\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[4]~69_combout\)) # (\inst5|Mux20~combout\))) ) ) ) # ( \inst4|inst5|outputs[4]~68_combout\ & ( !\inst4|inst5|outputs[4]~71_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\) # 
-- ((\inst4|inst5|outputs[4]~70_combout\)))) # (\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[4]~69_combout\))) ) ) ) # ( !\inst4|inst5|outputs[4]~68_combout\ & ( !\inst4|inst5|outputs[4]~71_combout\ & ( (!\inst5|Mux19~combout\ & 
-- (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~70_combout\)))) # (\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[4]~69_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[4]~69_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[4]~70_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[4]~68_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[4]~71_combout\,
	combout => \inst4|inst5|outputs[4]~72_combout\);

-- Location: MLABCELL_X28_Y9_N12
\inst4|inst5|outputs[4]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~83_combout\ = ( \inst4|inst5|outputs[4]~67_combout\ & ( \inst4|inst5|outputs[4]~72_combout\ & ( (!\inst5|Mux18~combout\) # ((!\inst5|Mux17~combout\ & (\inst4|inst5|outputs[4]~77_combout\)) # (\inst5|Mux17~combout\ & 
-- ((\inst4|inst5|outputs[4]~82_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[4]~67_combout\ & ( \inst4|inst5|outputs[4]~72_combout\ & ( (!\inst5|Mux18~combout\ & (\inst5|Mux17~combout\)) # (\inst5|Mux18~combout\ & ((!\inst5|Mux17~combout\ & 
-- (\inst4|inst5|outputs[4]~77_combout\)) # (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[4]~82_combout\))))) ) ) ) # ( \inst4|inst5|outputs[4]~67_combout\ & ( !\inst4|inst5|outputs[4]~72_combout\ & ( (!\inst5|Mux18~combout\ & (!\inst5|Mux17~combout\)) # 
-- (\inst5|Mux18~combout\ & ((!\inst5|Mux17~combout\ & (\inst4|inst5|outputs[4]~77_combout\)) # (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[4]~82_combout\))))) ) ) ) # ( !\inst4|inst5|outputs[4]~67_combout\ & ( !\inst4|inst5|outputs[4]~72_combout\ & ( 
-- (\inst5|Mux18~combout\ & ((!\inst5|Mux17~combout\ & (\inst4|inst5|outputs[4]~77_combout\)) # (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[4]~82_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[4]~77_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[4]~82_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[4]~67_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[4]~72_combout\,
	combout => \inst4|inst5|outputs[4]~83_combout\);

-- Location: LABCELL_X20_Y6_N45
\inst1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~9_sumout\ = SUM(( \inst4|inst4|outputs[5]~62_combout\ ) + ( \inst4|inst5|outputs[5]~62_combout\ ) + ( \inst1|Add0~14\ ))
-- \inst1|Add0~10\ = CARRY(( \inst4|inst4|outputs[5]~62_combout\ ) + ( \inst4|inst5|outputs[5]~62_combout\ ) + ( \inst1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[5]~62_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[5]~62_combout\,
	cin => \inst1|Add0~14\,
	sumout => \inst1|Add0~9_sumout\,
	cout => \inst1|Add0~10\);

-- Location: LABCELL_X20_Y6_N12
\inst1|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux2~1_combout\ = ( \inst4|inst5|outputs[5]~62_combout\ & ( (!\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[5]~62_combout\)) # (\inst5|Mux28~0_combout\ & ((\inst1|Add0~9_sumout\))))) # (\inst5|Mux26~0_combout\ & 
-- (((!\inst4|inst4|outputs[5]~62_combout\)))) ) ) # ( !\inst4|inst5|outputs[5]~62_combout\ & ( (!\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[5]~62_combout\)) # (\inst5|Mux28~0_combout\ & ((\inst1|Add0~9_sumout\))))) # 
-- (\inst5|Mux26~0_combout\ & (!\inst5|Mux28~0_combout\ $ ((\inst4|inst4|outputs[5]~62_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100101101011010010010110101101011000011110100101100001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux26~0_combout\,
	datab => \inst5|ALT_INV_Mux28~0_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[5]~62_combout\,
	datad => \inst1|ALT_INV_Add0~9_sumout\,
	dataf => \inst4|inst5|ALT_INV_outputs[5]~62_combout\,
	combout => \inst1|Mux2~1_combout\);

-- Location: FF_X31_Y6_N2
\inst4|inst7|GEN_REG:50:REGX|Q[5]_NEW_REG2404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2405\);

-- Location: LABCELL_X31_Y6_N30
\inst4|inst6|output[50][5]~1504\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][5]~1504_combout\ = ( !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2405\ & 
-- ((!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2405\ & 
-- !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2407\))) ) ) # ( \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & 
-- (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2403\ & ((!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ 
-- & (\inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2403\ & !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:50:REGX|Q[5]_OTERM2407\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM557\,
	datab => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM559\,
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[5]_OTERM2403\,
	datad => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[5]_OTERM2407\,
	datae => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM547\,
	dataf => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM555~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[5]_OTERM2405\,
	combout => \inst4|inst6|output[50][5]~1504_combout\);

-- Location: LABCELL_X20_Y2_N0
\inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1905~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1905~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1905~feeder_combout\);

-- Location: FF_X20_Y2_N1
\inst4|inst7|GEN_REG:58:REGX|Q[5]_NEW_REG1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1905~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1905\);

-- Location: FF_X21_Y2_N44
\inst4|inst7|GEN_REG:58:REGX|Q[5]_NEW_REG1908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1909\);

-- Location: LABCELL_X21_Y2_N54
\inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1907~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1907~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1907~feeder_combout\);

-- Location: FF_X21_Y2_N56
\inst4|inst7|GEN_REG:58:REGX|Q[5]_NEW_REG1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1907~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1907\);

-- Location: LABCELL_X21_Y2_N42
\inst4|inst6|output[58][5]~1440\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][5]~1440_combout\ = ( !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1907\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1907\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1909\))) ) ) # ( \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1905\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1905\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[5]_OTERM1909\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM307\,
	datab => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM305\,
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[5]_OTERM1905\,
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[5]_OTERM1909\,
	datae => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM295\,
	dataf => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM303\,
	datag => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[5]_OTERM1907\,
	combout => \inst4|inst6|output[58][5]~1440_combout\);

-- Location: FF_X19_Y7_N34
\inst4|inst7|GEN_REG:62:REGX|Q[5]_NEW_REG1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1147\);

-- Location: FF_X18_Y2_N14
\inst4|inst7|GEN_REG:62:REGX|Q[5]_NEW_REG1150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1151\);

-- Location: FF_X18_Y2_N43
\inst4|inst7|GEN_REG:62:REGX|Q[5]_NEW_REG1148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1149\);

-- Location: MLABCELL_X18_Y2_N12
\inst4|inst6|output[62][5]~1288\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][5]~1288_combout\ = ( !\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1149\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & \inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1149\))) # 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1151\))) ) ) # ( \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & 
-- (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & (\inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1147\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & 
-- \inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1147\))) # (\inst4|inst7|GEN_REG:62:REGX|Q[5]_OTERM1151\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM181\,
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM177\,
	datac => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[5]_OTERM1147\,
	datad => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM179\,
	datae => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM169~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[5]_OTERM1151\,
	datag => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[5]_OTERM1149\,
	combout => \inst4|inst6|output[62][5]~1288_combout\);

-- Location: LABCELL_X12_Y5_N36
\inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1417~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1417~feeder_combout\ = ( \inst5|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1417~feeder_combout\);

-- Location: FF_X12_Y5_N37
\inst4|inst7|GEN_REG:54:REGX|Q[5]_NEW_REG1416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1417~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1417\);

-- Location: LABCELL_X14_Y5_N33
\inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1413~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1413~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1413~feeder_combout\);

-- Location: FF_X14_Y5_N35
\inst4|inst7|GEN_REG:54:REGX|Q[5]_NEW_REG1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1413~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1413\);

-- Location: LABCELL_X14_Y5_N0
\inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1415~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1415~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1415~feeder_combout\);

-- Location: FF_X14_Y5_N1
\inst4|inst7|GEN_REG:54:REGX|Q[5]_NEW_REG1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1415~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1415\);

-- Location: LABCELL_X14_Y5_N42
\inst4|inst6|output[54][5]~1376\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][5]~1376_combout\ = ( !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1417\ & (((\inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1415\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & 
-- !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1417\ & (((\inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1415\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\))) ) ) # ( \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1417\ & (((\inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1413\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & 
-- !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1417\ & (((\inst4|inst7|GEN_REG:54:REGX|Q[5]_OTERM1413\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[5]_OTERM1417\,
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM81\,
	datac => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[5]_OTERM1413\,
	datad => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM83\,
	datae => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM71\,
	dataf => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM79\,
	datag => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[5]_OTERM1415\,
	combout => \inst4|inst6|output[54][5]~1376_combout\);

-- Location: LABCELL_X17_Y9_N36
\inst4|inst4|outputs[5]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~50_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[62][5]~1288_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[58][5]~1440_combout\ ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[54][5]~1376_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[50][5]~1504_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[50][5]~1504_combout\,
	datab => \inst4|inst6|ALT_INV_output[58][5]~1440_combout\,
	datac => \inst4|inst6|ALT_INV_output[62][5]~1288_combout\,
	datad => \inst4|inst6|ALT_INV_output[54][5]~1376_combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[5]~50_combout\);

-- Location: FF_X24_Y7_N44
\inst4|inst7|GEN_REG:6:REGX|Q[5]_NEW_REG1788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1789\);

-- Location: FF_X24_Y11_N52
\inst4|inst7|GEN_REG:6:REGX|Q[5]_NEW_REG1784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1785\);

-- Location: LABCELL_X24_Y7_N0
\inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1787~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1787~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1787~feeder_combout\);

-- Location: FF_X24_Y7_N2
\inst4|inst7|GEN_REG:6:REGX|Q[5]_NEW_REG1786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1787~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1787\);

-- Location: LABCELL_X24_Y7_N42
\inst4|inst6|output[6][5]~1388\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][5]~1388_combout\ = ( !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1787\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & 
-- !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1787\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1789\))) ) ) # ( \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1785\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & 
-- !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1785\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[5]_OTERM1789\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM729\,
	datab => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[5]_OTERM1789\,
	datac => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[5]_OTERM1785\,
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM731\,
	datae => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM719\,
	dataf => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM727\,
	datag => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[5]_OTERM1787\,
	combout => \inst4|inst6|output[6][5]~1388_combout\);

-- Location: FF_X26_Y5_N49
\inst4|inst7|GEN_REG:10:REGX|Q[5]_NEW_REG2316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2317\);

-- Location: FF_X26_Y7_N37
\inst4|inst7|GEN_REG:10:REGX|Q[5]_NEW_REG2312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2313\);

-- Location: LABCELL_X26_Y5_N57
\inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2315~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2315~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2315~feeder_combout\);

-- Location: FF_X26_Y5_N59
\inst4|inst7|GEN_REG:10:REGX|Q[5]_NEW_REG2314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2315~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2315\);

-- Location: LABCELL_X26_Y5_N48
\inst4|inst6|output[10][5]~1452\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][5]~1452_combout\ = ( !\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2317\ & (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\ & (\inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2315\ & 
-- (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\)))) # (\inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2317\ & (((\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\ & (\inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2315\ & !\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\))) ) ) # ( \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2317\ & (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\ & (\inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2313\ & 
-- (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\)))) # (\inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2317\ & (((\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\ & (\inst4|inst7|GEN_REG:10:REGX|Q[5]_OTERM2313\ & !\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1039\,
	datab => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[5]_OTERM2317\,
	datac => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[5]_OTERM2313\,
	datad => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1035\,
	datae => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1027\,
	dataf => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1037\,
	datag => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[5]_OTERM2315\,
	combout => \inst4|inst6|output[10][5]~1452_combout\);

-- Location: FF_X13_Y4_N25
\inst4|inst7|GEN_REG:2:REGX|Q[5]_NEW_REG2838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2839\);

-- Location: FF_X13_Y4_N5
\inst4|inst7|GEN_REG:2:REGX|Q[5]_NEW_REG2834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2835\);

-- Location: FF_X13_Y4_N55
\inst4|inst7|GEN_REG:2:REGX|Q[5]_NEW_REG2836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2837\);

-- Location: MLABCELL_X13_Y4_N24
\inst4|inst6|output[2][5]~1516\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][5]~1516_combout\ = ( !\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2839\ & (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2837\ & 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2839\ & (((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2837\ & \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\))) ) ) # ( \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2839\ & (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2835\ & 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2839\ & (((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[5]_OTERM2835\ & \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1075\,
	datab => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[5]_OTERM2839\,
	datac => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[5]_OTERM2835\,
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1079\,
	datae => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1067\,
	dataf => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1077\,
	datag => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[5]_OTERM2837\,
	combout => \inst4|inst6|output[2][5]~1516_combout\);

-- Location: FF_X18_Y3_N38
\inst4|inst7|GEN_REG:14:REGX|Q[5]_NEW_REG1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1473\);

-- Location: FF_X18_Y3_N14
\inst4|inst7|GEN_REG:14:REGX|Q[5]_NEW_REG1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1477\);

-- Location: MLABCELL_X18_Y3_N39
\inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1475~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1475~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1475~feeder_combout\);

-- Location: FF_X18_Y3_N40
\inst4|inst7|GEN_REG:14:REGX|Q[5]_NEW_REG1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1475~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1475\);

-- Location: MLABCELL_X18_Y3_N12
\inst4|inst6|output[14][5]~1336\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][5]~1336_combout\ = ( !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1475\ & 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (((!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1475\ & \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\))) 
-- # (\inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1477\))) ) ) # ( \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1473\ & (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (((!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1473\ & 
-- \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\))) # (\inst4|inst7|GEN_REG:14:REGX|Q[5]_OTERM1477\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM839\,
	datab => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM837~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[5]_OTERM1473\,
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM841\,
	datae => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM829\,
	dataf => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[5]_OTERM1477\,
	datag => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[5]_OTERM1475\,
	combout => \inst4|inst6|output[14][5]~1336_combout\);

-- Location: LABCELL_X17_Y9_N6
\inst4|inst4|outputs[5]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~47_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[14][5]~1336_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[10][5]~1452_combout\ ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[6][5]~1388_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[2][5]~1516_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[6][5]~1388_combout\,
	datab => \inst4|inst6|ALT_INV_output[10][5]~1452_combout\,
	datac => \inst4|inst6|ALT_INV_output[2][5]~1516_combout\,
	datad => \inst4|inst6|ALT_INV_output[14][5]~1336_combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[5]~47_combout\);

-- Location: LABCELL_X16_Y2_N48
\inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2661~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2661~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2661~feeder_combout\);

-- Location: FF_X16_Y2_N50
\inst4|inst7|GEN_REG:34:REGX|Q[5]_NEW_REG2660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2661~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2661\);

-- Location: FF_X16_Y2_N32
\inst4|inst7|GEN_REG:34:REGX|Q[5]_NEW_REG2664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2665\);

-- Location: FF_X17_Y6_N34
\inst4|inst7|GEN_REG:34:REGX|Q[5]_NEW_REG2662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2663\);

-- Location: LABCELL_X16_Y2_N30
\inst4|inst6|output[34][5]~1512\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][5]~1512_combout\ = ( !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2665\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ & 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2663\)))) # (\inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2665\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ & \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2663\))) # 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\))) ) ) # ( \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2665\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & 
-- (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ & (\inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2661\)))) # (\inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2665\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\ & 
-- \inst4|inst7|GEN_REG:34:REGX|Q[5]_OTERM2661\))) # (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM813\,
	datab => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM809\,
	datac => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[5]_OTERM2661\,
	datad => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[5]_OTERM2665\,
	datae => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM801\,
	dataf => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM811~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[5]_OTERM2663\,
	combout => \inst4|inst6|output[34][5]~1512_combout\);

-- Location: FF_X16_Y6_N38
\inst4|inst7|GEN_REG:38:REGX|Q[5]_NEW_REG1644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1645\);

-- Location: FF_X16_Y6_N58
\inst4|inst7|GEN_REG:38:REGX|Q[5]_NEW_REG1640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1641\);

-- Location: LABCELL_X16_Y6_N57
\inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1643~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1643~feeder_combout\ = \inst1|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1643~feeder_combout\);

-- Location: FF_X16_Y6_N59
\inst4|inst7|GEN_REG:38:REGX|Q[5]_NEW_REG1642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1643~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1643\);

-- Location: LABCELL_X16_Y6_N36
\inst4|inst6|output[38][5]~1384\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][5]~1384_combout\ = ( !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1645\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1643\ & 
-- ((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))))) # (\inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1645\ & (((\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1643\ & !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))) # 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) ) # ( \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1645\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1641\ & 
-- ((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))))) # (\inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1645\ & (((\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489\ & (\inst4|inst7|GEN_REG:38:REGX|Q[5]_OTERM1641\ & !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))) # 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[5]_OTERM1645\,
	datab => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM489\,
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[5]_OTERM1641\,
	datad => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM487\,
	datae => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM477\,
	dataf => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM485\,
	datag => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[5]_OTERM1643\,
	combout => \inst4|inst6|output[38][5]~1384_combout\);

-- Location: FF_X20_Y3_N28
\inst4|inst7|GEN_REG:46:REGX|Q[5]_NEW_REG1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1323\);

-- Location: FF_X21_Y3_N20
\inst4|inst7|GEN_REG:46:REGX|Q[5]_NEW_REG1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1327\);

-- Location: FF_X21_Y3_N52
\inst4|inst7|GEN_REG:46:REGX|Q[5]_NEW_REG1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1325\);

-- Location: LABCELL_X21_Y3_N18
\inst4|inst6|output[46][5]~1320\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][5]~1320_combout\ = ( !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1325\ & 
-- (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1325\ & 
-- !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1327\))) ) ) # ( \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & 
-- (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1323\ & (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & 
-- (\inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1323\ & !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[5]_OTERM1327\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM573\,
	datab => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM571\,
	datac => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[5]_OTERM1323\,
	datad => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM569~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM561\,
	dataf => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[5]_OTERM1327\,
	datag => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[5]_OTERM1325\,
	combout => \inst4|inst6|output[46][5]~1320_combout\);

-- Location: LABCELL_X14_Y7_N42
\inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2139~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2139~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2139~feeder_combout\);

-- Location: FF_X14_Y7_N44
\inst4|inst7|GEN_REG:42:REGX|Q[5]_NEW_REG2138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2139~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2139\);

-- Location: FF_X14_Y7_N14
\inst4|inst7|GEN_REG:42:REGX|Q[5]_NEW_REG2142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2143\);

-- Location: LABCELL_X14_Y7_N0
\inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2141~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2141~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2141~feeder_combout\);

-- Location: FF_X14_Y7_N2
\inst4|inst7|GEN_REG:42:REGX|Q[5]_NEW_REG2140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2141~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2141\);

-- Location: LABCELL_X14_Y7_N12
\inst4|inst6|output[42][5]~1448\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][5]~1448_combout\ = ( !\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2141\ & 
-- ((\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2141\ & \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))) # 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2143\))) ) ) # ( \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2139\ & ((\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2139\ & 
-- \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))) # (\inst4|inst7|GEN_REG:42:REGX|Q[5]_OTERM2143\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM701\,
	datab => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM699\,
	datac => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[5]_OTERM2139\,
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[5]_OTERM2143\,
	datae => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM691~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM703\,
	datag => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[5]_OTERM2141\,
	combout => \inst4|inst6|output[42][5]~1448_combout\);

-- Location: LABCELL_X17_Y9_N0
\inst4|inst4|outputs[5]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~48_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[46][5]~1320_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[42][5]~1448_combout\ ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[38][5]~1384_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[34][5]~1512_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[34][5]~1512_combout\,
	datab => \inst4|inst6|ALT_INV_output[38][5]~1384_combout\,
	datac => \inst4|inst6|ALT_INV_output[46][5]~1320_combout\,
	datad => \inst4|inst6|ALT_INV_output[42][5]~1448_combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[5]~48_combout\);

-- Location: FF_X21_Y6_N40
\inst4|inst7|GEN_REG:22:REGX|Q[5]_NEW_REG1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1171\);

-- Location: FF_X21_Y6_N31
\inst4|inst7|GEN_REG:22:REGX|Q[5]_NEW_REG1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1175\);

-- Location: LABCELL_X21_Y6_N36
\inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1173~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1173~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1173~feeder_combout\);

-- Location: FF_X21_Y6_N38
\inst4|inst7|GEN_REG:22:REGX|Q[5]_NEW_REG1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1173~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1173\);

-- Location: LABCELL_X21_Y6_N30
\inst4|inst6|output[22][5]~1380\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][5]~1380_combout\ = ( !\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1173\)))) # (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1173\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1175\))) ) ) # ( \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1171\)))) # (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & \inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1171\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[5]_OTERM1175\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM205\,
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM209\,
	datac => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[5]_OTERM1171\,
	datad => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM207\,
	datae => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM197\,
	dataf => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[5]_OTERM1175\,
	datag => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[5]_OTERM1173\,
	combout => \inst4|inst6|output[22][5]~1380_combout\);

-- Location: FF_X23_Y9_N38
\inst4|inst7|GEN_REG:18:REGX|Q[5]_NEW_REG2154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2155\);

-- Location: MLABCELL_X23_Y9_N0
\inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2151~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2151~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2151~feeder_combout\);

-- Location: FF_X23_Y9_N1
\inst4|inst7|GEN_REG:18:REGX|Q[5]_NEW_REG2150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2151~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2151\);

-- Location: MLABCELL_X23_Y9_N21
\inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2153~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2153~feeder_combout\ = \inst1|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2153~feeder_combout\);

-- Location: FF_X23_Y9_N23
\inst4|inst7|GEN_REG:18:REGX|Q[5]_NEW_REG2152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2153~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2153\);

-- Location: MLABCELL_X23_Y9_N36
\inst4|inst6|output[18][5]~1508\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][5]~1508_combout\ = ( !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2155\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2153\ & 
-- (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\)))) # (\inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2155\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2153\ & !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\))) ) ) # ( \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2155\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2151\ & 
-- (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\)))) # (\inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2155\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[5]_OTERM2151\ & !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[5]_OTERM2155\,
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM475\,
	datac => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[5]_OTERM2151\,
	datad => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM471\,
	datae => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM463\,
	dataf => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM473\,
	datag => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[5]_OTERM2153\,
	combout => \inst4|inst6|output[18][5]~1508_combout\);

-- Location: FF_X24_Y4_N55
\inst4|inst7|GEN_REG:26:REGX|Q[5]_NEW_REG1656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1657\);

-- Location: FF_X24_Y4_N47
\inst4|inst7|GEN_REG:26:REGX|Q[5]_NEW_REG1652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1653\);

-- Location: FF_X23_Y4_N56
\inst4|inst7|GEN_REG:26:REGX|Q[5]_NEW_REG1654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1655\);

-- Location: MLABCELL_X23_Y4_N0
\inst4|inst6|output[26][5]~1444\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][5]~1444_combout\ = ( !\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1655\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & 
-- \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1655\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))) # 
-- (\inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1657\))) ) ) # ( \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1653\ & 
-- (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1653\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & 
-- \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\))) # (\inst4|inst7|GEN_REG:26:REGX|Q[5]_OTERM1657\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM431\,
	datab => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[5]_OTERM1657\,
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[5]_OTERM1653\,
	datad => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM429\,
	datae => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM421~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM433\,
	datag => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[5]_OTERM1655\,
	combout => \inst4|inst6|output[26][5]~1444_combout\);

-- Location: FF_X17_Y8_N20
\inst4|inst7|GEN_REG:30:REGX|Q[5]_NEW_REG964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM965\);

-- Location: FF_X17_Y8_N16
\inst4|inst7|GEN_REG:30:REGX|Q[5]_NEW_REG960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM961\);

-- Location: FF_X17_Y8_N13
\inst4|inst7|GEN_REG:30:REGX|Q[5]_NEW_REG962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM963\);

-- Location: LABCELL_X17_Y8_N18
\inst4|inst6|output[30][5]~1304\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][5]~1304_combout\ = ( !\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM965\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & (\inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM963\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM965\ & (((!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & (\inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM963\ & \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) ) # ( \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM965\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & (\inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM961\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM965\ & (((!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & (\inst4|inst7|GEN_REG:30:REGX|Q[5]_OTERM961\ & \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[5]_OTERM965\,
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM317\,
	datac => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[5]_OTERM961\,
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM321\,
	datae => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM309\,
	dataf => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM319\,
	datag => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[5]_OTERM963\,
	combout => \inst4|inst6|output[30][5]~1304_combout\);

-- Location: LABCELL_X17_Y9_N18
\inst4|inst4|outputs[5]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~49_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[30][5]~1304_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[26][5]~1444_combout\ ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[22][5]~1380_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[18][5]~1508_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[22][5]~1380_combout\,
	datab => \inst4|inst6|ALT_INV_output[18][5]~1508_combout\,
	datac => \inst4|inst6|ALT_INV_output[26][5]~1444_combout\,
	datad => \inst4|inst6|ALT_INV_output[30][5]~1304_combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[5]~49_combout\);

-- Location: LABCELL_X17_Y9_N12
\inst4|inst4|outputs[5]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~51_combout\ = ( \inst4|inst4|outputs[5]~48_combout\ & ( \inst4|inst4|outputs[5]~49_combout\ & ( (!\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\) # (\inst4|inst4|outputs[5]~47_combout\)))) # (\inst5|Mux12~combout\ & 
-- (((!\inst5|Mux11~combout\)) # (\inst4|inst4|outputs[5]~50_combout\))) ) ) ) # ( !\inst4|inst4|outputs[5]~48_combout\ & ( \inst4|inst4|outputs[5]~49_combout\ & ( (!\inst5|Mux12~combout\ & (((\inst4|inst4|outputs[5]~47_combout\ & !\inst5|Mux11~combout\)))) 
-- # (\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\)) # (\inst4|inst4|outputs[5]~50_combout\))) ) ) ) # ( \inst4|inst4|outputs[5]~48_combout\ & ( !\inst4|inst4|outputs[5]~49_combout\ & ( (!\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\) # 
-- (\inst4|inst4|outputs[5]~47_combout\)))) # (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[5]~50_combout\ & ((\inst5|Mux11~combout\)))) ) ) ) # ( !\inst4|inst4|outputs[5]~48_combout\ & ( !\inst4|inst4|outputs[5]~49_combout\ & ( (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[5]~47_combout\ & !\inst5|Mux11~combout\)))) # (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[5]~50_combout\ & ((\inst5|Mux11~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[5]~50_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[5]~47_combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[5]~48_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[5]~49_combout\,
	combout => \inst4|inst4|outputs[5]~51_combout\);

-- Location: FF_X20_Y9_N13
\inst4|inst7|GEN_REG:40:REGX|Q[5]_NEW_REG2322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2323\);

-- Location: LABCELL_X20_Y9_N30
\inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2319~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2319~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2319~feeder_combout\);

-- Location: FF_X20_Y9_N31
\inst4|inst7|GEN_REG:40:REGX|Q[5]_NEW_REG2318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2319~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2319\);

-- Location: FF_X20_Y9_N29
\inst4|inst7|GEN_REG:40:REGX|Q[5]_NEW_REG2320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2321\);

-- Location: LABCELL_X20_Y9_N12
\inst4|inst6|output[40][5]~1464\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][5]~1464_combout\ = ( !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2323\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (\inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2321\ & 
-- (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\)))) # (\inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2323\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (\inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2321\ & !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\))) ) ) # ( \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2323\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (\inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2319\ & 
-- (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\)))) # (\inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2323\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (\inst4|inst7|GEN_REG:40:REGX|Q[5]_OTERM2319\ & !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM799\,
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[5]_OTERM2323\,
	datac => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[5]_OTERM2319\,
	datad => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM795\,
	datae => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM787\,
	dataf => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM797\,
	datag => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[5]_OTERM2321\,
	combout => \inst4|inst6|output[40][5]~1464_combout\);

-- Location: MLABCELL_X18_Y4_N3
\inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1467~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1467~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1467~feeder_combout\);

-- Location: FF_X18_Y4_N5
\inst4|inst7|GEN_REG:44:REGX|Q[5]_NEW_REG1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1467~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1467\);

-- Location: FF_X18_Y4_N50
\inst4|inst7|GEN_REG:44:REGX|Q[5]_NEW_REG1470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1471\);

-- Location: MLABCELL_X18_Y4_N36
\inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1469~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1469~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1469~feeder_combout\);

-- Location: FF_X18_Y4_N38
\inst4|inst7|GEN_REG:44:REGX|Q[5]_NEW_REG1468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1469~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1469\);

-- Location: MLABCELL_X18_Y4_N48
\inst4|inst6|output[44][5]~1324\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][5]~1324_combout\ = ( !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\ & 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1469\)))) # (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\ & \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1469\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1471\))) ) ) # ( \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\ & 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1467\)))) # (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\ & \inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1467\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[5]_OTERM1471\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM661\,
	datab => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM657\,
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[5]_OTERM1467\,
	datad => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM659\,
	datae => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM649\,
	dataf => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[5]_OTERM1471\,
	datag => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[5]_OTERM1469\,
	combout => \inst4|inst6|output[44][5]~1324_combout\);

-- Location: FF_X19_Y5_N35
\inst4|inst7|GEN_REG:32:REGX|Q[5]_NEW_REG2840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2841\);

-- Location: FF_X19_Y5_N8
\inst4|inst7|GEN_REG:32:REGX|Q[5]_NEW_REG2844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2845\);

-- Location: FF_X19_Y5_N56
\inst4|inst7|GEN_REG:32:REGX|Q[5]_NEW_REG2842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2843\);

-- Location: LABCELL_X19_Y5_N6
\inst4|inst6|output[32][5]~1528\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][5]~1528_combout\ = ( !\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & (\inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2843\ & 
-- ((\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & (\inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2843\ & \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2845\))) ) ) # ( \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & (\inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2841\ & 
-- ((\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & (\inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2841\ & \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[5]_OTERM2845\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM823\,
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM825\,
	datac => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[5]_OTERM2841\,
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[5]_OTERM2845\,
	datae => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM815\,
	dataf => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM827\,
	datag => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[5]_OTERM2843\,
	combout => \inst4|inst6|output[32][5]~1528_combout\);

-- Location: FF_X17_Y7_N29
\inst4|inst7|GEN_REG:36:REGX|Q[5]_NEW_REG1790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1791\);

-- Location: FF_X17_Y7_N44
\inst4|inst7|GEN_REG:36:REGX|Q[5]_NEW_REG1794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1795\);

-- Location: FF_X17_Y7_N23
\inst4|inst7|GEN_REG:36:REGX|Q[5]_NEW_REG1792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1793\);

-- Location: LABCELL_X17_Y7_N42
\inst4|inst6|output[36][5]~1400\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][5]~1400_combout\ = ( !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1795\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1793\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1795\ & (((\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & \inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1793\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) ) # ( \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1795\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1791\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1795\ & (((\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\ & (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & \inst4|inst7|GEN_REG:36:REGX|Q[5]_OTERM1791\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM503\,
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM499\,
	datac => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[5]_OTERM1791\,
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[5]_OTERM1795\,
	datae => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM491\,
	dataf => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM501\,
	datag => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[5]_OTERM1793\,
	combout => \inst4|inst6|output[36][5]~1400_combout\);

-- Location: LABCELL_X21_Y12_N42
\inst4|inst4|outputs[5]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~43_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[44][5]~1324_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[40][5]~1464_combout\ ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[36][5]~1400_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[32][5]~1528_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[40][5]~1464_combout\,
	datab => \inst4|inst6|ALT_INV_output[44][5]~1324_combout\,
	datac => \inst4|inst6|ALT_INV_output[32][5]~1528_combout\,
	datad => \inst4|inst6|ALT_INV_output[36][5]~1400_combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[5]~43_combout\);

-- Location: FF_X12_Y6_N44
\inst4|inst7|GEN_REG:4:REGX|Q[5]_NEW_REG1896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1897\);

-- Location: LABCELL_X12_Y6_N9
\inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1893~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1893~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1893~feeder_combout\);

-- Location: FF_X12_Y6_N10
\inst4|inst7|GEN_REG:4:REGX|Q[5]_NEW_REG1892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1893~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1893\);

-- Location: LABCELL_X12_Y6_N3
\inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1895~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1895~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1895~feeder_combout\);

-- Location: FF_X12_Y6_N5
\inst4|inst7|GEN_REG:4:REGX|Q[5]_NEW_REG1894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1895~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1895\);

-- Location: LABCELL_X12_Y6_N42
\inst4|inst6|output[4][5]~1404\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][5]~1404_combout\ = ( !\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1897\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1895\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1897\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1895\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) ) # ( \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1897\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1893\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1897\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[5]_OTERM1893\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM851\,
	datab => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[5]_OTERM1897\,
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[5]_OTERM1893\,
	datad => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM855\,
	datae => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM843\,
	dataf => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM853\,
	datag => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[5]_OTERM1895\,
	combout => \inst4|inst6|output[4][5]~1404_combout\);

-- Location: LABCELL_X17_Y2_N51
\inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1551~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1551~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1551~feeder_combout\);

-- Location: FF_X17_Y2_N53
\inst4|inst7|GEN_REG:12:REGX|Q[5]_NEW_REG1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1551~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1551\);

-- Location: FF_X17_Y2_N38
\inst4|inst7|GEN_REG:12:REGX|Q[5]_NEW_REG1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1555\);

-- Location: LABCELL_X17_Y2_N48
\inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1553~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1553~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1553~feeder_combout\);

-- Location: FF_X17_Y2_N49
\inst4|inst7|GEN_REG:12:REGX|Q[5]_NEW_REG1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1553~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1553\);

-- Location: LABCELL_X17_Y2_N36
\inst4|inst6|output[12][5]~1340\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][5]~1340_combout\ = ( !\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1553\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ & \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1553\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1555\))) ) ) # ( \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1551\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\ & \inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1551\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[5]_OTERM1555\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM905\,
	datab => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM909\,
	datac => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[5]_OTERM1551\,
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM907\,
	datae => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM897\,
	dataf => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[5]_OTERM1555\,
	datag => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[5]_OTERM1553\,
	combout => \inst4|inst6|output[12][5]~1340_combout\);

-- Location: MLABCELL_X18_Y12_N48
\inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2487~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2487~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2487~feeder_combout\);

-- Location: FF_X18_Y12_N50
\inst4|inst7|GEN_REG:8:REGX|Q[5]_NEW_REG2486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2487~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2487\);

-- Location: FF_X18_Y12_N13
\inst4|inst7|GEN_REG:8:REGX|Q[5]_NEW_REG2490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2491\);

-- Location: LABCELL_X21_Y11_N27
\inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2489~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2489~feeder_combout\ = \inst1|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2489~feeder_combout\);

-- Location: FF_X21_Y11_N28
\inst4|inst7|GEN_REG:8:REGX|Q[5]_NEW_REG2488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2489~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2489\);

-- Location: MLABCELL_X18_Y12_N12
\inst4|inst6|output[8][5]~1468\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][5]~1468_combout\ = ( !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & (\inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2489\ & 
-- (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (((\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & (\inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2489\ & 
-- !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2491\))) ) ) # ( \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & (\inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2487\ & (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (((\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2487\ & !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:8:REGX|Q[5]_OTERM2491\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1063\,
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1065\,
	datac => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[5]_OTERM2487\,
	datad => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1061~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1053\,
	dataf => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[5]_OTERM2491\,
	datag => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[5]_OTERM2489\,
	combout => \inst4|inst6|output[8][5]~1468_combout\);

-- Location: FF_X18_Y7_N56
\inst4|inst7|GEN_REG:0:REGX|Q[5]_NEW_REG2894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2895\);

-- Location: FF_X18_Y7_N38
\inst4|inst7|GEN_REG:0:REGX|Q[5]_NEW_REG2898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2899\);

-- Location: FF_X20_Y6_N13
\inst4|inst7|GEN_REG:0:REGX|Q[5]_NEW_REG2896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst1|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2897\);

-- Location: MLABCELL_X18_Y7_N12
\inst4|inst6|output[0][5]~1532\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][5]~1532_combout\ = ( !\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2899\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2897\)))) # (\inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2899\ & (((!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & \inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2897\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) ) # ( \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2899\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2895\)))) # (\inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2899\ & (((!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\ & \inst4|inst7|GEN_REG:0:REGX|Q[5]_OTERM2895\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1225\,
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1223\,
	datac => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[5]_OTERM2895\,
	datad => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[5]_OTERM2899\,
	datae => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1213\,
	dataf => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1219\,
	datag => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[5]_OTERM2897\,
	combout => \inst4|inst6|output[0][5]~1532_combout\);

-- Location: LABCELL_X21_Y12_N36
\inst4|inst4|outputs[5]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~42_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[12][5]~1340_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[8][5]~1468_combout\ ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[4][5]~1404_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[0][5]~1532_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[4][5]~1404_combout\,
	datab => \inst4|inst6|ALT_INV_output[12][5]~1340_combout\,
	datac => \inst4|inst6|ALT_INV_output[8][5]~1468_combout\,
	datad => \inst4|inst6|ALT_INV_output[0][5]~1532_combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[5]~42_combout\);

-- Location: FF_X20_Y5_N13
\inst4|inst7|GEN_REG:16:REGX|Q[5]_NEW_REG2330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2331\);

-- Location: FF_X21_Y5_N32
\inst4|inst7|GEN_REG:16:REGX|Q[5]_NEW_REG2334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2335\);

-- Location: LABCELL_X21_Y5_N48
\inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2333~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2333~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2333~feeder_combout\);

-- Location: FF_X21_Y5_N49
\inst4|inst7|GEN_REG:16:REGX|Q[5]_NEW_REG2332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2333~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2333\);

-- Location: LABCELL_X21_Y5_N30
\inst4|inst6|output[16][5]~1524\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][5]~1524_combout\ = ( !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & (\inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2333\ & 
-- (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\)))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & (\inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2333\ & !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2335\))) ) ) # ( \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2331\ & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\)))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & (\inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2331\ & 
-- !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\))) # (\inst4|inst7|GEN_REG:16:REGX|Q[5]_OTERM2335\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM635\,
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM633\,
	datac => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[5]_OTERM2331\,
	datad => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM631\,
	datae => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM623~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[5]_OTERM2335\,
	datag => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[5]_OTERM2333\,
	combout => \inst4|inst6|output[16][5]~1524_combout\);

-- Location: FF_X19_Y2_N53
\inst4|inst7|GEN_REG:28:REGX|Q[5]_NEW_REG1080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1081\);

-- Location: FF_X20_Y1_N26
\inst4|inst7|GEN_REG:28:REGX|Q[5]_NEW_REG1084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1085\);

-- Location: FF_X19_Y2_N49
\inst4|inst7|GEN_REG:28:REGX|Q[5]_NEW_REG1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1083\);

-- Location: LABCELL_X20_Y1_N24
\inst4|inst6|output[28][5]~1308\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][5]~1308_combout\ = ( !\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & (\inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1083\ & 
-- (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ & (((\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & (\inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1083\ & !\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1085\))) ) ) # ( \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & (\inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1081\ & 
-- (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ & (((\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & (\inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1081\ & !\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[5]_OTERM1085\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM391\,
	datab => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM389\,
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[5]_OTERM1081\,
	datad => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM387\,
	datae => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM379\,
	dataf => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[5]_OTERM1085\,
	datag => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[5]_OTERM1083\,
	combout => \inst4|inst6|output[28][5]~1308_combout\);

-- Location: MLABCELL_X23_Y6_N9
\inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1287~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1287~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1287~feeder_combout\);

-- Location: FF_X23_Y6_N10
\inst4|inst7|GEN_REG:20:REGX|Q[5]_NEW_REG1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1287~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1287\);

-- Location: FF_X23_Y6_N44
\inst4|inst7|GEN_REG:20:REGX|Q[5]_NEW_REG1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1291\);

-- Location: FF_X23_Y6_N23
\inst4|inst7|GEN_REG:20:REGX|Q[5]_NEW_REG1288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1289\);

-- Location: MLABCELL_X23_Y6_N42
\inst4|inst6|output[20][5]~1396\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][5]~1396_combout\ = ( !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1291\ & (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1289\)))) # (\inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1291\ & (((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1289\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\))) ) ) # ( \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1291\ & (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1287\)))) # (\inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1291\ & (((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\ & \inst4|inst7|GEN_REG:20:REGX|Q[5]_OTERM1287\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM261\,
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM265\,
	datac => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[5]_OTERM1287\,
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[5]_OTERM1291\,
	datae => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM253\,
	dataf => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM263\,
	datag => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[5]_OTERM1289\,
	combout => \inst4|inst6|output[20][5]~1396_combout\);

-- Location: LABCELL_X25_Y10_N51
\inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1797~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1797~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1797~feeder_combout\);

-- Location: FF_X25_Y10_N53
\inst4|inst7|GEN_REG:24:REGX|Q[5]_NEW_REG1796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1797~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1797\);

-- Location: FF_X25_Y10_N25
\inst4|inst7|GEN_REG:24:REGX|Q[5]_NEW_REG1800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1801\);

-- Location: LABCELL_X25_Y10_N15
\inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1799~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1799~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1799~feeder_combout\);

-- Location: FF_X25_Y10_N17
\inst4|inst7|GEN_REG:24:REGX|Q[5]_NEW_REG1798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1799~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1799\);

-- Location: LABCELL_X25_Y10_N18
\inst4|inst6|output[24][5]~1460\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][5]~1460_combout\ = ( !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1801\ & (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1799\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1801\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & 
-- \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1799\))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\))) ) ) # ( \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1801\ & (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & 
-- (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1797\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1801\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\ & 
-- (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & \inst4|inst7|GEN_REG:24:REGX|Q[5]_OTERM1797\))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM447\,
	datab => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM443~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[5]_OTERM1797\,
	datad => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[5]_OTERM1801\,
	datae => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM435\,
	dataf => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM445\,
	datag => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[5]_OTERM1799\,
	combout => \inst4|inst6|output[24][5]~1460_combout\);

-- Location: LABCELL_X21_Y12_N3
\inst4|inst4|outputs[5]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~44_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[28][5]~1308_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[24][5]~1460_combout\ ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[20][5]~1396_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[16][5]~1524_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[16][5]~1524_combout\,
	datab => \inst4|inst6|ALT_INV_output[28][5]~1308_combout\,
	datac => \inst4|inst6|ALT_INV_output[20][5]~1396_combout\,
	datad => \inst4|inst6|ALT_INV_output[24][5]~1460_combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[5]~44_combout\);

-- Location: FF_X16_Y9_N32
\inst4|inst7|GEN_REG:48:REGX|Q[5]_NEW_REG2568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2569\);

-- Location: FF_X16_Y9_N20
\inst4|inst7|GEN_REG:48:REGX|Q[5]_NEW_REG2564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2565\);

-- Location: LABCELL_X16_Y9_N21
\inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2567~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2567~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2567~feeder_combout\);

-- Location: FF_X16_Y9_N23
\inst4|inst7|GEN_REG:48:REGX|Q[5]_NEW_REG2566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2567~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2567\);

-- Location: LABCELL_X16_Y9_N30
\inst4|inst6|output[48][5]~1520\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][5]~1520_combout\ = ( !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2569\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2567\ & 
-- (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2569\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2567\ & !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\))) ) ) # ( \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2569\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2565\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2569\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[5]_OTERM2565\ & 
-- !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\))) # (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM615\,
	datab => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[5]_OTERM2569\,
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[5]_OTERM2565\,
	datad => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM611\,
	datae => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM603~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM613\,
	datag => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[5]_OTERM2567\,
	combout => \inst4|inst6|output[48][5]~1520_combout\);

-- Location: FF_X19_Y4_N38
\inst4|inst7|GEN_REG:52:REGX|Q[5]_NEW_REG1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1489\);

-- Location: LABCELL_X19_Y6_N42
\inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1485~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1485~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1485~feeder_combout\);

-- Location: FF_X19_Y6_N43
\inst4|inst7|GEN_REG:52:REGX|Q[5]_NEW_REG1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1485~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1485\);

-- Location: LABCELL_X19_Y4_N6
\inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1487~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1487~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1487~feeder_combout\);

-- Location: FF_X19_Y4_N8
\inst4|inst7|GEN_REG:52:REGX|Q[5]_NEW_REG1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1487~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1487\);

-- Location: LABCELL_X19_Y4_N36
\inst4|inst6|output[52][5]~1392\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][5]~1392_combout\ = ( !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1489\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1487\ & 
-- (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\)))) # (\inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1489\ & (((\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1487\ & !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\))) ) ) # ( \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1489\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1485\ & 
-- (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\)))) # (\inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1489\ & (((\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[5]_OTERM1485\ & !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[5]_OTERM1489\,
	datab => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM139\,
	datac => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[5]_OTERM1485\,
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM135\,
	datae => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM127\,
	dataf => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM137\,
	datag => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[5]_OTERM1487\,
	combout => \inst4|inst6|output[52][5]~1392_combout\);

-- Location: FF_X18_Y7_N50
\inst4|inst7|GEN_REG:56:REGX|Q[5]_NEW_REG1988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1989\);

-- Location: FF_X18_Y9_N10
\inst4|inst7|GEN_REG:56:REGX|Q[5]_NEW_REG1992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1993\);

-- Location: MLABCELL_X18_Y9_N45
\inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1991~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1991~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1991~feeder_combout\);

-- Location: FF_X18_Y9_N47
\inst4|inst7|GEN_REG:56:REGX|Q[5]_NEW_REG1990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1991~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1991\);

-- Location: MLABCELL_X18_Y9_N9
\inst4|inst6|output[56][5]~1456\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][5]~1456_combout\ = ( !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1993\ & (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1991\)))) # (\inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1993\ & (((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1991\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\))) ) ) # ( \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1993\ & (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1989\)))) # (\inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1993\ & (((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & \inst4|inst7|GEN_REG:56:REGX|Q[5]_OTERM1989\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM373\,
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM377\,
	datac => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[5]_OTERM1989\,
	datad => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[5]_OTERM1993\,
	datae => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM365\,
	dataf => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM375\,
	datag => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[5]_OTERM1991\,
	combout => \inst4|inst6|output[56][5]~1456_combout\);

-- Location: LABCELL_X21_Y12_N6
\inst4|inst4|outputs[5]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~45_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[60][5]~1292_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[56][5]~1456_combout\ ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[52][5]~1392_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[48][5]~1520_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[48][5]~1520_combout\,
	datab => \inst4|inst6|ALT_INV_output[60][5]~1292_combout\,
	datac => \inst4|inst6|ALT_INV_output[52][5]~1392_combout\,
	datad => \inst4|inst6|ALT_INV_output[56][5]~1456_combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[5]~45_combout\);

-- Location: LABCELL_X21_Y12_N48
\inst4|inst4|outputs[5]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~46_combout\ = ( \inst4|inst4|outputs[5]~44_combout\ & ( \inst4|inst4|outputs[5]~45_combout\ & ( ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[5]~42_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[5]~43_combout\))) 
-- # (\inst5|Mux12~combout\) ) ) ) # ( !\inst4|inst4|outputs[5]~44_combout\ & ( \inst4|inst4|outputs[5]~45_combout\ & ( (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[5]~42_combout\ & !\inst5|Mux12~combout\)))) # (\inst5|Mux11~combout\ & 
-- (((\inst5|Mux12~combout\)) # (\inst4|inst4|outputs[5]~43_combout\))) ) ) ) # ( \inst4|inst4|outputs[5]~44_combout\ & ( !\inst4|inst4|outputs[5]~45_combout\ & ( (!\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\) # (\inst4|inst4|outputs[5]~42_combout\)))) 
-- # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[5]~43_combout\ & ((!\inst5|Mux12~combout\)))) ) ) ) # ( !\inst4|inst4|outputs[5]~44_combout\ & ( !\inst4|inst4|outputs[5]~45_combout\ & ( (!\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & 
-- ((\inst4|inst4|outputs[5]~42_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[5]~43_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[5]~43_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[5]~42_combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[5]~44_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[5]~45_combout\,
	combout => \inst4|inst4|outputs[5]~46_combout\);

-- Location: FF_X17_Y4_N5
\inst4|inst7|GEN_REG:35:REGX|Q[5]_NEW_REG2396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2397\);

-- Location: LABCELL_X17_Y3_N54
\inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2401~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2401~feeder_combout\ = ( \inst5|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Mux3~0_combout\,
	combout => \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2401~feeder_combout\);

-- Location: FF_X17_Y3_N55
\inst4|inst7|GEN_REG:35:REGX|Q[5]_NEW_REG2400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2401~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2401\);

-- Location: LABCELL_X17_Y4_N0
\inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2399~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2399~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2399~feeder_combout\);

-- Location: FF_X17_Y4_N2
\inst4|inst7|GEN_REG:35:REGX|Q[5]_NEW_REG2398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2399~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2399\);

-- Location: LABCELL_X17_Y4_N18
\inst4|inst6|output[35][5]~1480\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][5]~1480_combout\ = ( !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2399\ & 
-- (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\)))) # (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2399\ & !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\))) # 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2401\))) ) ) # ( \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2397\ & 
-- (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\)))) # (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2397\ & !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\))) # 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[5]_OTERM2401\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM675\,
	datab => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM673\,
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[5]_OTERM2397\,
	datad => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM671\,
	datae => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM663\,
	dataf => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[5]_OTERM2401\,
	datag => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[5]_OTERM2399\,
	combout => \inst4|inst6|output[35][5]~1480_combout\);

-- Location: LABCELL_X16_Y3_N54
\inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1899~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1899~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1899~feeder_combout\);

-- Location: FF_X16_Y3_N56
\inst4|inst7|GEN_REG:43:REGX|Q[5]_NEW_REG1898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1899~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1899\);

-- Location: FF_X16_Y3_N32
\inst4|inst7|GEN_REG:43:REGX|Q[5]_NEW_REG1902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1903\);

-- Location: FF_X16_Y3_N59
\inst4|inst7|GEN_REG:43:REGX|Q[5]_NEW_REG1900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1901\);

-- Location: LABCELL_X16_Y3_N30
\inst4|inst6|output[43][5]~1416\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][5]~1416_combout\ = ( !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1901\ & 
-- ((!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1901\ & !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1903\))) ) ) # ( \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1899\ & 
-- ((!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1899\ & !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[5]_OTERM1903\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM587\,
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM585\,
	datac => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[5]_OTERM1899\,
	datad => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[5]_OTERM1903\,
	datae => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM575\,
	dataf => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM583\,
	datag => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[5]_OTERM1901\,
	combout => \inst4|inst6|output[43][5]~1416_combout\);

-- Location: FF_X17_Y8_N56
\inst4|inst7|GEN_REG:47:REGX|Q[5]_NEW_REG1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1157\);

-- Location: FF_X17_Y8_N38
\inst4|inst7|GEN_REG:47:REGX|Q[5]_NEW_REG1152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1153\);

-- Location: FF_X14_Y9_N37
\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407~DUPLICATE_q\);

-- Location: LABCELL_X17_Y8_N45
\inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1155~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1155~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1155~feeder_combout\);

-- Location: FF_X17_Y8_N47
\inst4|inst7|GEN_REG:47:REGX|Q[5]_NEW_REG1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1155~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1155\);

-- Location: LABCELL_X17_Y8_N54
\inst4|inst6|output[47][5]~1312\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][5]~1312_combout\ = ( !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1157\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1155\ & 
-- (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\)))) # (\inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1157\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1155\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\))) ) ) # ( \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1157\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1153\ & (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\)))) # (\inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1157\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[5]_OTERM1153\ & 
-- !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[5]_OTERM1157\,
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM419\,
	datac => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[5]_OTERM1153\,
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM415\,
	datae => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM407~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM417\,
	datag => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[5]_OTERM1155\,
	combout => \inst4|inst6|output[47][5]~1312_combout\);

-- Location: MLABCELL_X23_Y2_N45
\inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1407~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1407~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1407~feeder_combout\);

-- Location: FF_X23_Y2_N46
\inst4|inst7|GEN_REG:39:REGX|Q[5]_NEW_REG1406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1407~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1407\);

-- Location: FF_X23_Y2_N14
\inst4|inst7|GEN_REG:39:REGX|Q[5]_NEW_REG1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1411\);

-- Location: MLABCELL_X23_Y2_N42
\inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1409~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1409~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1409~feeder_combout\);

-- Location: FF_X23_Y2_N43
\inst4|inst7|GEN_REG:39:REGX|Q[5]_NEW_REG1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1409~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1409\);

-- Location: MLABCELL_X23_Y2_N12
\inst4|inst6|output[39][5]~1352\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][5]~1352_combout\ = ( !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1409\ & 
-- (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1409\ & !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1411\))) ) ) # ( \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1407\ & 
-- (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1407\ & !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[5]_OTERM1411\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM349\,
	datab => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM347\,
	datac => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[5]_OTERM1407\,
	datad => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM345\,
	datae => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM337\,
	dataf => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[5]_OTERM1411\,
	datag => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[5]_OTERM1409\,
	combout => \inst4|inst6|output[39][5]~1352_combout\);

-- Location: LABCELL_X20_Y12_N36
\inst4|inst4|outputs[5]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~58_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[47][5]~1312_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[39][5]~1352_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[43][5]~1416_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[35][5]~1480_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[35][5]~1480_combout\,
	datab => \inst4|inst6|ALT_INV_output[43][5]~1416_combout\,
	datac => \inst4|inst6|ALT_INV_output[47][5]~1312_combout\,
	datad => \inst4|inst6|ALT_INV_output[39][5]~1352_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~58_combout\);

-- Location: FF_X20_Y4_N2
\inst4|inst7|GEN_REG:11:REGX|Q[5]_NEW_REG1982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1983\);

-- Location: FF_X20_Y4_N20
\inst4|inst7|GEN_REG:11:REGX|Q[5]_NEW_REG1986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1987\);

-- Location: LABCELL_X20_Y4_N3
\inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1985~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1985~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1985~feeder_combout\);

-- Location: FF_X20_Y4_N5
\inst4|inst7|GEN_REG:11:REGX|Q[5]_NEW_REG1984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1985~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1985\);

-- Location: LABCELL_X20_Y4_N18
\inst4|inst6|output[11][5]~1420\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][5]~1420_combout\ = ( !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ & (\inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1985\ & 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\)))) # (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ & (\inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1985\ & \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1987\))) ) ) # ( \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ & (\inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1983\ & 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\)))) # (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ & (\inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1983\ & \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[5]_OTERM1987\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM865\,
	datab => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM867\,
	datac => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[5]_OTERM1983\,
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM869\,
	datae => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM857\,
	dataf => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[5]_OTERM1987\,
	datag => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[5]_OTERM1985\,
	combout => \inst4|inst6|output[11][5]~1420_combout\);

-- Location: FF_X24_Y10_N13
\inst4|inst7|GEN_REG:3:REGX|Q[5]_NEW_REG2562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2563\);

-- Location: FF_X24_Y10_N59
\inst4|inst7|GEN_REG:3:REGX|Q[5]_NEW_REG2558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2559\);

-- Location: LABCELL_X24_Y10_N54
\inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2561~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2561~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2561~feeder_combout\);

-- Location: FF_X24_Y10_N56
\inst4|inst7|GEN_REG:3:REGX|Q[5]_NEW_REG2560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2561~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2561\);

-- Location: LABCELL_X24_Y10_N12
\inst4|inst6|output[3][5]~1484\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][5]~1484_combout\ = ( !\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2563\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2561\ & 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\)))) # (\inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2563\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2561\ & \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\))) ) ) # ( \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2563\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2559\ & 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\)))) # (\inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2563\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[5]_OTERM2559\ & \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM919\,
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[5]_OTERM2563\,
	datac => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[5]_OTERM2559\,
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM923\,
	datae => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM911\,
	dataf => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM921\,
	datag => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[5]_OTERM2561\,
	combout => \inst4|inst6|output[3][5]~1484_combout\);

-- Location: FF_X26_Y9_N40
\inst4|inst7|GEN_REG:7:REGX|Q[5]_NEW_REG1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1479\);

-- Location: FF_X26_Y9_N32
\inst4|inst7|GEN_REG:7:REGX|Q[5]_NEW_REG1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1483\);

-- Location: FF_X26_Y9_N38
\inst4|inst7|GEN_REG:7:REGX|Q[5]_NEW_REG1480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1481\);

-- Location: LABCELL_X26_Y9_N30
\inst4|inst6|output[7][5]~1356\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][5]~1356_combout\ = ( !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1481\ & 
-- (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1481\ & 
-- !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1483\))) ) ) # ( \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ 
-- & (\inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1479\ & (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & (\inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1479\ & 
-- !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:7:REGX|Q[5]_OTERM1483\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM599\,
	datab => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM601\,
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[5]_OTERM1479\,
	datad => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM597~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM589\,
	dataf => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[5]_OTERM1483\,
	datag => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[5]_OTERM1481\,
	combout => \inst4|inst6|output[7][5]~1356_combout\);

-- Location: FF_X23_Y8_N44
\inst4|inst7|GEN_REG:15:REGX|Q[5]_NEW_REG1248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1249\);

-- Location: FF_X24_Y4_N35
\inst4|inst7|GEN_REG:15:REGX|Q[5]_NEW_REG1244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1245\);

-- Location: FF_X24_Y4_N10
\inst4|inst7|GEN_REG:15:REGX|Q[5]_NEW_REG1246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1247\);

-- Location: MLABCELL_X23_Y8_N42
\inst4|inst6|output[15][5]~1328\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][5]~1328_combout\ = ( !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1249\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1247\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & 
-- !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1249\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1247\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))) # 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\))) ) ) # ( \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1249\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1245\ & 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1249\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[5]_OTERM1245\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & 
-- !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))) # (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[5]_OTERM1249\,
	datab => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM687\,
	datac => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[5]_OTERM1245\,
	datad => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM689\,
	datae => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM677~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM685\,
	datag => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[5]_OTERM1247\,
	combout => \inst4|inst6|output[15][5]~1328_combout\);

-- Location: LABCELL_X20_Y12_N30
\inst4|inst4|outputs[5]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~57_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[15][5]~1328_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[7][5]~1356_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[11][5]~1420_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[3][5]~1484_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[11][5]~1420_combout\,
	datab => \inst4|inst6|ALT_INV_output[3][5]~1484_combout\,
	datac => \inst4|inst6|ALT_INV_output[7][5]~1356_combout\,
	datad => \inst4|inst6|ALT_INV_output[15][5]~1328_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~57_combout\);

-- Location: FF_X24_Y11_N31
\inst4|inst7|GEN_REG:63:REGX|Q[5]_NEW_REG948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM949\);

-- Location: FF_X28_Y10_N14
\inst4|inst7|GEN_REG:63:REGX|Q[5]_NEW_REG952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM953\);

-- Location: MLABCELL_X28_Y10_N42
\inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM951~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM951~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM951~feeder_combout\);

-- Location: FF_X28_Y10_N43
\inst4|inst7|GEN_REG:63:REGX|Q[5]_NEW_REG950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM951~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM951\);

-- Location: MLABCELL_X28_Y10_N12
\inst4|inst6|output[63][5]~1280\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][5]~1280_combout\ = ( !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM951\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM951\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM953\))) ) ) # ( \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM949\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM949\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[5]_OTERM953\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM67\,
	datab => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM69\,
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[5]_OTERM949\,
	datad => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM65\,
	datae => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM57\,
	dataf => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[5]_OTERM953\,
	datag => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[5]_OTERM951\,
	combout => \inst4|inst6|output[63][5]~1280_combout\);

-- Location: FF_X19_Y12_N31
\inst4|inst7|GEN_REG:51:REGX|Q[5]_NEW_REG2148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2149\);

-- Location: FF_X19_Y12_N5
\inst4|inst7|GEN_REG:51:REGX|Q[5]_NEW_REG2144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2145\);

-- Location: LABCELL_X19_Y12_N0
\inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2147~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2147~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2147~feeder_combout\);

-- Location: FF_X19_Y12_N1
\inst4|inst7|GEN_REG:51:REGX|Q[5]_NEW_REG2146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2147~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2147\);

-- Location: LABCELL_X19_Y12_N30
\inst4|inst6|output[51][5]~1472\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][5]~1472_combout\ = ( !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2149\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & (\inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2147\ & 
-- ((!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\))))) # (\inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2149\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & (\inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2147\ & !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\))) # 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) ) # ( \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2149\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2145\ & ((!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\))))) # (\inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2149\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & (\inst4|inst7|GEN_REG:51:REGX|Q[5]_OTERM2145\ & 
-- !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\))) # (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[5]_OTERM2149\,
	datab => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM363\,
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[5]_OTERM2145\,
	datad => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM361\,
	datae => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM351~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM359\,
	datag => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[5]_OTERM2147\,
	combout => \inst4|inst6|output[51][5]~1472_combout\);

-- Location: LABCELL_X14_Y10_N18
\inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1159~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1159~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1159~feeder_combout\);

-- Location: FF_X14_Y10_N20
\inst4|inst7|GEN_REG:55:REGX|Q[5]_NEW_REG1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1159~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1159\);

-- Location: FF_X14_Y10_N37
\inst4|inst7|GEN_REG:55:REGX|Q[5]_NEW_REG1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1163\);

-- Location: FF_X14_Y10_N23
\inst4|inst7|GEN_REG:55:REGX|Q[5]_NEW_REG1160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1161\);

-- Location: LABCELL_X14_Y10_N36
\inst4|inst6|output[55][5]~1344\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][5]~1344_combout\ = ( !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1161\ & 
-- ((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1161\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1163\))) ) ) # ( \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1159\ & 
-- ((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1159\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[5]_OTERM1163\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM27\,
	datab => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM25\,
	datac => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[5]_OTERM1159\,
	datad => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[5]_OTERM1163\,
	datae => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM15\,
	dataf => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM23\,
	datag => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[5]_OTERM1161\,
	combout => \inst4|inst6|output[55][5]~1344_combout\);

-- Location: LABCELL_X16_Y7_N18
\inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1557~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1557~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1557~feeder_combout\);

-- Location: FF_X16_Y7_N20
\inst4|inst7|GEN_REG:59:REGX|Q[5]_NEW_REG1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1557~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1557\);

-- Location: FF_X16_Y7_N14
\inst4|inst7|GEN_REG:59:REGX|Q[5]_NEW_REG1560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1561\);

-- Location: LABCELL_X16_Y7_N21
\inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1559~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1559~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1559~feeder_combout\);

-- Location: FF_X16_Y7_N23
\inst4|inst7|GEN_REG:59:REGX|Q[5]_NEW_REG1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1559~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1559\);

-- Location: LABCELL_X16_Y7_N12
\inst4|inst6|output[59][5]~1408\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][5]~1408_combout\ = ( !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1561\ & (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1559\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1561\ & (((!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & 
-- \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1559\))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\))) ) ) # ( \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1561\ & 
-- (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1557\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1561\ & 
-- (((!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & \inst4|inst7|GEN_REG:59:REGX|Q[5]_OTERM1557\))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM163~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM167\,
	datac => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[5]_OTERM1557\,
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[5]_OTERM1561\,
	datae => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM155\,
	dataf => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM165\,
	datag => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[5]_OTERM1559\,
	combout => \inst4|inst6|output[59][5]~1408_combout\);

-- Location: LABCELL_X20_Y12_N0
\inst4|inst4|outputs[5]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~60_combout\ = ( \inst4|inst6|output[59][5]~1408_combout\ & ( \inst5|Mux14~combout\ & ( (!\inst5|Mux13~combout\ & ((\inst4|inst6|output[55][5]~1344_combout\))) # (\inst5|Mux13~combout\ & (\inst4|inst6|output[63][5]~1280_combout\)) ) 
-- ) ) # ( !\inst4|inst6|output[59][5]~1408_combout\ & ( \inst5|Mux14~combout\ & ( (!\inst5|Mux13~combout\ & ((\inst4|inst6|output[55][5]~1344_combout\))) # (\inst5|Mux13~combout\ & (\inst4|inst6|output[63][5]~1280_combout\)) ) ) ) # ( 
-- \inst4|inst6|output[59][5]~1408_combout\ & ( !\inst5|Mux14~combout\ & ( (\inst5|Mux13~combout\) # (\inst4|inst6|output[51][5]~1472_combout\) ) ) ) # ( !\inst4|inst6|output[59][5]~1408_combout\ & ( !\inst5|Mux14~combout\ & ( 
-- (\inst4|inst6|output[51][5]~1472_combout\ & !\inst5|Mux13~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[63][5]~1280_combout\,
	datab => \inst4|inst6|ALT_INV_output[51][5]~1472_combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst4|inst6|ALT_INV_output[55][5]~1344_combout\,
	datae => \inst4|inst6|ALT_INV_output[59][5]~1408_combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~60_combout\);

-- Location: FF_X19_Y9_N46
\inst4|inst7|GEN_REG:31:REGX|Q[5]_NEW_REG750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM751\);

-- Location: FF_X18_Y13_N44
\inst4|inst7|GEN_REG:31:REGX|Q[5]_NEW_REG754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM755\);

-- Location: FF_X19_Y9_N35
\inst4|inst7|GEN_REG:31:REGX|Q[5]_NEW_REG752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM753\);

-- Location: MLABCELL_X18_Y13_N42
\inst4|inst6|output[31][5]~1296\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][5]~1296_combout\ = ( !\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM753\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM753\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM755\))) ) ) # ( \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM751\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM751\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[5]_OTERM755\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM193\,
	datab => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM191\,
	datac => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[5]_OTERM751\,
	datad => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[5]_OTERM755\,
	datae => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM183\,
	dataf => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM195\,
	datag => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[5]_OTERM753\,
	combout => \inst4|inst6|output[31][5]~1296_combout\);

-- Location: FF_X24_Y6_N52
\inst4|inst7|GEN_REG:23:REGX|Q[5]_NEW_REG966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM967\);

-- Location: FF_X24_Y2_N32
\inst4|inst7|GEN_REG:23:REGX|Q[5]_NEW_REG970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM971\);

-- Location: FF_X24_Y6_N55
\inst4|inst7|GEN_REG:23:REGX|Q[5]_NEW_REG968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM969\);

-- Location: LABCELL_X24_Y2_N30
\inst4|inst6|output[23][5]~1348\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][5]~1348_combout\ = ( !\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM969\ & 
-- ((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM969\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM971\))) ) ) # ( \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM967\ & 
-- ((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM967\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[5]_OTERM971\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM123\,
	datab => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM121\,
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[5]_OTERM967\,
	datad => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[5]_OTERM971\,
	datae => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM113\,
	dataf => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM125\,
	datag => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[5]_OTERM969\,
	combout => \inst4|inst6|output[23][5]~1348_combout\);

-- Location: LABCELL_X24_Y8_N0
\inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1419~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1419~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1419~feeder_combout\);

-- Location: FF_X24_Y8_N1
\inst4|inst7|GEN_REG:27:REGX|Q[5]_NEW_REG1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1419~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1419\);

-- Location: FF_X24_Y8_N14
\inst4|inst7|GEN_REG:27:REGX|Q[5]_NEW_REG1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1423\);

-- Location: LABCELL_X24_Y8_N3
\inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1421~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1421~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1421~feeder_combout\);

-- Location: FF_X24_Y8_N5
\inst4|inst7|GEN_REG:27:REGX|Q[5]_NEW_REG1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1421~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1421\);

-- Location: LABCELL_X24_Y8_N12
\inst4|inst6|output[27][5]~1412\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][5]~1412_combout\ = ( !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1421\ & ((\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & (((!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1421\ 
-- & \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1423\))) ) ) # ( \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & 
-- (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1419\ & ((\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & 
-- (((!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1419\ & \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[5]_OTERM1423\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM331~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM333\,
	datac => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[5]_OTERM1419\,
	datad => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[5]_OTERM1423\,
	datae => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM323~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM335\,
	datag => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[5]_OTERM1421\,
	combout => \inst4|inst6|output[27][5]~1412_combout\);

-- Location: FF_X20_Y11_N14
\inst4|inst7|GEN_REG:19:REGX|Q[5]_NEW_REG1806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1807\);

-- Location: LABCELL_X20_Y11_N0
\inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1803~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1803~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1803~feeder_combout\);

-- Location: FF_X20_Y11_N2
\inst4|inst7|GEN_REG:19:REGX|Q[5]_NEW_REG1802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1803~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1803\);

-- Location: LABCELL_X20_Y11_N51
\inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1805~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1805~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1805~feeder_combout\);

-- Location: FF_X20_Y11_N52
\inst4|inst7|GEN_REG:19:REGX|Q[5]_NEW_REG1804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1805~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1805\);

-- Location: LABCELL_X20_Y11_N12
\inst4|inst6|output[19][5]~1476\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][5]~1476_combout\ = ( !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1807\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1805\ & 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\)))) # (\inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1807\ & (((!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1805\ & \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\))) ) ) # ( \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1807\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1803\ & 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\)))) # (\inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1807\ & (((!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[5]_OTERM1803\ & \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM401\,
	datab => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[5]_OTERM1807\,
	datac => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[5]_OTERM1803\,
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM405\,
	datae => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM393\,
	dataf => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM403\,
	datag => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[5]_OTERM1805\,
	combout => \inst4|inst6|output[19][5]~1476_combout\);

-- Location: LABCELL_X20_Y12_N15
\inst4|inst4|outputs[5]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~59_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[31][5]~1296_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[23][5]~1348_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[27][5]~1412_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[19][5]~1476_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[31][5]~1296_combout\,
	datab => \inst4|inst6|ALT_INV_output[23][5]~1348_combout\,
	datac => \inst4|inst6|ALT_INV_output[27][5]~1412_combout\,
	datad => \inst4|inst6|ALT_INV_output[19][5]~1476_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~59_combout\);

-- Location: LABCELL_X20_Y12_N27
\inst4|inst4|outputs[5]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~61_combout\ = ( \inst4|inst4|outputs[5]~60_combout\ & ( \inst4|inst4|outputs[5]~59_combout\ & ( ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[5]~57_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[5]~58_combout\))) 
-- # (\inst5|Mux12~combout\) ) ) ) # ( !\inst4|inst4|outputs[5]~60_combout\ & ( \inst4|inst4|outputs[5]~59_combout\ & ( (!\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\) # (\inst4|inst4|outputs[5]~57_combout\)))) # (\inst5|Mux11~combout\ & 
-- (\inst4|inst4|outputs[5]~58_combout\ & ((!\inst5|Mux12~combout\)))) ) ) ) # ( \inst4|inst4|outputs[5]~60_combout\ & ( !\inst4|inst4|outputs[5]~59_combout\ & ( (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[5]~57_combout\ & !\inst5|Mux12~combout\)))) # 
-- (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)) # (\inst4|inst4|outputs[5]~58_combout\))) ) ) ) # ( !\inst4|inst4|outputs[5]~60_combout\ & ( !\inst4|inst4|outputs[5]~59_combout\ & ( (!\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & 
-- ((\inst4|inst4|outputs[5]~57_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[5]~58_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[5]~58_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[5]~57_combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[5]~60_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[5]~59_combout\,
	combout => \inst4|inst4|outputs[5]~61_combout\);

-- Location: LABCELL_X14_Y4_N24
\inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM733~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM733~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM733~feeder_combout\);

-- Location: FF_X14_Y4_N25
\inst4|inst7|GEN_REG:53:REGX|Q[5]_NEW_REG732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM733~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM733\);

-- Location: FF_X21_Y1_N20
\inst4|inst7|GEN_REG:53:REGX|Q[5]_NEW_REG736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM737\);

-- Location: FF_X21_Y1_N43
\inst4|inst7|GEN_REG:53:REGX|Q[5]_NEW_REG734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM735\);

-- Location: LABCELL_X21_Y1_N18
\inst4|inst6|output[53][5]~1360\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][5]~1360_combout\ = ( !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM735\ & 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\)))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM735\ & \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM737\))) ) ) # ( \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM733\ & 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\)))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM733\ & \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[5]_OTERM737\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM109\,
	datab => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM107\,
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[5]_OTERM733\,
	datad => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM111\,
	datae => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM99\,
	dataf => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[5]_OTERM737\,
	datag => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[5]_OTERM735\,
	combout => \inst4|inst6|output[53][5]~1360_combout\);

-- Location: FF_X21_Y10_N53
\inst4|inst7|GEN_REG:21:REGX|Q[5]_NEW_REG890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM891\);

-- Location: FF_X21_Y10_N43
\inst4|inst7|GEN_REG:21:REGX|Q[5]_NEW_REG894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM895\);

-- Location: LABCELL_X21_Y10_N21
\inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM893~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM893~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM893~feeder_combout\);

-- Location: FF_X21_Y10_N22
\inst4|inst7|GEN_REG:21:REGX|Q[5]_NEW_REG892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM893~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM893\);

-- Location: LABCELL_X21_Y10_N42
\inst4|inst6|output[21][5]~1364\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][5]~1364_combout\ = ( !\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM893\ & 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\)))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM893\ & \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM895\))) ) ) # ( \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM891\ & 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\)))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM891\ & \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[5]_OTERM895\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM51\,
	datab => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM53\,
	datac => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[5]_OTERM891\,
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM55\,
	datae => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM43~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[5]_OTERM895\,
	datag => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[5]_OTERM893\,
	combout => \inst4|inst6|output[21][5]~1364_combout\);

-- Location: FF_X20_Y14_N14
\inst4|inst7|GEN_REG:5:REGX|Q[5]_NEW_REG1638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1639\);

-- Location: LABCELL_X20_Y14_N39
\inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1635~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1635~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1635~feeder_combout\);

-- Location: FF_X20_Y14_N40
\inst4|inst7|GEN_REG:5:REGX|Q[5]_NEW_REG1634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1635~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1635\);

-- Location: FF_X21_Y9_N17
\inst4|inst7|GEN_REG:5:REGX|Q[5]_NEW_REG1636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1637\);

-- Location: LABCELL_X20_Y14_N12
\inst4|inst6|output[5][5]~1372\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][5]~1372_combout\ = ( !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1639\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1637\ & 
-- ((!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))))) # (\inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1639\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1637\ & !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) ) # ( \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1639\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1635\ & 
-- ((!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))))) # (\inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1639\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[5]_OTERM1635\ & !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM279\,
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[5]_OTERM1639\,
	datac => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[5]_OTERM1635\,
	datad => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM277\,
	datae => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM267\,
	dataf => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM275\,
	datag => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[5]_OTERM1637\,
	combout => \inst4|inst6|output[5][5]~1372_combout\);

-- Location: FF_X24_Y9_N20
\inst4|inst7|GEN_REG:37:REGX|Q[5]_NEW_REG1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1165\);

-- Location: FF_X24_Y9_N44
\inst4|inst7|GEN_REG:37:REGX|Q[5]_NEW_REG1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1169\);

-- Location: FF_X24_Y9_N23
\inst4|inst7|GEN_REG:37:REGX|Q[5]_NEW_REG1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1167\);

-- Location: LABCELL_X24_Y9_N42
\inst4|inst6|output[37][5]~1368\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][5]~1368_combout\ = ( !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & (\inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1167\ & 
-- ((!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & (\inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1167\ & !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1169\))) ) ) # ( \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1165\ & ((!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\ & (\inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1165\ & 
-- !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\))) # (\inst4|inst7|GEN_REG:37:REGX|Q[5]_OTERM1169\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM237\,
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM235\,
	datac => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[5]_OTERM1165\,
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[5]_OTERM1169\,
	datae => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM225~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM233\,
	datag => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[5]_OTERM1167\,
	combout => \inst4|inst6|output[37][5]~1368_combout\);

-- Location: LABCELL_X21_Y13_N6
\inst4|inst4|outputs[5]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~54_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[53][5]~1360_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[21][5]~1364_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[37][5]~1368_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[5][5]~1372_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[53][5]~1360_combout\,
	datab => \inst4|inst6|ALT_INV_output[21][5]~1364_combout\,
	datac => \inst4|inst6|ALT_INV_output[5][5]~1372_combout\,
	datad => \inst4|inst6|ALT_INV_output[37][5]~1368_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[5]~54_combout\);

-- Location: LABCELL_X19_Y10_N21
\inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1779~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1779~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1779~feeder_combout\);

-- Location: FF_X19_Y10_N23
\inst4|inst7|GEN_REG:13:REGX|Q[5]_NEW_REG1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1779~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1779\);

-- Location: FF_X19_Y10_N37
\inst4|inst7|GEN_REG:13:REGX|Q[5]_NEW_REG1782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1783\);

-- Location: LABCELL_X19_Y10_N54
\inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1781~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1781~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1781~feeder_combout\);

-- Location: FF_X19_Y10_N55
\inst4|inst7|GEN_REG:13:REGX|Q[5]_NEW_REG1780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1781~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1781\);

-- Location: LABCELL_X19_Y10_N36
\inst4|inst6|output[13][5]~1332\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][5]~1332_combout\ = ( !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & (\inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1781\ & 
-- (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & (\inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1781\ & !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\))) # 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1783\))) ) ) # ( \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & (\inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1779\ & 
-- (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & (\inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1779\ & !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\))) # 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[5]_OTERM1783\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM151\,
	datab => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM153\,
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[5]_OTERM1779\,
	datad => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM149\,
	datae => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM141\,
	dataf => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[5]_OTERM1783\,
	datag => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[5]_OTERM1781\,
	combout => \inst4|inst6|output[13][5]~1332_combout\);

-- Location: FF_X21_Y10_N37
\inst4|inst7|GEN_REG:29:REGX|Q[5]_NEW_REG954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM955\);

-- Location: FF_X18_Y9_N32
\inst4|inst7|GEN_REG:29:REGX|Q[5]_NEW_REG958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM959\);

-- Location: FF_X21_Y10_N40
\inst4|inst7|GEN_REG:29:REGX|Q[5]_NEW_REG956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM957\);

-- Location: MLABCELL_X18_Y9_N30
\inst4|inst6|output[29][5]~1300\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][5]~1300_combout\ = ( !\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & (\inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM957\ & 
-- ((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\))))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11\ & (((\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & (\inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM957\ & !\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM959\))) ) ) # ( \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & (\inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM955\ & 
-- ((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\))))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11\ & (((\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & (\inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM955\ & !\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[5]_OTERM959\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM11\,
	datab => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM13\,
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[5]_OTERM955\,
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[5]_OTERM959\,
	datae => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM1\,
	dataf => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM9\,
	datag => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[5]_OTERM957\,
	combout => \inst4|inst6|output[29][5]~1300_combout\);

-- Location: FF_X16_Y5_N31
\inst4|inst7|GEN_REG:45:REGX|Q[5]_NEW_REG1404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1405\);

-- Location: LABCELL_X16_Y5_N51
\inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1401~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1401~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1401~feeder_combout\);

-- Location: FF_X16_Y5_N53
\inst4|inst7|GEN_REG:45:REGX|Q[5]_NEW_REG1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1401~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1401\);

-- Location: LABCELL_X17_Y9_N54
\inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1403~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1403~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1403~feeder_combout\);

-- Location: FF_X17_Y9_N56
\inst4|inst7|GEN_REG:45:REGX|Q[5]_NEW_REG1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1403~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1403\);

-- Location: LABCELL_X16_Y5_N30
\inst4|inst6|output[45][5]~1316\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][5]~1316_combout\ = ( !\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1405\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & (\inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1403\ & 
-- ((\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))))) # (\inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1405\ & (((!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & (\inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1403\ & \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) ) # ( \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1405\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & (\inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1401\ 
-- & ((\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))))) # (\inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1405\ & (((!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & (\inst4|inst7|GEN_REG:45:REGX|Q[5]_OTERM1401\ & \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[5]_OTERM1405\,
	datab => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM93\,
	datac => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[5]_OTERM1401\,
	datad => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM95\,
	datae => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM85~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM97\,
	datag => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[5]_OTERM1403\,
	combout => \inst4|inst6|output[45][5]~1316_combout\);

-- Location: FF_X25_Y9_N8
\inst4|inst7|GEN_REG:61:REGX|Q[5]_NEW_REG748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM749\);

-- Location: FF_X24_Y9_N16
\inst4|inst7|GEN_REG:61:REGX|Q[5]_NEW_REG744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM745\);

-- Location: FF_X24_Y9_N11
\inst4|inst7|GEN_REG:61:REGX|Q[5]_NEW_REG746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM747\);

-- Location: LABCELL_X25_Y9_N6
\inst4|inst6|output[61][5]~1284\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][5]~1284_combout\ = ( !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM749\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM747\ & 
-- (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM749\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM747\ & !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\))) # 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\))) ) ) # ( \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM749\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM745\ & 
-- (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM749\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:61:REGX|Q[5]_OTERM745\ & !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\))) # 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM41~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[5]_OTERM749\,
	datac => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[5]_OTERM745\,
	datad => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM37\,
	datae => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM29\,
	dataf => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM39\,
	datag => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[5]_OTERM747\,
	combout => \inst4|inst6|output[61][5]~1284_combout\);

-- Location: LABCELL_X21_Y13_N42
\inst4|inst4|outputs[5]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~55_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[61][5]~1284_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[29][5]~1300_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[45][5]~1316_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[13][5]~1332_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[13][5]~1332_combout\,
	datab => \inst4|inst6|ALT_INV_output[29][5]~1300_combout\,
	datac => \inst4|inst6|ALT_INV_output[45][5]~1316_combout\,
	datad => \inst4|inst6|ALT_INV_output[61][5]~1284_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[5]~55_combout\);

-- Location: FF_X31_Y7_N38
\inst4|inst7|GEN_REG:1:REGX|Q[5]_NEW_REG2328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2329\);

-- Location: LABCELL_X25_Y5_N18
\inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2325~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2325~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2325~feeder_combout\);

-- Location: FF_X25_Y5_N19
\inst4|inst7|GEN_REG:1:REGX|Q[5]_NEW_REG2324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2325~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2325\);

-- Location: LABCELL_X29_Y6_N3
\inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2327~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2327~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2327~feeder_combout\);

-- Location: FF_X29_Y6_N4
\inst4|inst7|GEN_REG:1:REGX|Q[5]_NEW_REG2326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2327~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2327\);

-- Location: LABCELL_X31_Y7_N36
\inst4|inst6|output[1][5]~1500\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][5]~1500_combout\ = ( !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2329\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2327\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ & 
-- \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\))))) # (\inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2329\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2327\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ & \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\))) # 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\))) ) ) # ( \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2329\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2325\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ 
-- & \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\))))) # (\inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2329\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[5]_OTERM2325\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ & \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\))) # 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[5]_OTERM2329\,
	datab => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM881\,
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[5]_OTERM2325\,
	datad => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM879~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM871\,
	dataf => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM883\,
	datag => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[5]_OTERM2327\,
	combout => \inst4|inst6|output[1][5]~1500_combout\);

-- Location: FF_X25_Y6_N47
\inst4|inst7|GEN_REG:33:REGX|Q[5]_NEW_REG1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1809\);

-- Location: FF_X26_Y8_N26
\inst4|inst7|GEN_REG:33:REGX|Q[5]_NEW_REG1812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1813\);

-- Location: FF_X25_Y6_N10
\inst4|inst7|GEN_REG:33:REGX|Q[5]_NEW_REG1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1811\);

-- Location: LABCELL_X26_Y8_N24
\inst4|inst6|output[33][5]~1496\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][5]~1496_combout\ = ( !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & 
-- (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & (\inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1811\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & 
-- \inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1811\))) # (\inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1813\))) ) ) # ( \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & (\inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1809\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & 
-- (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & \inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1809\))) # (\inst4|inst7|GEN_REG:33:REGX|Q[5]_OTERM1813\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM717\,
	datab => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM713\,
	datac => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[5]_OTERM1809\,
	datad => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM715~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM705~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[5]_OTERM1813\,
	datag => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[5]_OTERM1811\,
	combout => \inst4|inst6|output[33][5]~1496_combout\);

-- Location: FF_X24_Y10_N35
\inst4|inst7|GEN_REG:17:REGX|Q[5]_NEW_REG1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1293\);

-- Location: FF_X24_Y10_N44
\inst4|inst7|GEN_REG:17:REGX|Q[5]_NEW_REG1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1297\);

-- Location: FF_X24_Y10_N26
\inst4|inst7|GEN_REG:17:REGX|Q[7]_NEW_REG456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457\);

-- Location: LABCELL_X24_Y10_N0
\inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1295~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1295~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1295~feeder_combout\);

-- Location: FF_X24_Y10_N2
\inst4|inst7|GEN_REG:17:REGX|Q[5]_NEW_REG1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1295~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1295\);

-- Location: LABCELL_X24_Y10_N42
\inst4|inst6|output[17][5]~1492\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][5]~1492_combout\ = ( !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1295\ & 
-- ((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457\))))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1295\ & !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457\))) # 
-- (\inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1297\))) ) ) # ( \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1293\ & 
-- ((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457\))))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1293\ & !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457\))) # 
-- (\inst4|inst7|GEN_REG:17:REGX|Q[5]_OTERM1297\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM461\,
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM459\,
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[5]_OTERM1293\,
	datad => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[5]_OTERM1297\,
	datae => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM449\,
	dataf => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM457\,
	datag => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[5]_OTERM1295\,
	combout => \inst4|inst6|output[17][5]~1492_combout\);

-- Location: LABCELL_X25_Y3_N21
\inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1087~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1087~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1087~feeder_combout\);

-- Location: FF_X25_Y3_N23
\inst4|inst7|GEN_REG:49:REGX|Q[5]_NEW_REG1086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1087~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1087\);

-- Location: FF_X25_Y3_N14
\inst4|inst7|GEN_REG:49:REGX|Q[5]_NEW_REG1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1091\);

-- Location: FF_X25_Y3_N19
\inst4|inst7|GEN_REG:49:REGX|Q[5]_NEW_REG1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst1|Mux2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1089\);

-- Location: LABCELL_X25_Y3_N12
\inst4|inst6|output[49][5]~1488\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][5]~1488_combout\ = ( !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1089\ & 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\)))) # (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1089\ & \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1091\))) ) ) # ( \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1087\ & 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\)))) # (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1087\ & \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[5]_OTERM1091\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM543\,
	datab => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM541\,
	datac => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[5]_OTERM1087\,
	datad => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM545\,
	datae => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM533\,
	dataf => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[5]_OTERM1091\,
	datag => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[5]_OTERM1089\,
	combout => \inst4|inst6|output[49][5]~1488_combout\);

-- Location: LABCELL_X21_Y13_N54
\inst4|inst4|outputs[5]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~52_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[49][5]~1488_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[17][5]~1492_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[33][5]~1496_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[1][5]~1500_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[1][5]~1500_combout\,
	datab => \inst4|inst6|ALT_INV_output[33][5]~1496_combout\,
	datac => \inst4|inst6|ALT_INV_output[17][5]~1492_combout\,
	datad => \inst4|inst6|ALT_INV_output[49][5]~1488_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[5]~52_combout\);

-- Location: FF_X19_Y3_N34
\inst4|inst7|GEN_REG:25:REGX|Q[5]_NEW_REG1176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1177\);

-- Location: FF_X20_Y1_N8
\inst4|inst7|GEN_REG:25:REGX|Q[5]_NEW_REG1180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1181\);

-- Location: FF_X19_Y3_N22
\inst4|inst7|GEN_REG:25:REGX|Q[7]_NEW_REG210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211\);

-- Location: LABCELL_X20_Y1_N21
\inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1179~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1179~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1179~feeder_combout\);

-- Location: FF_X20_Y1_N23
\inst4|inst7|GEN_REG:25:REGX|Q[5]_NEW_REG1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1179~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1179\);

-- Location: LABCELL_X20_Y1_N6
\inst4|inst6|output[25][5]~1428\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][5]~1428_combout\ = ( !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1181\ & (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1179\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1181\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1179\))) # 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\))) ) ) # ( \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1181\ & (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1177\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1181\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & \inst4|inst7|GEN_REG:25:REGX|Q[5]_OTERM1177\))) # 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM223\,
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM219\,
	datac => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[5]_OTERM1177\,
	datad => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[5]_OTERM1181\,
	datae => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM211\,
	dataf => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM221\,
	datag => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[5]_OTERM1179\,
	combout => \inst4|inst6|output[25][5]~1428_combout\);

-- Location: FF_X16_Y4_N26
\inst4|inst7|GEN_REG:9:REGX|Q[5]_NEW_REG2132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2133\);

-- Location: FF_X16_Y4_N20
\inst4|inst7|GEN_REG:9:REGX|Q[5]_NEW_REG2136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2137\);

-- Location: LABCELL_X16_Y4_N3
\inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2135~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2135~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2135~feeder_combout\);

-- Location: FF_X16_Y4_N4
\inst4|inst7|GEN_REG:9:REGX|Q[5]_NEW_REG2134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2135~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2135\);

-- Location: LABCELL_X16_Y4_N18
\inst4|inst6|output[9][5]~1436\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][5]~1436_combout\ = ( !\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2135\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\ & (((!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2135\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2137\))) ) ) # ( \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2133\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\ & (((!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & \inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2133\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[5]_OTERM2137\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM527\,
	datab => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM531\,
	datac => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[5]_OTERM2133\,
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM529\,
	datae => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM519\,
	dataf => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[5]_OTERM2137\,
	datag => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[5]_OTERM2135\,
	combout => \inst4|inst6|output[9][5]~1436_combout\);

-- Location: FF_X26_Y6_N26
\inst4|inst7|GEN_REG:41:REGX|Q[5]_NEW_REG1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1651\);

-- Location: FF_X25_Y6_N58
\inst4|inst7|GEN_REG:41:REGX|Q[5]_NEW_REG1646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1647\);

-- Location: LABCELL_X25_Y6_N0
\inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1649~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1649~feeder_combout\ = \inst1|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1649~feeder_combout\);

-- Location: FF_X25_Y6_N1
\inst4|inst7|GEN_REG:41:REGX|Q[5]_NEW_REG1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1649~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1649\);

-- Location: LABCELL_X26_Y6_N24
\inst4|inst6|output[41][5]~1432\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][5]~1432_combout\ = ( !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1651\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1649\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & 
-- !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))))) # (\inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1651\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1649\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))) # 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515\))) ) ) # ( \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1651\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1647\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & 
-- !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))))) # (\inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1651\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[5]_OTERM1647\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))) # 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[5]_OTERM1651\,
	datab => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM515\,
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[5]_OTERM1647\,
	datad => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM517\,
	datae => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM505\,
	dataf => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM513\,
	datag => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[5]_OTERM1649\,
	combout => \inst4|inst6|output[41][5]~1432_combout\);

-- Location: FF_X23_Y3_N58
\inst4|inst7|GEN_REG:57:REGX|Q[5]_NEW_REG972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst1|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM973\);

-- Location: FF_X23_Y3_N14
\inst4|inst7|GEN_REG:57:REGX|Q[5]_NEW_REG976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM977\);

-- Location: MLABCELL_X23_Y3_N36
\inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM975~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM975~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM975~feeder_combout\);

-- Location: FF_X23_Y3_N38
\inst4|inst7|GEN_REG:57:REGX|Q[5]_NEW_REG974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM975~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM975\);

-- Location: MLABCELL_X23_Y3_N12
\inst4|inst6|output[57][5]~1424\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][5]~1424_combout\ = ( !\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM975\ & 
-- ((\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\))))) # (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (((!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM975\ & \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM977\))) ) ) # ( \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM973\ & 
-- ((\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\))))) # (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (((!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM973\ & \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[5]_OTERM977\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM289\,
	datab => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM291\,
	datac => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[5]_OTERM973\,
	datad => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[5]_OTERM977\,
	datae => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM281\,
	dataf => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM293\,
	datag => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[5]_OTERM975\,
	combout => \inst4|inst6|output[57][5]~1424_combout\);

-- Location: LABCELL_X20_Y13_N30
\inst4|inst4|outputs[5]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~53_combout\ = ( \inst4|inst6|output[57][5]~1424_combout\ & ( \inst5|Mux11~combout\ & ( (\inst5|Mux12~combout\) # (\inst4|inst6|output[41][5]~1432_combout\) ) ) ) # ( !\inst4|inst6|output[57][5]~1424_combout\ & ( 
-- \inst5|Mux11~combout\ & ( (\inst4|inst6|output[41][5]~1432_combout\ & !\inst5|Mux12~combout\) ) ) ) # ( \inst4|inst6|output[57][5]~1424_combout\ & ( !\inst5|Mux11~combout\ & ( (!\inst5|Mux12~combout\ & ((\inst4|inst6|output[9][5]~1436_combout\))) # 
-- (\inst5|Mux12~combout\ & (\inst4|inst6|output[25][5]~1428_combout\)) ) ) ) # ( !\inst4|inst6|output[57][5]~1424_combout\ & ( !\inst5|Mux11~combout\ & ( (!\inst5|Mux12~combout\ & ((\inst4|inst6|output[9][5]~1436_combout\))) # (\inst5|Mux12~combout\ & 
-- (\inst4|inst6|output[25][5]~1428_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[25][5]~1428_combout\,
	datab => \inst4|inst6|ALT_INV_output[9][5]~1436_combout\,
	datac => \inst4|inst6|ALT_INV_output[41][5]~1432_combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst4|inst6|ALT_INV_output[57][5]~1424_combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[5]~53_combout\);

-- Location: LABCELL_X21_Y13_N24
\inst4|inst4|outputs[5]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~56_combout\ = ( \inst4|inst4|outputs[5]~52_combout\ & ( \inst4|inst4|outputs[5]~53_combout\ & ( (!\inst5|Mux14~combout\) # ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[5]~54_combout\)) # (\inst5|Mux13~combout\ & 
-- ((\inst4|inst4|outputs[5]~55_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[5]~52_combout\ & ( \inst4|inst4|outputs[5]~53_combout\ & ( (!\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & 
-- (\inst4|inst4|outputs[5]~54_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[5]~55_combout\))))) ) ) ) # ( \inst4|inst4|outputs[5]~52_combout\ & ( !\inst4|inst4|outputs[5]~53_combout\ & ( (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\)))) 
-- # (\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[5]~54_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[5]~55_combout\))))) ) ) ) # ( !\inst4|inst4|outputs[5]~52_combout\ & ( !\inst4|inst4|outputs[5]~53_combout\ & ( 
-- (\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[5]~54_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[5]~55_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[5]~54_combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[5]~55_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[5]~52_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[5]~53_combout\,
	combout => \inst4|inst4|outputs[5]~56_combout\);

-- Location: MLABCELL_X18_Y9_N12
\inst4|inst4|outputs[5]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~62_combout\ = ( \inst4|inst4|outputs[5]~61_combout\ & ( \inst4|inst4|outputs[5]~56_combout\ & ( ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[5]~46_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[5]~51_combout\))) 
-- # (\inst5|Mux16~combout\) ) ) ) # ( !\inst4|inst4|outputs[5]~61_combout\ & ( \inst4|inst4|outputs[5]~56_combout\ & ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[5]~46_combout\))) # (\inst5|Mux15~combout\ & 
-- (\inst4|inst4|outputs[5]~51_combout\)))) # (\inst5|Mux16~combout\ & (((!\inst5|Mux15~combout\)))) ) ) ) # ( \inst4|inst4|outputs[5]~61_combout\ & ( !\inst4|inst4|outputs[5]~56_combout\ & ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & 
-- ((\inst4|inst4|outputs[5]~46_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[5]~51_combout\)))) # (\inst5|Mux16~combout\ & (((\inst5|Mux15~combout\)))) ) ) ) # ( !\inst4|inst4|outputs[5]~61_combout\ & ( !\inst4|inst4|outputs[5]~56_combout\ & 
-- ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[5]~46_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[5]~51_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[5]~51_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[5]~46_combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[5]~61_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[5]~56_combout\,
	combout => \inst4|inst4|outputs[5]~62_combout\);

-- Location: LABCELL_X19_Y7_N45
\inst1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~9_sumout\ = SUM(( !\inst4|inst4|outputs[5]~62_combout\ $ (\inst4|inst5|outputs[5]~62_combout\) ) + ( \inst1|Add1~15\ ) + ( \inst1|Add1~14\ ))
-- \inst1|Add1~10\ = CARRY(( !\inst4|inst4|outputs[5]~62_combout\ $ (\inst4|inst5|outputs[5]~62_combout\) ) + ( \inst1|Add1~15\ ) + ( \inst1|Add1~14\ ))
-- \inst1|Add1~11\ = SHARE((\inst4|inst4|outputs[5]~62_combout\ & !\inst4|inst5|outputs[5]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[5]~62_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[5]~62_combout\,
	cin => \inst1|Add1~14\,
	sharein => \inst1|Add1~15\,
	sumout => \inst1|Add1~9_sumout\,
	cout => \inst1|Add1~10\,
	shareout => \inst1|Add1~11\);

-- Location: MLABCELL_X18_Y7_N45
\inst1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~9_sumout\ = SUM(( \inst4|inst4|outputs[5]~62_combout\ ) + ( GND ) + ( \inst1|Add2~14\ ))
-- \inst1|Add2~10\ = CARRY(( \inst4|inst4|outputs[5]~62_combout\ ) + ( GND ) + ( \inst1|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|inst4|ALT_INV_outputs[5]~62_combout\,
	cin => \inst1|Add2~14\,
	sumout => \inst1|Add2~9_sumout\,
	cout => \inst1|Add2~10\);

-- Location: LABCELL_X19_Y7_N15
\inst1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux2~0_combout\ = ( \inst1|Add1~9_sumout\ & ( \inst1|Add2~9_sumout\ & ( (!\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\) # ((\inst4|inst4|outputs[5]~62_combout\ & \inst4|inst5|outputs[5]~62_combout\)))) # (\inst5|Mux26~0_combout\ & 
-- (((\inst5|Mux28~0_combout\) # (\inst4|inst5|outputs[5]~62_combout\)) # (\inst4|inst4|outputs[5]~62_combout\))) ) ) ) # ( !\inst1|Add1~9_sumout\ & ( \inst1|Add2~9_sumout\ & ( (!\inst5|Mux26~0_combout\ & (\inst4|inst4|outputs[5]~62_combout\ & 
-- (\inst4|inst5|outputs[5]~62_combout\ & \inst5|Mux28~0_combout\))) # (\inst5|Mux26~0_combout\ & (((\inst5|Mux28~0_combout\) # (\inst4|inst5|outputs[5]~62_combout\)) # (\inst4|inst4|outputs[5]~62_combout\))) ) ) ) # ( \inst1|Add1~9_sumout\ & ( 
-- !\inst1|Add2~9_sumout\ & ( (!\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\) # ((\inst4|inst4|outputs[5]~62_combout\ & \inst4|inst5|outputs[5]~62_combout\)))) # (\inst5|Mux26~0_combout\ & (!\inst5|Mux28~0_combout\ & 
-- ((\inst4|inst5|outputs[5]~62_combout\) # (\inst4|inst4|outputs[5]~62_combout\)))) ) ) ) # ( !\inst1|Add1~9_sumout\ & ( !\inst1|Add2~9_sumout\ & ( (!\inst5|Mux26~0_combout\ & (\inst4|inst4|outputs[5]~62_combout\ & (\inst4|inst5|outputs[5]~62_combout\ & 
-- \inst5|Mux28~0_combout\))) # (\inst5|Mux26~0_combout\ & (!\inst5|Mux28~0_combout\ & ((\inst4|inst5|outputs[5]~62_combout\) # (\inst4|inst4|outputs[5]~62_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000010101111110000001000010101010101111011111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux26~0_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[5]~62_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[5]~62_combout\,
	datad => \inst5|ALT_INV_Mux28~0_combout\,
	datae => \inst1|ALT_INV_Add1~9_sumout\,
	dataf => \inst1|ALT_INV_Add2~9_sumout\,
	combout => \inst1|Mux2~0_combout\);

-- Location: MLABCELL_X18_Y14_N33
\inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1239~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1239~feeder_combout\ = ( \inst1|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	combout => \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1239~feeder_combout\);

-- Location: FF_X18_Y14_N35
\inst4|inst7|GEN_REG:60:REGX|Q[5]_NEW_REG1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1239~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1239\);

-- Location: FF_X21_Y14_N32
\inst4|inst7|GEN_REG:60:REGX|Q[5]_NEW_REG1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst5|Mux3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1243\);

-- Location: MLABCELL_X18_Y14_N15
\inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1241~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1241~feeder_combout\ = ( \inst1|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1241~feeder_combout\);

-- Location: FF_X18_Y14_N16
\inst4|inst7|GEN_REG:60:REGX|Q[5]_NEW_REG1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1241~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1241\);

-- Location: LABCELL_X21_Y14_N30
\inst4|inst6|output[60][5]~1292\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][5]~1292_combout\ = ( !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1241\ & 
-- ((!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1241\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1243\))) ) ) # ( \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1239\ & 
-- ((!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1239\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[5]_OTERM1243\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM249\,
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM251\,
	datac => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[5]_OTERM1239\,
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[5]_OTERM1243\,
	datae => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM239\,
	dataf => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM247\,
	datag => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[5]_OTERM1241\,
	combout => \inst4|inst6|output[60][5]~1292_combout\);

-- Location: MLABCELL_X23_Y12_N42
\inst4|inst5|outputs[5]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~60_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[63][5]~1280_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[61][5]~1284_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[62][5]~1288_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[60][5]~1292_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[60][5]~1292_combout\,
	datab => \inst4|inst6|ALT_INV_output[63][5]~1280_combout\,
	datac => \inst4|inst6|ALT_INV_output[61][5]~1284_combout\,
	datad => \inst4|inst6|ALT_INV_output[62][5]~1288_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[5]~60_combout\);

-- Location: MLABCELL_X23_Y12_N12
\inst4|inst5|outputs[5]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~57_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[15][5]~1328_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[13][5]~1332_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[14][5]~1336_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[12][5]~1340_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[12][5]~1340_combout\,
	datab => \inst4|inst6|ALT_INV_output[13][5]~1332_combout\,
	datac => \inst4|inst6|ALT_INV_output[15][5]~1328_combout\,
	datad => \inst4|inst6|ALT_INV_output[14][5]~1336_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[5]~57_combout\);

-- Location: MLABCELL_X23_Y12_N54
\inst4|inst5|outputs[5]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~59_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[31][5]~1296_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[29][5]~1300_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[30][5]~1304_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[28][5]~1308_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[30][5]~1304_combout\,
	datab => \inst4|inst6|ALT_INV_output[28][5]~1308_combout\,
	datac => \inst4|inst6|ALT_INV_output[31][5]~1296_combout\,
	datad => \inst4|inst6|ALT_INV_output[29][5]~1300_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[5]~59_combout\);

-- Location: MLABCELL_X23_Y12_N6
\inst4|inst5|outputs[5]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~58_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[47][5]~1312_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[45][5]~1316_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[46][5]~1320_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[44][5]~1324_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[45][5]~1316_combout\,
	datab => \inst4|inst6|ALT_INV_output[47][5]~1312_combout\,
	datac => \inst4|inst6|ALT_INV_output[46][5]~1320_combout\,
	datad => \inst4|inst6|ALT_INV_output[44][5]~1324_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[5]~58_combout\);

-- Location: MLABCELL_X23_Y12_N24
\inst4|inst5|outputs[5]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~61_combout\ = ( \inst4|inst5|outputs[5]~59_combout\ & ( \inst4|inst5|outputs[5]~58_combout\ & ( (!\inst5|Mux17~combout\ & (((\inst4|inst5|outputs[5]~57_combout\) # (\inst5|Mux18~combout\)))) # (\inst5|Mux17~combout\ & 
-- (((!\inst5|Mux18~combout\)) # (\inst4|inst5|outputs[5]~60_combout\))) ) ) ) # ( !\inst4|inst5|outputs[5]~59_combout\ & ( \inst4|inst5|outputs[5]~58_combout\ & ( (!\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\ & \inst4|inst5|outputs[5]~57_combout\)))) 
-- # (\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\)) # (\inst4|inst5|outputs[5]~60_combout\))) ) ) ) # ( \inst4|inst5|outputs[5]~59_combout\ & ( !\inst4|inst5|outputs[5]~58_combout\ & ( (!\inst5|Mux17~combout\ & (((\inst4|inst5|outputs[5]~57_combout\) # 
-- (\inst5|Mux18~combout\)))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[5]~60_combout\ & (\inst5|Mux18~combout\))) ) ) ) # ( !\inst4|inst5|outputs[5]~59_combout\ & ( !\inst4|inst5|outputs[5]~58_combout\ & ( (!\inst5|Mux17~combout\ & 
-- (((!\inst5|Mux18~combout\ & \inst4|inst5|outputs[5]~57_combout\)))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[5]~60_combout\ & (\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[5]~60_combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[5]~57_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[5]~59_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[5]~58_combout\,
	combout => \inst4|inst5|outputs[5]~61_combout\);

-- Location: LABCELL_X20_Y13_N12
\inst4|inst5|outputs[5]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~52_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[52][5]~1392_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[36][5]~1400_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[20][5]~1396_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[4][5]~1404_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[4][5]~1404_combout\,
	datab => \inst4|inst6|ALT_INV_output[52][5]~1392_combout\,
	datac => \inst4|inst6|ALT_INV_output[20][5]~1396_combout\,
	datad => \inst4|inst6|ALT_INV_output[36][5]~1400_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~52_combout\);

-- Location: LABCELL_X21_Y13_N12
\inst4|inst5|outputs[5]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~54_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[53][5]~1360_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[37][5]~1368_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[21][5]~1364_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[5][5]~1372_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[53][5]~1360_combout\,
	datab => \inst4|inst6|ALT_INV_output[21][5]~1364_combout\,
	datac => \inst4|inst6|ALT_INV_output[5][5]~1372_combout\,
	datad => \inst4|inst6|ALT_INV_output[37][5]~1368_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~54_combout\);

-- Location: LABCELL_X20_Y13_N0
\inst4|inst5|outputs[5]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~55_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[55][5]~1344_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[39][5]~1352_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[23][5]~1348_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[7][5]~1356_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[7][5]~1356_combout\,
	datab => \inst4|inst6|ALT_INV_output[55][5]~1344_combout\,
	datac => \inst4|inst6|ALT_INV_output[39][5]~1352_combout\,
	datad => \inst4|inst6|ALT_INV_output[23][5]~1348_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~55_combout\);

-- Location: LABCELL_X17_Y9_N30
\inst4|inst5|outputs[5]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~53_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[54][5]~1376_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[22][5]~1380_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[38][5]~1384_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[6][5]~1388_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[22][5]~1380_combout\,
	datab => \inst4|inst6|ALT_INV_output[38][5]~1384_combout\,
	datac => \inst4|inst6|ALT_INV_output[6][5]~1388_combout\,
	datad => \inst4|inst6|ALT_INV_output[54][5]~1376_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~53_combout\);

-- Location: LABCELL_X20_Y13_N18
\inst4|inst5|outputs[5]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~56_combout\ = ( \inst4|inst5|outputs[5]~55_combout\ & ( \inst4|inst5|outputs[5]~53_combout\ & ( ((!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[5]~52_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[5]~54_combout\)))) 
-- # (\inst5|Mux21~combout\) ) ) ) # ( !\inst4|inst5|outputs[5]~55_combout\ & ( \inst4|inst5|outputs[5]~53_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[5]~52_combout\)) # (\inst5|Mux22~combout\ & 
-- ((\inst4|inst5|outputs[5]~54_combout\))))) # (\inst5|Mux21~combout\ & (((!\inst5|Mux22~combout\)))) ) ) ) # ( \inst4|inst5|outputs[5]~55_combout\ & ( !\inst4|inst5|outputs[5]~53_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & 
-- (\inst4|inst5|outputs[5]~52_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[5]~54_combout\))))) # (\inst5|Mux21~combout\ & (((\inst5|Mux22~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[5]~55_combout\ & ( !\inst4|inst5|outputs[5]~53_combout\ & 
-- ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[5]~52_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[5]~54_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[5]~52_combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[5]~54_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[5]~55_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[5]~53_combout\,
	combout => \inst4|inst5|outputs[5]~56_combout\);

-- Location: LABCELL_X21_Y13_N48
\inst4|inst5|outputs[5]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~45_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[51][5]~1472_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[35][5]~1480_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[19][5]~1476_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[3][5]~1484_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[19][5]~1476_combout\,
	datab => \inst4|inst6|ALT_INV_output[3][5]~1484_combout\,
	datac => \inst4|inst6|ALT_INV_output[51][5]~1472_combout\,
	datad => \inst4|inst6|ALT_INV_output[35][5]~1480_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~45_combout\);

-- Location: LABCELL_X21_Y13_N39
\inst4|inst5|outputs[5]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~43_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[50][5]~1504_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[34][5]~1512_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[18][5]~1508_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[2][5]~1516_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[34][5]~1512_combout\,
	datab => \inst4|inst6|ALT_INV_output[2][5]~1516_combout\,
	datac => \inst4|inst6|ALT_INV_output[18][5]~1508_combout\,
	datad => \inst4|inst6|ALT_INV_output[50][5]~1504_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~43_combout\);

-- Location: LABCELL_X21_Y13_N21
\inst4|inst5|outputs[5]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~44_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[49][5]~1488_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[33][5]~1496_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[17][5]~1492_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[1][5]~1500_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[1][5]~1500_combout\,
	datab => \inst4|inst6|ALT_INV_output[33][5]~1496_combout\,
	datac => \inst4|inst6|ALT_INV_output[49][5]~1488_combout\,
	datad => \inst4|inst6|ALT_INV_output[17][5]~1492_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~44_combout\);

-- Location: LABCELL_X21_Y13_N30
\inst4|inst5|outputs[5]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~42_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[48][5]~1520_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[32][5]~1528_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[16][5]~1524_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[0][5]~1532_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[48][5]~1520_combout\,
	datab => \inst4|inst6|ALT_INV_output[16][5]~1524_combout\,
	datac => \inst4|inst6|ALT_INV_output[0][5]~1532_combout\,
	datad => \inst4|inst6|ALT_INV_output[32][5]~1528_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~42_combout\);

-- Location: LABCELL_X21_Y13_N0
\inst4|inst5|outputs[5]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~46_combout\ = ( \inst4|inst5|outputs[5]~44_combout\ & ( \inst4|inst5|outputs[5]~42_combout\ & ( (!\inst5|Mux21~combout\) # ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[5]~43_combout\))) # (\inst5|Mux22~combout\ & 
-- (\inst4|inst5|outputs[5]~45_combout\))) ) ) ) # ( !\inst4|inst5|outputs[5]~44_combout\ & ( \inst4|inst5|outputs[5]~42_combout\ & ( (!\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\)) # (\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & 
-- ((\inst4|inst5|outputs[5]~43_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[5]~45_combout\)))) ) ) ) # ( \inst4|inst5|outputs[5]~44_combout\ & ( !\inst4|inst5|outputs[5]~42_combout\ & ( (!\inst5|Mux21~combout\ & (\inst5|Mux22~combout\)) # 
-- (\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[5]~43_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[5]~45_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[5]~44_combout\ & ( !\inst4|inst5|outputs[5]~42_combout\ & ( 
-- (\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[5]~43_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[5]~45_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[5]~45_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[5]~43_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[5]~44_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[5]~42_combout\,
	combout => \inst4|inst5|outputs[5]~46_combout\);

-- Location: LABCELL_X20_Y13_N9
\inst4|inst5|outputs[5]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~47_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[56][5]~1456_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[40][5]~1464_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[24][5]~1460_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[8][5]~1468_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[24][5]~1460_combout\,
	datab => \inst4|inst6|ALT_INV_output[56][5]~1456_combout\,
	datac => \inst4|inst6|ALT_INV_output[40][5]~1464_combout\,
	datad => \inst4|inst6|ALT_INV_output[8][5]~1468_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~47_combout\);

-- Location: LABCELL_X20_Y13_N39
\inst4|inst5|outputs[5]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~49_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[57][5]~1424_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[41][5]~1432_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[25][5]~1428_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[9][5]~1436_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[41][5]~1432_combout\,
	datab => \inst4|inst6|ALT_INV_output[57][5]~1424_combout\,
	datac => \inst4|inst6|ALT_INV_output[9][5]~1436_combout\,
	datad => \inst4|inst6|ALT_INV_output[25][5]~1428_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~49_combout\);

-- Location: LABCELL_X20_Y13_N57
\inst4|inst5|outputs[5]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~48_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[58][5]~1440_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[42][5]~1448_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[26][5]~1444_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[10][5]~1452_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[26][5]~1444_combout\,
	datab => \inst4|inst6|ALT_INV_output[58][5]~1440_combout\,
	datac => \inst4|inst6|ALT_INV_output[42][5]~1448_combout\,
	datad => \inst4|inst6|ALT_INV_output[10][5]~1452_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~48_combout\);

-- Location: LABCELL_X20_Y13_N24
\inst4|inst5|outputs[5]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~50_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[59][5]~1408_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst6|output[43][5]~1416_combout\ ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[27][5]~1412_combout\ ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst6|output[11][5]~1420_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[11][5]~1420_combout\,
	datab => \inst4|inst6|ALT_INV_output[43][5]~1416_combout\,
	datac => \inst4|inst6|ALT_INV_output[27][5]~1412_combout\,
	datad => \inst4|inst6|ALT_INV_output[59][5]~1408_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~50_combout\);

-- Location: LABCELL_X20_Y13_N42
\inst4|inst5|outputs[5]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~51_combout\ = ( \inst4|inst5|outputs[5]~48_combout\ & ( \inst4|inst5|outputs[5]~50_combout\ & ( ((!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[5]~47_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[5]~49_combout\)))) 
-- # (\inst5|Mux21~combout\) ) ) ) # ( !\inst4|inst5|outputs[5]~48_combout\ & ( \inst4|inst5|outputs[5]~50_combout\ & ( (!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[5]~47_combout\ & (!\inst5|Mux21~combout\))) # (\inst5|Mux22~combout\ & 
-- (((\inst4|inst5|outputs[5]~49_combout\) # (\inst5|Mux21~combout\)))) ) ) ) # ( \inst4|inst5|outputs[5]~48_combout\ & ( !\inst4|inst5|outputs[5]~50_combout\ & ( (!\inst5|Mux22~combout\ & (((\inst5|Mux21~combout\)) # (\inst4|inst5|outputs[5]~47_combout\))) 
-- # (\inst5|Mux22~combout\ & (((!\inst5|Mux21~combout\ & \inst4|inst5|outputs[5]~49_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[5]~48_combout\ & ( !\inst4|inst5|outputs[5]~50_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & 
-- (\inst4|inst5|outputs[5]~47_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[5]~49_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[5]~47_combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[5]~49_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[5]~48_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[5]~50_combout\,
	combout => \inst4|inst5|outputs[5]~51_combout\);

-- Location: LABCELL_X20_Y13_N48
\inst4|inst5|outputs[5]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~62_combout\ = ( \inst4|inst5|outputs[5]~46_combout\ & ( \inst4|inst5|outputs[5]~51_combout\ & ( (!\inst5|Mux20~combout\) # ((!\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[5]~56_combout\))) # (\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[5]~61_combout\))) ) ) ) # ( !\inst4|inst5|outputs[5]~46_combout\ & ( \inst4|inst5|outputs[5]~51_combout\ & ( (!\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[5]~56_combout\ & \inst5|Mux20~combout\)))) # (\inst5|Mux19~combout\ & 
-- (((!\inst5|Mux20~combout\)) # (\inst4|inst5|outputs[5]~61_combout\))) ) ) ) # ( \inst4|inst5|outputs[5]~46_combout\ & ( !\inst4|inst5|outputs[5]~51_combout\ & ( (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\) # 
-- (\inst4|inst5|outputs[5]~56_combout\)))) # (\inst5|Mux19~combout\ & (\inst4|inst5|outputs[5]~61_combout\ & ((\inst5|Mux20~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[5]~46_combout\ & ( !\inst4|inst5|outputs[5]~51_combout\ & ( (\inst5|Mux20~combout\ & 
-- ((!\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[5]~56_combout\))) # (\inst5|Mux19~combout\ & (\inst4|inst5|outputs[5]~61_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[5]~61_combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[5]~56_combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[5]~46_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[5]~51_combout\,
	combout => \inst4|inst5|outputs[5]~62_combout\);

-- Location: LABCELL_X20_Y6_N48
\inst1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~5_sumout\ = SUM(( \inst4|inst4|outputs[6]~41_combout\ ) + ( \inst4|inst5|outputs[6]~41_combout\ ) + ( \inst1|Add0~10\ ))
-- \inst1|Add0~6\ = CARRY(( \inst4|inst4|outputs[6]~41_combout\ ) + ( \inst4|inst5|outputs[6]~41_combout\ ) + ( \inst1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[6]~41_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~41_combout\,
	cin => \inst1|Add0~10\,
	sumout => \inst1|Add0~5_sumout\,
	cout => \inst1|Add0~6\);

-- Location: LABCELL_X20_Y6_N21
\inst1|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux1~1_combout\ = ( \inst1|Add0~5_sumout\ & ( (!\inst5|Mux28~0_combout\ & ((!\inst4|inst4|outputs[6]~41_combout\ $ (!\inst5|Mux26~0_combout\)))) # (\inst5|Mux28~0_combout\ & ((!\inst5|Mux26~0_combout\) # (!\inst4|inst5|outputs[6]~41_combout\ $ 
-- (!\inst4|inst4|outputs[6]~41_combout\)))) ) ) # ( !\inst1|Add0~5_sumout\ & ( (!\inst5|Mux28~0_combout\ & ((!\inst4|inst4|outputs[6]~41_combout\ $ (!\inst5|Mux26~0_combout\)))) # (\inst5|Mux28~0_combout\ & (\inst5|Mux26~0_combout\ & 
-- (!\inst4|inst5|outputs[6]~41_combout\ $ (!\inst4|inst4|outputs[6]~41_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000110001100001100011000111111110001100011111111000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[6]~41_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[6]~41_combout\,
	datac => \inst5|ALT_INV_Mux28~0_combout\,
	datad => \inst5|ALT_INV_Mux26~0_combout\,
	dataf => \inst1|ALT_INV_Add0~5_sumout\,
	combout => \inst1|Mux1~1_combout\);

-- Location: MLABCELL_X18_Y11_N51
\inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2279~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2279~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2279~feeder_combout\);

-- Location: FF_X18_Y11_N52
\inst4|inst7|GEN_REG:48:REGX|Q[6]_NEW_REG2278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2279~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2279\);

-- Location: MLABCELL_X18_Y11_N42
\inst4|inst6|output[48][6]~1740\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][6]~1740_combout\ = ( !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2279\ & 
-- (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2279\ & !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2281\))) ) ) # ( \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2277\ & 
-- (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (\inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2277\ & !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[6]_OTERM2281\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM615\,
	datab => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM613\,
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[6]_OTERM2277\,
	datad => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM611\,
	datae => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM603\,
	dataf => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[6]_OTERM2281\,
	datag => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[6]_OTERM2279\,
	combout => \inst4|inst6|output[48][6]~1740_combout\);

-- Location: FF_X20_Y10_N34
\inst4|inst7|GEN_REG:60:REGX|Q[6]_NEW_REG1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1021\);

-- Location: FF_X21_Y14_N14
\inst4|inst7|GEN_REG:60:REGX|Q[6]_NEW_REG1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1025\);

-- Location: FF_X20_Y10_N10
\inst4|inst7|GEN_REG:60:REGX|Q[6]_NEW_REG1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1023\);

-- Location: LABCELL_X21_Y14_N12
\inst4|inst6|output[60][6]~1728\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][6]~1728_combout\ = ( !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1023\ & 
-- ((!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1023\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1025\))) ) ) # ( \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1021\ & 
-- ((!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1021\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[6]_OTERM1025\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM249\,
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM251\,
	datac => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[6]_OTERM1021\,
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[6]_OTERM1025\,
	datae => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM239\,
	dataf => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM247\,
	datag => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[6]_OTERM1023\,
	combout => \inst4|inst6|output[60][6]~1728_combout\);

-- Location: LABCELL_X16_Y2_N18
\inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1719~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1719~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1719~feeder_combout\);

-- Location: FF_X16_Y2_N20
\inst4|inst7|GEN_REG:56:REGX|Q[6]_NEW_REG1718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1719~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1719\);

-- Location: FF_X16_Y2_N14
\inst4|inst7|GEN_REG:56:REGX|Q[6]_NEW_REG1722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1723\);

-- Location: FF_X20_Y8_N5
\inst4|inst7|GEN_REG:56:REGX|Q[6]_NEW_REG1720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1721\);

-- Location: LABCELL_X16_Y2_N12
\inst4|inst6|output[56][6]~1736\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][6]~1736_combout\ = ( !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1723\ & (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1721\)))) # (\inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1723\ & (((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1721\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\))) ) ) # ( \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1723\ & (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1719\)))) # (\inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1723\ & (((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & \inst4|inst7|GEN_REG:56:REGX|Q[6]_OTERM1719\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM373\,
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM377\,
	datac => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[6]_OTERM1719\,
	datad => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[6]_OTERM1723\,
	datae => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM365\,
	dataf => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM375\,
	datag => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[6]_OTERM1721\,
	combout => \inst4|inst6|output[56][6]~1736_combout\);

-- Location: FF_X19_Y4_N20
\inst4|inst7|GEN_REG:52:REGX|Q[6]_NEW_REG1272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1273\);

-- Location: FF_X19_Y4_N5
\inst4|inst7|GEN_REG:52:REGX|Q[6]_NEW_REG1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1269\);

-- Location: FF_X19_Y4_N2
\inst4|inst7|GEN_REG:52:REGX|Q[6]_NEW_REG1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1271\);

-- Location: LABCELL_X19_Y4_N18
\inst4|inst6|output[52][6]~1732\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][6]~1732_combout\ = ( !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1273\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1271\ & 
-- (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\)))) # (\inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1273\ & (((\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1271\ & !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\))) ) ) # ( \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1273\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1269\ & 
-- (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\)))) # (\inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1273\ & (((\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[6]_OTERM1269\ & !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[6]_OTERM1273\,
	datab => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM139\,
	datac => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[6]_OTERM1269\,
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM135\,
	datae => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM127\,
	dataf => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM137\,
	datag => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[6]_OTERM1271\,
	combout => \inst4|inst6|output[52][6]~1732_combout\);

-- Location: LABCELL_X29_Y7_N6
\inst4|inst4|outputs[6]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~36_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[60][6]~1728_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[52][6]~1732_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[56][6]~1736_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[48][6]~1740_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[48][6]~1740_combout\,
	datab => \inst4|inst6|ALT_INV_output[60][6]~1728_combout\,
	datac => \inst4|inst6|ALT_INV_output[56][6]~1736_combout\,
	datad => \inst4|inst6|ALT_INV_output[52][6]~1732_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[6]~36_combout\);

-- Location: FF_X23_Y11_N23
\inst4|inst7|GEN_REG:63:REGX|Q[6]_NEW_REG756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM757\);

-- Location: FF_X23_Y11_N43
\inst4|inst7|GEN_REG:63:REGX|Q[6]_NEW_REG760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM761\);

-- Location: MLABCELL_X23_Y11_N27
\inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM759~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM759~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM759~feeder_combout\);

-- Location: FF_X23_Y11_N29
\inst4|inst7|GEN_REG:63:REGX|Q[6]_NEW_REG758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM759~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM759\);

-- Location: MLABCELL_X23_Y11_N42
\inst4|inst6|output[63][6]~1536\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][6]~1536_combout\ = ( !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM759\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM759\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM761\))) ) ) # ( \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM757\ & 
-- (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\)))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM757\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[6]_OTERM761\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM69\,
	datab => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM67\,
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[6]_OTERM757\,
	datad => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM65\,
	datae => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM57\,
	dataf => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[6]_OTERM761\,
	datag => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[6]_OTERM759\,
	combout => \inst4|inst6|output[63][6]~1536_combout\);

-- Location: LABCELL_X16_Y7_N3
\inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1299~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1299~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1299~feeder_combout\);

-- Location: FF_X16_Y7_N5
\inst4|inst7|GEN_REG:59:REGX|Q[6]_NEW_REG1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1299~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1299\);

-- Location: FF_X16_Y7_N32
\inst4|inst7|GEN_REG:59:REGX|Q[6]_NEW_REG1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1303\);

-- Location: FF_X16_Y7_N59
\inst4|inst7|GEN_REG:59:REGX|Q[6]_NEW_REG1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1301\);

-- Location: LABCELL_X16_Y7_N30
\inst4|inst6|output[59][6]~1544\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][6]~1544_combout\ = ( !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1303\ & (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1301\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1303\ & (((!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & 
-- \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1301\))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\))) ) ) # ( \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1303\ & 
-- (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1299\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1303\ & 
-- (((!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & \inst4|inst7|GEN_REG:59:REGX|Q[6]_OTERM1299\))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM163~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM167\,
	datac => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[6]_OTERM1299\,
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[6]_OTERM1303\,
	datae => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM155\,
	dataf => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM165\,
	datag => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[6]_OTERM1301\,
	combout => \inst4|inst6|output[59][6]~1544_combout\);

-- Location: FF_X19_Y12_N50
\inst4|inst7|GEN_REG:51:REGX|Q[6]_NEW_REG1818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1819\);

-- Location: LABCELL_X19_Y12_N3
\inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1815~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1815~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1815~feeder_combout\);

-- Location: FF_X19_Y12_N4
\inst4|inst7|GEN_REG:51:REGX|Q[6]_NEW_REG1814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1815~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1815\);

-- Location: FF_X19_Y12_N2
\inst4|inst7|GEN_REG:51:REGX|Q[6]_NEW_REG1816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1817\);

-- Location: LABCELL_X19_Y12_N48
\inst4|inst6|output[51][6]~1548\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][6]~1548_combout\ = ( !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1819\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1817\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & 
-- !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\))))) # (\inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1819\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1817\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\))) # 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) ) # ( \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1819\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1815\ & 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\))))) # (\inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1819\ & (((\inst4|inst7|GEN_REG:51:REGX|Q[6]_OTERM1815\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & 
-- !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\))) # (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[6]_OTERM1819\,
	datab => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM361\,
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[6]_OTERM1815\,
	datad => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM363\,
	datae => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM351~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM359\,
	datag => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[6]_OTERM1817\,
	combout => \inst4|inst6|output[51][6]~1548_combout\);

-- Location: MLABCELL_X28_Y7_N24
\inst4|inst4|outputs[6]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~39_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[63][6]~1536_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[55][6]~1540_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[59][6]~1544_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[51][6]~1548_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[55][6]~1540_combout\,
	datab => \inst4|inst6|ALT_INV_output[63][6]~1536_combout\,
	datac => \inst4|inst6|ALT_INV_output[59][6]~1544_combout\,
	datad => \inst4|inst6|ALT_INV_output[51][6]~1548_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[6]~39_combout\);

-- Location: FF_X26_Y7_N5
\inst4|inst7|GEN_REG:50:REGX|Q[6]_NEW_REG2156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2157\);

-- Location: FF_X31_Y6_N14
\inst4|inst7|GEN_REG:50:REGX|Q[6]_NEW_REG2160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2161\);

-- Location: FF_X28_Y6_N8
\inst4|inst7|GEN_REG:50:REGX|Q[6]_NEW_REG2158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2159\);

-- Location: LABCELL_X31_Y6_N12
\inst4|inst6|output[50][6]~1676\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][6]~1676_combout\ = ( !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2159\ & 
-- ((!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2159\ & 
-- !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2161\))) ) ) # ( \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & 
-- (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ & (\inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2157\ & ((!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\ 
-- & (\inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2157\ & !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:50:REGX|Q[6]_OTERM2161\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM557\,
	datab => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM559\,
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[6]_OTERM2157\,
	datad => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[6]_OTERM2161\,
	datae => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM547\,
	dataf => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM555~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[6]_OTERM2159\,
	combout => \inst4|inst6|output[50][6]~1676_combout\);

-- Location: FF_X14_Y5_N25
\inst4|inst7|GEN_REG:54:REGX|Q[6]_NEW_REG1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1205\);

-- Location: LABCELL_X19_Y13_N48
\inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1201~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1201~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1201~feeder_combout\);

-- Location: FF_X19_Y13_N49
\inst4|inst7|GEN_REG:54:REGX|Q[6]_NEW_REG1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1201~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1201\);

-- Location: FF_X19_Y9_N4
\inst4|inst7|GEN_REG:54:REGX|Q[6]_NEW_REG1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1203\);

-- Location: LABCELL_X14_Y5_N24
\inst4|inst6|output[54][6]~1668\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][6]~1668_combout\ = ( !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1205\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1203\ & 
-- ((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1205\ & (((\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1203\ & !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\))) ) ) # ( \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1205\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1201\ & 
-- ((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1205\ & (((\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\ & (\inst4|inst7|GEN_REG:54:REGX|Q[6]_OTERM1201\ & !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM83\,
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[6]_OTERM1205\,
	datac => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[6]_OTERM1201\,
	datad => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM81\,
	datae => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM71\,
	dataf => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM79\,
	datag => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[6]_OTERM1203\,
	combout => \inst4|inst6|output[54][6]~1668_combout\);

-- Location: FF_X18_Y5_N29
\inst4|inst7|GEN_REG:62:REGX|Q[6]_NEW_REG1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1009\);

-- Location: FF_X18_Y5_N14
\inst4|inst7|GEN_REG:62:REGX|Q[6]_NEW_REG1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1013\);

-- Location: FF_X18_Y5_N59
\inst4|inst7|GEN_REG:62:REGX|Q[6]_NEW_REG1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1011\);

-- Location: MLABCELL_X18_Y5_N12
\inst4|inst6|output[62][6]~1664\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][6]~1664_combout\ = ( !\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & (\inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1011\ & 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & (\inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1011\ & \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\))) # 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1013\))) ) ) # ( \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & (\inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1009\ & 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & (\inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1009\ & \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\))) # 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[6]_OTERM1013\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM179\,
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM177\,
	datac => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[6]_OTERM1009\,
	datad => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM181\,
	datae => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM169\,
	dataf => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[6]_OTERM1013\,
	datag => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[6]_OTERM1011\,
	combout => \inst4|inst6|output[62][6]~1664_combout\);

-- Location: FF_X21_Y2_N14
\inst4|inst7|GEN_REG:58:REGX|Q[6]_NEW_REG1572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1573\);

-- Location: LABCELL_X20_Y2_N6
\inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1569~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1569~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1569~feeder_combout\);

-- Location: FF_X20_Y2_N7
\inst4|inst7|GEN_REG:58:REGX|Q[6]_NEW_REG1568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1569~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1569\);

-- Location: LABCELL_X21_Y2_N27
\inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1571~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1571~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1571~feeder_combout\);

-- Location: FF_X21_Y2_N28
\inst4|inst7|GEN_REG:58:REGX|Q[6]_NEW_REG1570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1571~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1571\);

-- Location: LABCELL_X21_Y2_N12
\inst4|inst6|output[58][6]~1672\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][6]~1672_combout\ = ( !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1573\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1571\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1573\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1571\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\))) ) ) # ( \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1573\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1569\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1573\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[6]_OTERM1569\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM307\,
	datab => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[6]_OTERM1573\,
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[6]_OTERM1569\,
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM305\,
	datae => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM295\,
	dataf => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM303\,
	datag => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[6]_OTERM1571\,
	combout => \inst4|inst6|output[58][6]~1672_combout\);

-- Location: MLABCELL_X28_Y7_N36
\inst4|inst4|outputs[6]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~37_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[62][6]~1664_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[54][6]~1668_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[58][6]~1672_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[50][6]~1676_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[50][6]~1676_combout\,
	datab => \inst4|inst6|ALT_INV_output[54][6]~1668_combout\,
	datac => \inst4|inst6|ALT_INV_output[62][6]~1664_combout\,
	datad => \inst4|inst6|ALT_INV_output[58][6]~1672_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[6]~37_combout\);

-- Location: FF_X25_Y9_N23
\inst4|inst7|GEN_REG:61:REGX|Q[7]_NEW_REG40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41\);

-- Location: FF_X25_Y9_N44
\inst4|inst7|GEN_REG:61:REGX|Q[6]_NEW_REG646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM647\);

-- Location: LABCELL_X25_Y9_N36
\inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM643~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM643~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM643~feeder_combout\);

-- Location: FF_X25_Y9_N38
\inst4|inst7|GEN_REG:61:REGX|Q[6]_NEW_REG642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM643~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM643\);

-- Location: FF_X25_Y9_N52
\inst4|inst7|GEN_REG:61:REGX|Q[6]_NEW_REG644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM645\);

-- Location: LABCELL_X25_Y9_N42
\inst4|inst6|output[61][6]~1600\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][6]~1600_combout\ = ( !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM647\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41\ & (\inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM645\ & 
-- (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM647\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41\ & (\inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM645\ & !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\))) # 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\))) ) ) # ( \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM647\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41\ & (\inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM643\ & 
-- (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM647\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41\ & (\inst4|inst7|GEN_REG:61:REGX|Q[6]_OTERM643\ & !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\))) # 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM41\,
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[6]_OTERM647\,
	datac => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[6]_OTERM643\,
	datad => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM37\,
	datae => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM29\,
	dataf => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM39\,
	datag => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[6]_OTERM645\,
	combout => \inst4|inst6|output[61][6]~1600_combout\);

-- Location: FF_X23_Y3_N10
\inst4|inst7|GEN_REG:57:REGX|Q[6]_NEW_REG1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1195\);

-- Location: FF_X23_Y3_N44
\inst4|inst7|GEN_REG:57:REGX|Q[6]_NEW_REG1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1199\);

-- Location: MLABCELL_X23_Y3_N6
\inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1197~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1197~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1197~feeder_combout\);

-- Location: FF_X23_Y3_N7
\inst4|inst7|GEN_REG:57:REGX|Q[6]_NEW_REG1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1197~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1197\);

-- Location: MLABCELL_X23_Y3_N42
\inst4|inst6|output[57][6]~1632\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][6]~1632_combout\ = ( !\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1197\ & 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\)))) # (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (((!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1197\ & \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1199\))) ) ) # ( \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1195\ & 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\)))) # (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (((!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & (\inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1195\ & \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[6]_OTERM1199\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM289\,
	datab => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM291\,
	datac => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[6]_OTERM1195\,
	datad => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM293\,
	datae => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM281\,
	dataf => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[6]_OTERM1199\,
	datag => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[6]_OTERM1197\,
	combout => \inst4|inst6|output[57][6]~1632_combout\);

-- Location: FF_X21_Y1_N2
\inst4|inst7|GEN_REG:53:REGX|Q[6]_NEW_REG784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM785\);

-- Location: LABCELL_X17_Y3_N21
\inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM781~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM781~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM781~feeder_combout\);

-- Location: FF_X17_Y3_N22
\inst4|inst7|GEN_REG:53:REGX|Q[6]_NEW_REG780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM781~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM781\);

-- Location: FF_X21_Y1_N8
\inst4|inst7|GEN_REG:53:REGX|Q[6]_NEW_REG782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM783\);

-- Location: LABCELL_X21_Y1_N0
\inst4|inst6|output[53][6]~1616\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][6]~1616_combout\ = ( !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM785\ & (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM783\ & 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\)))) # (\inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM785\ & (((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM783\ & \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\))) ) ) # ( \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM785\ & (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM781\ & 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\)))) # (\inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM785\ & (((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[6]_OTERM781\ & \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[6]_OTERM785\,
	datab => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM107\,
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[6]_OTERM781\,
	datad => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM111\,
	datae => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM99\,
	dataf => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM109\,
	datag => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[6]_OTERM783\,
	combout => \inst4|inst6|output[53][6]~1616_combout\);

-- Location: FF_X24_Y5_N44
\inst4|inst7|GEN_REG:49:REGX|Q[6]_NEW_REG1500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1501\);

-- Location: LABCELL_X24_Y5_N18
\inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1497~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1497~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1497~feeder_combout\);

-- Location: FF_X24_Y5_N20
\inst4|inst7|GEN_REG:49:REGX|Q[6]_NEW_REG1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1497~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1497\);

-- Location: LABCELL_X24_Y5_N21
\inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1499~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1499~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1499~feeder_combout\);

-- Location: FF_X24_Y5_N23
\inst4|inst7|GEN_REG:49:REGX|Q[6]_NEW_REG1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1499~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1499\);

-- Location: LABCELL_X24_Y5_N42
\inst4|inst6|output[49][6]~1648\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][6]~1648_combout\ = ( !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1501\ & (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1499\ & 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\)))) # (\inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1501\ & (((!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1499\ & \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\))) ) ) # ( \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1501\ & (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1497\ & 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\)))) # (\inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1501\ & (((!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\ & (\inst4|inst7|GEN_REG:49:REGX|Q[6]_OTERM1497\ & \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM541\,
	datab => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[6]_OTERM1501\,
	datac => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[6]_OTERM1497\,
	datad => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM545\,
	datae => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM533\,
	dataf => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM543\,
	datag => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[6]_OTERM1499\,
	combout => \inst4|inst6|output[49][6]~1648_combout\);

-- Location: MLABCELL_X28_Y7_N18
\inst4|inst4|outputs[6]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~38_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[61][6]~1600_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst6|output[53][6]~1616_combout\ ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[57][6]~1632_combout\ ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst6|output[49][6]~1648_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[61][6]~1600_combout\,
	datab => \inst4|inst6|ALT_INV_output[57][6]~1632_combout\,
	datac => \inst4|inst6|ALT_INV_output[53][6]~1616_combout\,
	datad => \inst4|inst6|ALT_INV_output[49][6]~1648_combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[6]~38_combout\);

-- Location: MLABCELL_X28_Y7_N48
\inst4|inst4|outputs[6]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~40_combout\ = ( \inst4|inst4|outputs[6]~37_combout\ & ( \inst4|inst4|outputs[6]~38_combout\ & ( (!\inst5|Mux15~combout\ & (((\inst5|Mux16~combout\)) # (\inst4|inst4|outputs[6]~36_combout\))) # (\inst5|Mux15~combout\ & 
-- (((!\inst5|Mux16~combout\) # (\inst4|inst4|outputs[6]~39_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[6]~37_combout\ & ( \inst4|inst4|outputs[6]~38_combout\ & ( (!\inst5|Mux15~combout\ & (((\inst5|Mux16~combout\)) # (\inst4|inst4|outputs[6]~36_combout\))) 
-- # (\inst5|Mux15~combout\ & (((\inst4|inst4|outputs[6]~39_combout\ & \inst5|Mux16~combout\)))) ) ) ) # ( \inst4|inst4|outputs[6]~37_combout\ & ( !\inst4|inst4|outputs[6]~38_combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst4|outputs[6]~36_combout\ & 
-- ((!\inst5|Mux16~combout\)))) # (\inst5|Mux15~combout\ & (((!\inst5|Mux16~combout\) # (\inst4|inst4|outputs[6]~39_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[6]~37_combout\ & ( !\inst4|inst4|outputs[6]~38_combout\ & ( (!\inst5|Mux15~combout\ & 
-- (\inst4|inst4|outputs[6]~36_combout\ & ((!\inst5|Mux16~combout\)))) # (\inst5|Mux15~combout\ & (((\inst4|inst4|outputs[6]~39_combout\ & \inst5|Mux16~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[6]~36_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[6]~39_combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[6]~37_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[6]~38_combout\,
	combout => \inst4|inst4|outputs[6]~40_combout\);

-- Location: FF_X21_Y6_N50
\inst4|inst7|GEN_REG:22:REGX|Q[6]_NEW_REG1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1015\);

-- Location: FF_X21_Y6_N44
\inst4|inst7|GEN_REG:22:REGX|Q[6]_NEW_REG1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1019\);

-- Location: FF_X21_Y6_N37
\inst4|inst7|GEN_REG:22:REGX|Q[6]_NEW_REG1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1017\);

-- Location: LABCELL_X21_Y6_N42
\inst4|inst6|output[22][6]~1684\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][6]~1684_combout\ = ( !\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1017\ & 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\)))) # (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1017\ & \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1019\))) ) ) # ( \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1015\ & 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\)))) # (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1015\ & \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[6]_OTERM1019\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM205\,
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM207\,
	datac => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[6]_OTERM1015\,
	datad => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM209\,
	datae => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM197\,
	dataf => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[6]_OTERM1019\,
	datag => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[6]_OTERM1017\,
	combout => \inst4|inst6|output[22][6]~1684_combout\);

-- Location: LABCELL_X24_Y2_N36
\inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM617~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM617~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM617~feeder_combout\);

-- Location: FF_X24_Y2_N38
\inst4|inst7|GEN_REG:23:REGX|Q[6]_NEW_REG616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM617~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM617\);

-- Location: FF_X24_Y2_N1
\inst4|inst7|GEN_REG:23:REGX|Q[6]_NEW_REG620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM621\);

-- Location: FF_X23_Y6_N26
\inst4|inst7|GEN_REG:23:REGX|Q[6]_NEW_REG618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM619\);

-- Location: LABCELL_X24_Y2_N0
\inst4|inst6|output[23][6]~1556\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][6]~1556_combout\ = ( !\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM619\ & 
-- ((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM619\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM621\))) ) ) # ( \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM617\ & 
-- ((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & (\inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM617\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[6]_OTERM621\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM123\,
	datab => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM121\,
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[6]_OTERM617\,
	datad => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[6]_OTERM621\,
	datae => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM113\,
	dataf => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM125\,
	datag => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[6]_OTERM619\,
	combout => \inst4|inst6|output[23][6]~1556_combout\);

-- Location: FF_X23_Y6_N13
\inst4|inst7|GEN_REG:20:REGX|Q[6]_NEW_REG1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1333\);

-- Location: MLABCELL_X23_Y6_N39
\inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1329~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1329~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1329~feeder_combout\);

-- Location: FF_X23_Y6_N40
\inst4|inst7|GEN_REG:20:REGX|Q[6]_NEW_REG1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1329~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1329\);

-- Location: FF_X23_Y6_N38
\inst4|inst7|GEN_REG:20:REGX|Q[6]_NEW_REG1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1331\);

-- Location: MLABCELL_X23_Y6_N12
\inst4|inst6|output[20][6]~1748\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][6]~1748_combout\ = ( !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1333\ & (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1331\ & 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\)))) # (\inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1333\ & (((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1331\ & \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\))) ) ) # ( \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1333\ & (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1329\ & 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\)))) # (\inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1333\ & (((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[6]_OTERM1329\ & \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM261\,
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[6]_OTERM1333\,
	datac => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[6]_OTERM1329\,
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM265\,
	datae => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM253\,
	dataf => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM263\,
	datag => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[6]_OTERM1331\,
	combout => \inst4|inst6|output[20][6]~1748_combout\);

-- Location: FF_X18_Y10_N40
\inst4|inst7|GEN_REG:21:REGX|Q[6]_NEW_REG738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM739\);

-- Location: FF_X18_Y10_N14
\inst4|inst7|GEN_REG:21:REGX|Q[6]_NEW_REG742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM743\);

-- Location: MLABCELL_X18_Y10_N36
\inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM741~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM741~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM741~feeder_combout\);

-- Location: FF_X18_Y10_N38
\inst4|inst7|GEN_REG:21:REGX|Q[6]_NEW_REG740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM741~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM741\);

-- Location: MLABCELL_X18_Y10_N12
\inst4|inst6|output[21][6]~1620\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][6]~1620_combout\ = ( !\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & (\inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM741\ & 
-- (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\)))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & (\inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM741\ & !\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM743\))) ) ) # ( \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & (\inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM739\ & 
-- (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\)))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\ & (\inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM739\ & !\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[6]_OTERM743\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM55\,
	datab => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM53\,
	datac => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[6]_OTERM739\,
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM51\,
	datae => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM43\,
	dataf => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[6]_OTERM743\,
	datag => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[6]_OTERM741\,
	combout => \inst4|inst6|output[21][6]~1620_combout\);

-- Location: MLABCELL_X28_Y6_N42
\inst4|inst4|outputs[6]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~33_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[23][6]~1556_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[21][6]~1620_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[22][6]~1684_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[20][6]~1748_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[22][6]~1684_combout\,
	datab => \inst4|inst6|ALT_INV_output[23][6]~1556_combout\,
	datac => \inst4|inst6|ALT_INV_output[20][6]~1748_combout\,
	datad => \inst4|inst6|ALT_INV_output[21][6]~1620_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~33_combout\);

-- Location: LABCELL_X19_Y2_N48
\inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1521~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1521~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1521~feeder_combout\);

-- Location: FF_X19_Y2_N50
\inst4|inst7|GEN_REG:28:REGX|Q[6]_NEW_REG1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1521~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1521\);

-- Location: FF_X19_Y2_N44
\inst4|inst7|GEN_REG:28:REGX|Q[6]_NEW_REG1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1525\);

-- Location: FF_X19_Y2_N56
\inst4|inst7|GEN_REG:28:REGX|Q[6]_NEW_REG1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1523\);

-- Location: LABCELL_X19_Y2_N42
\inst4|inst6|output[28][6]~1744\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][6]~1744_combout\ = ( !\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ & (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1523\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ & (((!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1523\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1525\))) ) ) # ( \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ & (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1521\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\ & (((!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & \inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1521\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[6]_OTERM1525\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM387\,
	datab => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM391\,
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[6]_OTERM1521\,
	datad => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM389\,
	datae => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM379\,
	dataf => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[6]_OTERM1525\,
	datag => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[6]_OTERM1523\,
	combout => \inst4|inst6|output[28][6]~1744_combout\);

-- Location: FF_X14_Y8_N20
\inst4|inst7|GEN_REG:29:REGX|Q[6]_NEW_REG774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM775\);

-- Location: FF_X14_Y8_N32
\inst4|inst7|GEN_REG:29:REGX|Q[6]_NEW_REG778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM779\);

-- Location: FF_X14_Y8_N5
\inst4|inst7|GEN_REG:29:REGX|Q[6]_NEW_REG776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM777\);

-- Location: LABCELL_X14_Y8_N18
\inst4|inst6|output[29][6]~1604\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][6]~1604_combout\ = ( !\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM777\)))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & \inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM777\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM779\))) ) ) # ( \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM775\)))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & \inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM775\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[6]_OTERM779\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM9\,
	datab => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM13\,
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[6]_OTERM775\,
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM11~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM1\,
	dataf => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[6]_OTERM779\,
	datag => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[6]_OTERM777\,
	combout => \inst4|inst6|output[29][6]~1604_combout\);

-- Location: LABCELL_X14_Y11_N27
\inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1207~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1207~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1207~feeder_combout\);

-- Location: FF_X14_Y11_N28
\inst4|inst7|GEN_REG:30:REGX|Q[6]_NEW_REG1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1207~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1207\);

-- Location: FF_X14_Y11_N14
\inst4|inst7|GEN_REG:30:REGX|Q[6]_NEW_REG1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1211\);

-- Location: LABCELL_X14_Y11_N24
\inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1209~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1209~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1209~feeder_combout\);

-- Location: FF_X14_Y11_N25
\inst4|inst7|GEN_REG:30:REGX|Q[6]_NEW_REG1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1209~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1209\);

-- Location: LABCELL_X14_Y11_N12
\inst4|inst6|output[30][6]~1680\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][6]~1680_combout\ = ( !\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1211\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1209\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1211\ & (((\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1209\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) ) # ( \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1211\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1207\)))) # (\inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1211\ & (((\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\ & \inst4|inst7|GEN_REG:30:REGX|Q[6]_OTERM1207\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM321\,
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM317\,
	datac => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[6]_OTERM1207\,
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[6]_OTERM1211\,
	datae => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM309\,
	dataf => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM319\,
	datag => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[6]_OTERM1209\,
	combout => \inst4|inst6|output[30][6]~1680_combout\);

-- Location: FF_X19_Y9_N26
\inst4|inst7|GEN_REG:31:REGX|Q[6]_NEW_REG640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM641\);

-- Location: FF_X19_Y9_N53
\inst4|inst7|GEN_REG:31:REGX|Q[6]_NEW_REG636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM637\);

-- Location: FF_X19_Y9_N50
\inst4|inst7|GEN_REG:31:REGX|Q[6]_NEW_REG638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM639\);

-- Location: LABCELL_X19_Y9_N24
\inst4|inst6|output[31][6]~1552\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][6]~1552_combout\ = ( !\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM641\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM639\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM641\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM639\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\))) ) ) # ( \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM641\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM637\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM641\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[6]_OTERM637\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[6]_OTERM641\,
	datab => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM191\,
	datac => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[6]_OTERM637\,
	datad => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM193\,
	datae => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM183\,
	dataf => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM195\,
	datag => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[6]_OTERM639\,
	combout => \inst4|inst6|output[31][6]~1552_combout\);

-- Location: MLABCELL_X28_Y6_N48
\inst4|inst4|outputs[6]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~34_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[31][6]~1552_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[29][6]~1604_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[30][6]~1680_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[28][6]~1744_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[28][6]~1744_combout\,
	datab => \inst4|inst6|ALT_INV_output[29][6]~1604_combout\,
	datac => \inst4|inst6|ALT_INV_output[30][6]~1680_combout\,
	datad => \inst4|inst6|ALT_INV_output[31][6]~1552_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~34_combout\);

-- Location: LABCELL_X20_Y5_N9
\inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1959~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1959~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1959~feeder_combout\);

-- Location: FF_X20_Y5_N10
\inst4|inst7|GEN_REG:16:REGX|Q[6]_NEW_REG1958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1959~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1959\);

-- Location: FF_X20_Y5_N32
\inst4|inst7|GEN_REG:16:REGX|Q[6]_NEW_REG1962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1963\);

-- Location: LABCELL_X20_Y5_N6
\inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1961~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1961~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1961~feeder_combout\);

-- Location: FF_X20_Y5_N7
\inst4|inst7|GEN_REG:16:REGX|Q[6]_NEW_REG1960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1961~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1961\);

-- Location: LABCELL_X20_Y5_N30
\inst4|inst6|output[16][6]~1756\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][6]~1756_combout\ = ( !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1961\ & 
-- ((\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\))))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1961\ & \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1963\))) ) ) # ( \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1959\ & 
-- ((\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\))))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\ & (((!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\ & (\inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1959\ & \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[6]_OTERM1963\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM631\,
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM633\,
	datac => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[6]_OTERM1959\,
	datad => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[6]_OTERM1963\,
	datae => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM623\,
	dataf => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM635\,
	datag => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[6]_OTERM1961\,
	combout => \inst4|inst6|output[16][6]~1756_combout\);

-- Location: FF_X23_Y9_N55
\inst4|inst7|GEN_REG:18:REGX|Q[6]_NEW_REG1512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1513\);

-- Location: FF_X23_Y9_N20
\inst4|inst7|GEN_REG:18:REGX|Q[6]_NEW_REG1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1509\);

-- Location: MLABCELL_X23_Y9_N3
\inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1511~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1511~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1511~feeder_combout\);

-- Location: FF_X23_Y9_N5
\inst4|inst7|GEN_REG:18:REGX|Q[6]_NEW_REG1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1511~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1511\);

-- Location: MLABCELL_X23_Y9_N54
\inst4|inst6|output[18][6]~1692\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][6]~1692_combout\ = ( !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1513\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1511\ & 
-- ((!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))))) # (\inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1513\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1511\ & !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\))) ) ) # ( \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1513\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1509\ & 
-- ((!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))))) # (\inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1513\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (\inst4|inst7|GEN_REG:18:REGX|Q[6]_OTERM1509\ & !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[6]_OTERM1513\,
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM475\,
	datac => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[6]_OTERM1509\,
	datad => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM473\,
	datae => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM463\,
	dataf => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM471\,
	datag => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[6]_OTERM1511\,
	combout => \inst4|inst6|output[18][6]~1692_combout\);

-- Location: FF_X19_Y1_N25
\inst4|inst7|GEN_REG:17:REGX|Q[6]_NEW_REG1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1103\);

-- Location: FF_X19_Y1_N5
\inst4|inst7|GEN_REG:17:REGX|Q[6]_NEW_REG1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1099\);

-- Location: LABCELL_X19_Y1_N36
\inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1101~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1101~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1101~feeder_combout\);

-- Location: FF_X19_Y1_N37
\inst4|inst7|GEN_REG:17:REGX|Q[6]_NEW_REG1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1101~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1101\);

-- Location: LABCELL_X19_Y1_N24
\inst4|inst6|output[17][6]~1652\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][6]~1652_combout\ = ( !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1103\ & (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1101\ & 
-- ((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1103\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1101\ & 
-- !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\))) ) ) # ( \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1103\ & 
-- (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1099\ & ((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1103\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ 
-- & (\inst4|inst7|GEN_REG:17:REGX|Q[6]_OTERM1099\ & !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM461\,
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[6]_OTERM1103\,
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[6]_OTERM1099\,
	datad => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM459\,
	datae => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM449\,
	dataf => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM457~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[6]_OTERM1101\,
	combout => \inst4|inst6|output[17][6]~1652_combout\);

-- Location: FF_X20_Y13_N7
\inst4|inst7|GEN_REG:19:REGX|Q[6]_NEW_REG924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM925\);

-- Location: FF_X20_Y11_N41
\inst4|inst7|GEN_REG:19:REGX|Q[6]_NEW_REG928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM929\);

-- Location: LABCELL_X20_Y11_N3
\inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM927~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM927~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM927~feeder_combout\);

-- Location: FF_X20_Y11_N5
\inst4|inst7|GEN_REG:19:REGX|Q[6]_NEW_REG926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM927~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM927\);

-- Location: LABCELL_X20_Y11_N24
\inst4|inst6|output[19][6]~1564\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][6]~1564_combout\ = ( !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM927\ & 
-- ((\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))))) # (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (((!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM927\ & \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM929\))) ) ) # ( \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM925\ & 
-- ((\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))))) # (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (((!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM925\ & \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[6]_OTERM929\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM403\,
	datab => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM401\,
	datac => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[6]_OTERM925\,
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[6]_OTERM929\,
	datae => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM393\,
	dataf => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM405\,
	datag => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[6]_OTERM927\,
	combout => \inst4|inst6|output[19][6]~1564_combout\);

-- Location: MLABCELL_X28_Y6_N54
\inst4|inst4|outputs[6]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~31_combout\ = ( \inst4|inst6|output[19][6]~1564_combout\ & ( \inst5|Mux16~combout\ & ( (\inst5|Mux15~combout\) # (\inst4|inst6|output[17][6]~1652_combout\) ) ) ) # ( !\inst4|inst6|output[19][6]~1564_combout\ & ( 
-- \inst5|Mux16~combout\ & ( (\inst4|inst6|output[17][6]~1652_combout\ & !\inst5|Mux15~combout\) ) ) ) # ( \inst4|inst6|output[19][6]~1564_combout\ & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst6|output[16][6]~1756_combout\)) # 
-- (\inst5|Mux15~combout\ & ((\inst4|inst6|output[18][6]~1692_combout\))) ) ) ) # ( !\inst4|inst6|output[19][6]~1564_combout\ & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst6|output[16][6]~1756_combout\)) # (\inst5|Mux15~combout\ & 
-- ((\inst4|inst6|output[18][6]~1692_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[16][6]~1756_combout\,
	datab => \inst4|inst6|ALT_INV_output[18][6]~1692_combout\,
	datac => \inst4|inst6|ALT_INV_output[17][6]~1652_combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst4|inst6|ALT_INV_output[19][6]~1564_combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~31_combout\);

-- Location: FF_X25_Y10_N29
\inst4|inst7|GEN_REG:24:REGX|Q[6]_NEW_REG1824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1825\);

-- Location: FF_X25_Y10_N56
\inst4|inst7|GEN_REG:24:REGX|Q[6]_NEW_REG1820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1821\);

-- Location: LABCELL_X25_Y10_N12
\inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1823~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1823~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1823~feeder_combout\);

-- Location: FF_X25_Y10_N14
\inst4|inst7|GEN_REG:24:REGX|Q[6]_NEW_REG1822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1823~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1823\);

-- Location: LABCELL_X25_Y10_N33
\inst4|inst6|output[24][6]~1752\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][6]~1752_combout\ = ( !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1825\ & (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1823\ & 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1825\ & (((!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1823\ & \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\))) 
-- # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\))) ) ) # ( \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1825\ & (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1821\ & (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\)))) # (\inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1825\ & (((!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:24:REGX|Q[6]_OTERM1821\ 
-- & \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[6]_OTERM1825\,
	datab => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM443~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[6]_OTERM1821\,
	datad => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM447\,
	datae => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM435\,
	dataf => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM445\,
	datag => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[6]_OTERM1823\,
	combout => \inst4|inst6|output[24][6]~1752_combout\);

-- Location: FF_X7_Y7_N53
\inst4|inst7|GEN_REG:27:REGX|Q[6]_NEW_REG766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM767\);

-- Location: LABCELL_X7_Y7_N42
\inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM763~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM763~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM763~feeder_combout\);

-- Location: FF_X7_Y7_N43
\inst4|inst7|GEN_REG:27:REGX|Q[6]_NEW_REG762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM763~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM763\);

-- Location: LABCELL_X7_Y7_N12
\inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM765~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM765~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM765~feeder_combout\);

-- Location: FF_X7_Y7_N14
\inst4|inst7|GEN_REG:27:REGX|Q[6]_NEW_REG764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM765~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM765\);

-- Location: LABCELL_X7_Y7_N51
\inst4|inst6|output[27][6]~1560\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][6]~1560_combout\ = ( !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM767\ & (((\inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM765\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ & 
-- !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM767\ & (((\inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM765\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ & 
-- !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\))) ) ) # ( \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM767\ & 
-- (((\inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM763\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ & !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM767\ & (((\inst4|inst7|GEN_REG:27:REGX|Q[6]_OTERM763\ & 
-- (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\ & !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[6]_OTERM767\,
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM333\,
	datac => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[6]_OTERM763\,
	datad => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM335\,
	datae => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM323~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM331~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[6]_OTERM765\,
	combout => \inst4|inst6|output[27][6]~1560_combout\);

-- Location: LABCELL_X20_Y1_N45
\inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1003~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1003~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1003~feeder_combout\);

-- Location: FF_X20_Y1_N47
\inst4|inst7|GEN_REG:25:REGX|Q[6]_NEW_REG1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1003~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1003\);

-- Location: FF_X20_Y1_N41
\inst4|inst7|GEN_REG:25:REGX|Q[6]_NEW_REG1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1007\);

-- Location: LABCELL_X20_Y1_N12
\inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1005~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1005~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1005~feeder_combout\);

-- Location: FF_X20_Y1_N14
\inst4|inst7|GEN_REG:25:REGX|Q[6]_NEW_REG1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1005~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1005\);

-- Location: LABCELL_X20_Y1_N39
\inst4|inst6|output[25][6]~1636\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][6]~1636_combout\ = ( !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & (\inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1005\ & 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (((!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & (\inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1005\ & \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\))) # 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1007\))) ) ) # ( \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & (\inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1003\ & 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\ & (((!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & (\inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1003\ & \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\))) # 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[6]_OTERM1007\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM221\,
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM219\,
	datac => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[6]_OTERM1003\,
	datad => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM223\,
	datae => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM211\,
	dataf => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[6]_OTERM1007\,
	datag => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[6]_OTERM1005\,
	combout => \inst4|inst6|output[25][6]~1636_combout\);

-- Location: FF_X23_Y3_N2
\inst4|inst7|GEN_REG:26:REGX|Q[6]_NEW_REG1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1435\);

-- Location: FF_X23_Y3_N26
\inst4|inst7|GEN_REG:26:REGX|Q[6]_NEW_REG1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1431\);

-- Location: MLABCELL_X23_Y3_N21
\inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1433~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1433~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1433~feeder_combout\);

-- Location: FF_X23_Y3_N23
\inst4|inst7|GEN_REG:26:REGX|Q[6]_NEW_REG1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1433~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1433\);

-- Location: MLABCELL_X23_Y3_N0
\inst4|inst6|output[26][6]~1688\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][6]~1688_combout\ = ( !\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1435\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1433\ & (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\ & 
-- !\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\))))) # (\inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1435\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1433\ & (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\ & 
-- !\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\))) ) ) # ( \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1435\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1431\ & 
-- (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\ & !\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\))))) # (\inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1435\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[6]_OTERM1431\ & 
-- (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433~DUPLICATE_q\ & !\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[6]_OTERM1435\,
	datab => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM431\,
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[6]_OTERM1431\,
	datad => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM433~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM421\,
	dataf => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM429\,
	datag => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[6]_OTERM1433\,
	combout => \inst4|inst6|output[26][6]~1688_combout\);

-- Location: MLABCELL_X28_Y6_N12
\inst4|inst4|outputs[6]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~32_combout\ = ( \inst4|inst6|output[26][6]~1688_combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & ((\inst4|inst6|output[25][6]~1636_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst6|output[27][6]~1560_combout\)) ) 
-- ) ) # ( !\inst4|inst6|output[26][6]~1688_combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & ((\inst4|inst6|output[25][6]~1636_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst6|output[27][6]~1560_combout\)) ) ) ) # ( 
-- \inst4|inst6|output[26][6]~1688_combout\ & ( !\inst5|Mux16~combout\ & ( (\inst5|Mux15~combout\) # (\inst4|inst6|output[24][6]~1752_combout\) ) ) ) # ( !\inst4|inst6|output[26][6]~1688_combout\ & ( !\inst5|Mux16~combout\ & ( 
-- (\inst4|inst6|output[24][6]~1752_combout\ & !\inst5|Mux15~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[24][6]~1752_combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst4|inst6|ALT_INV_output[27][6]~1560_combout\,
	datad => \inst4|inst6|ALT_INV_output[25][6]~1636_combout\,
	datae => \inst4|inst6|ALT_INV_output[26][6]~1688_combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~32_combout\);

-- Location: MLABCELL_X28_Y6_N18
\inst4|inst4|outputs[6]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~35_combout\ = ( \inst4|inst4|outputs[6]~31_combout\ & ( \inst4|inst4|outputs[6]~32_combout\ & ( (!\inst5|Mux14~combout\) # ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[6]~33_combout\)) # (\inst5|Mux13~combout\ & 
-- ((\inst4|inst4|outputs[6]~34_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[6]~31_combout\ & ( \inst4|inst4|outputs[6]~32_combout\ & ( (!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[6]~33_combout\ & ((\inst5|Mux14~combout\)))) # (\inst5|Mux13~combout\ & 
-- (((!\inst5|Mux14~combout\) # (\inst4|inst4|outputs[6]~34_combout\)))) ) ) ) # ( \inst4|inst4|outputs[6]~31_combout\ & ( !\inst4|inst4|outputs[6]~32_combout\ & ( (!\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\)) # 
-- (\inst4|inst4|outputs[6]~33_combout\))) # (\inst5|Mux13~combout\ & (((\inst4|inst4|outputs[6]~34_combout\ & \inst5|Mux14~combout\)))) ) ) ) # ( !\inst4|inst4|outputs[6]~31_combout\ & ( !\inst4|inst4|outputs[6]~32_combout\ & ( (\inst5|Mux14~combout\ & 
-- ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[6]~33_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[6]~34_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[6]~33_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[6]~34_combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[6]~31_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[6]~32_combout\,
	combout => \inst4|inst4|outputs[6]~35_combout\);

-- Location: FF_X18_Y12_N35
\inst4|inst7|GEN_REG:8:REGX|Q[6]_NEW_REG2576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2577\);

-- Location: FF_X18_Y12_N44
\inst4|inst7|GEN_REG:8:REGX|Q[6]_NEW_REG2580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2581\);

-- Location: MLABCELL_X18_Y12_N36
\inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2579~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2579~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2579~feeder_combout\);

-- Location: FF_X18_Y12_N38
\inst4|inst7|GEN_REG:8:REGX|Q[6]_NEW_REG2578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2579~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2579\);

-- Location: MLABCELL_X18_Y12_N42
\inst4|inst6|output[8][6]~1784\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][6]~1784_combout\ = ( !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & (\inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2579\ & 
-- (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (((\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & (\inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2579\ & 
-- !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2581\))) ) ) # ( \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & (\inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2577\ & (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (((\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2577\ & !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:8:REGX|Q[6]_OTERM2581\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1063\,
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1065\,
	datac => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[6]_OTERM2577\,
	datad => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1061~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1053\,
	dataf => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[6]_OTERM2581\,
	datag => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[6]_OTERM2579\,
	combout => \inst4|inst6|output[8][6]~1784_combout\);

-- Location: FF_X26_Y5_N26
\inst4|inst7|GEN_REG:10:REGX|Q[6]_NEW_REG2004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2005\);

-- Location: FF_X26_Y7_N52
\inst4|inst7|GEN_REG:10:REGX|Q[6]_NEW_REG2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2001\);

-- Location: LABCELL_X26_Y5_N0
\inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2003~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2003~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2003~feeder_combout\);

-- Location: FF_X26_Y5_N2
\inst4|inst7|GEN_REG:10:REGX|Q[6]_NEW_REG2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2003~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2003\);

-- Location: LABCELL_X26_Y5_N24
\inst4|inst6|output[10][6]~1720\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][6]~1720_combout\ = ( !\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2005\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2003\ & 
-- ((\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))))) # (\inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2005\ & (((!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2003\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\))) ) ) # ( \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2005\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2001\ & 
-- ((\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))))) # (\inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2005\ & (((!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & (\inst4|inst7|GEN_REG:10:REGX|Q[6]_OTERM2001\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[6]_OTERM2005\,
	datab => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1035\,
	datac => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[6]_OTERM2001\,
	datad => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1037\,
	datae => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1027\,
	dataf => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1039\,
	datag => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[6]_OTERM2003\,
	combout => \inst4|inst6|output[10][6]~1720_combout\);

-- Location: FF_X20_Y4_N35
\inst4|inst7|GEN_REG:11:REGX|Q[6]_NEW_REG1256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1257\);

-- Location: FF_X20_Y4_N26
\inst4|inst7|GEN_REG:11:REGX|Q[6]_NEW_REG1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1261\);

-- Location: FF_X20_Y4_N59
\inst4|inst7|GEN_REG:11:REGX|Q[6]_NEW_REG1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1259\);

-- Location: LABCELL_X20_Y4_N24
\inst4|inst6|output[11][6]~1592\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][6]~1592_combout\ = ( !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ & (\inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1259\ & 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\)))) # (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ & (\inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1259\ & \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1261\))) ) ) # ( \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ & (\inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1257\ & 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\)))) # (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (((!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\ & (\inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1257\ & \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[6]_OTERM1261\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM865\,
	datab => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM867\,
	datac => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[6]_OTERM1257\,
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM869\,
	datae => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM857\,
	dataf => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[6]_OTERM1261\,
	datag => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[6]_OTERM1259\,
	combout => \inst4|inst6|output[11][6]~1592_combout\);

-- Location: FF_X25_Y8_N52
\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst5|Mux25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527~DUPLICATE_q\);

-- Location: LABCELL_X25_Y8_N21
\inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1491~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1491~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1491~feeder_combout\);

-- Location: FF_X25_Y8_N23
\inst4|inst7|GEN_REG:9:REGX|Q[6]_NEW_REG1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1491~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1491\);

-- Location: FF_X25_Y8_N8
\inst4|inst7|GEN_REG:9:REGX|Q[6]_NEW_REG1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1495\);

-- Location: LABCELL_X16_Y4_N24
\inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1493~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1493~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1493~feeder_combout\);

-- Location: FF_X16_Y4_N25
\inst4|inst7|GEN_REG:9:REGX|Q[6]_NEW_REG1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1493~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1493\);

-- Location: LABCELL_X25_Y8_N6
\inst4|inst6|output[9][6]~1644\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][6]~1644_combout\ = ( !\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1495\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1493\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1495\ & (((\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527~DUPLICATE_q\ & \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1493\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) ) # ( \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1495\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1491\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1495\ & (((\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527~DUPLICATE_q\ & \inst4|inst7|GEN_REG:9:REGX|Q[6]_OTERM1491\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM531\,
	datab => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM527~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[6]_OTERM1491\,
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[6]_OTERM1495\,
	datae => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM519\,
	dataf => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM529\,
	datag => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[6]_OTERM1493\,
	combout => \inst4|inst6|output[9][6]~1644_combout\);

-- Location: LABCELL_X26_Y7_N24
\inst4|inst4|outputs[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~22_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[11][6]~1592_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[10][6]~1720_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[9][6]~1644_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[8][6]~1784_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[8][6]~1784_combout\,
	datab => \inst4|inst6|ALT_INV_output[10][6]~1720_combout\,
	datac => \inst4|inst6|ALT_INV_output[11][6]~1592_combout\,
	datad => \inst4|inst6|ALT_INV_output[9][6]~1644_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[6]~22_combout\);

-- Location: FF_X23_Y5_N38
\inst4|inst7|GEN_REG:0:REGX|Q[6]_NEW_REG2670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2671\);

-- Location: FF_X19_Y7_N10
\inst4|inst7|GEN_REG:0:REGX|Q[6]_NEW_REG2666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst1|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2667\);

-- Location: FF_X20_Y6_N23
\inst4|inst7|GEN_REG:0:REGX|Q[6]_NEW_REG2668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst1|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2669\);

-- Location: MLABCELL_X23_Y5_N42
\inst4|inst6|output[0][6]~1788\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][6]~1788_combout\ = ( !\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2671\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2669\ & 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\)))) # (\inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2671\ & (((!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2669\ & \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) ) # ( \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2671\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2667\ & 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\)))) # (\inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2671\ & (((!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[6]_OTERM2667\ & \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[6]_OTERM2671\,
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1225\,
	datac => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[6]_OTERM2667\,
	datad => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1223\,
	datae => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1213\,
	dataf => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1219\,
	datag => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[6]_OTERM2669\,
	combout => \inst4|inst6|output[0][6]~1788_combout\);

-- Location: LABCELL_X24_Y10_N18
\inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1305~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1305~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1305~feeder_combout\);

-- Location: FF_X24_Y10_N20
\inst4|inst7|GEN_REG:3:REGX|Q[6]_NEW_REG1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1305~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1305\);

-- Location: FF_X24_Y10_N49
\inst4|inst7|GEN_REG:3:REGX|Q[6]_NEW_REG1308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1309\);

-- Location: LABCELL_X24_Y10_N39
\inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1307~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1307~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1307~feeder_combout\);

-- Location: FF_X24_Y10_N40
\inst4|inst7|GEN_REG:3:REGX|Q[6]_NEW_REG1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1307~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1307\);

-- Location: LABCELL_X24_Y10_N48
\inst4|inst6|output[3][6]~1596\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][6]~1596_combout\ = ( !\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1309\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ & 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1307\)))) # (\inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1309\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ & \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1307\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\))) ) ) # ( \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1309\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ & 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1305\)))) # (\inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1309\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\ & \inst4|inst7|GEN_REG:3:REGX|Q[6]_OTERM1305\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM919\,
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM923\,
	datac => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[6]_OTERM1305\,
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[6]_OTERM1309\,
	datae => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM911\,
	dataf => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM921\,
	datag => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[6]_OTERM1307\,
	combout => \inst4|inst6|output[3][6]~1596_combout\);

-- Location: LABCELL_X31_Y7_N0
\inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1563~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1563~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1563~feeder_combout\);

-- Location: FF_X31_Y7_N2
\inst4|inst7|GEN_REG:1:REGX|Q[6]_NEW_REG1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1563~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1563\);

-- Location: FF_X31_Y7_N58
\inst4|inst7|GEN_REG:1:REGX|Q[6]_NEW_REG1566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1567\);

-- Location: FF_X25_Y7_N28
\inst4|inst7|GEN_REG:1:REGX|Q[6]_NEW_REG1564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1565\);

-- Location: LABCELL_X31_Y7_N57
\inst4|inst6|output[1][6]~1660\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][6]~1660_combout\ = ( !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1567\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1565\)))) # (\inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1567\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ & \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1565\))) # 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\))) ) ) # ( \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1567\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1563\)))) # (\inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1567\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\ & \inst4|inst7|GEN_REG:1:REGX|Q[6]_OTERM1563\))) # 
-- (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM883\,
	datab => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM879~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[6]_OTERM1563\,
	datad => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[6]_OTERM1567\,
	datae => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM871\,
	dataf => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM881\,
	datag => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[6]_OTERM1565\,
	combout => \inst4|inst6|output[1][6]~1660_combout\);

-- Location: MLABCELL_X13_Y4_N9
\inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2163~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2163~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2163~feeder_combout\);

-- Location: FF_X13_Y4_N10
\inst4|inst7|GEN_REG:2:REGX|Q[6]_NEW_REG2162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2163~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2163\);

-- Location: FF_X13_Y4_N35
\inst4|inst7|GEN_REG:2:REGX|Q[6]_NEW_REG2166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2167\);

-- Location: MLABCELL_X13_Y4_N0
\inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2165~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2165~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2165~feeder_combout\);

-- Location: FF_X13_Y4_N1
\inst4|inst7|GEN_REG:2:REGX|Q[6]_NEW_REG2164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2165~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2165\);

-- Location: MLABCELL_X13_Y4_N33
\inst4|inst6|output[2][6]~1724\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][6]~1724_combout\ = ( !\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ & (\inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2165\ & 
-- (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (((\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ & (\inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2165\ & !\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2167\))) ) ) # ( \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ & (\inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2163\ & 
-- (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\ & (((\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\ & (\inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2163\ & !\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[6]_OTERM2167\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1079\,
	datab => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1077\,
	datac => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[6]_OTERM2163\,
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1075\,
	datae => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1067\,
	dataf => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[6]_OTERM2167\,
	datag => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[6]_OTERM2165\,
	combout => \inst4|inst6|output[2][6]~1724_combout\);

-- Location: LABCELL_X25_Y7_N42
\inst4|inst4|outputs[6]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~21_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[3][6]~1596_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst6|output[1][6]~1660_combout\ ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[2][6]~1724_combout\ ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst6|output[0][6]~1788_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[0][6]~1788_combout\,
	datab => \inst4|inst6|ALT_INV_output[3][6]~1596_combout\,
	datac => \inst4|inst6|ALT_INV_output[1][6]~1660_combout\,
	datad => \inst4|inst6|ALT_INV_output[2][6]~1724_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~21_combout\);

-- Location: FF_X29_Y10_N55
\inst4|inst7|GEN_REG:7:REGX|Q[6]_NEW_REG934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM935\);

-- Location: FF_X28_Y9_N58
\inst4|inst7|GEN_REG:7:REGX|Q[6]_NEW_REG930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM931\);

-- Location: FF_X26_Y9_N1
\inst4|inst7|GEN_REG:7:REGX|Q[6]_NEW_REG932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM933\);

-- Location: LABCELL_X29_Y10_N54
\inst4|inst6|output[7][6]~1588\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][6]~1588_combout\ = ( !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM933\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & 
-- !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM933\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & 
-- !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM935\))) ) ) # ( \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM931\ 
-- & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((\inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM931\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\ & 
-- !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:7:REGX|Q[6]_OTERM935\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM599\,
	datab => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[6]_OTERM935\,
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[6]_OTERM931\,
	datad => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM601\,
	datae => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM589\,
	dataf => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM597~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[6]_OTERM933\,
	combout => \inst4|inst6|output[7][6]~1588_combout\);

-- Location: MLABCELL_X23_Y12_N51
\inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1515~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1515~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1515~feeder_combout\);

-- Location: FF_X23_Y12_N53
\inst4|inst7|GEN_REG:6:REGX|Q[6]_NEW_REG1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1515~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1515\);

-- Location: FF_X23_Y12_N32
\inst4|inst7|GEN_REG:6:REGX|Q[6]_NEW_REG1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1519\);

-- Location: MLABCELL_X23_Y12_N39
\inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1517~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1517~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1517~feeder_combout\);

-- Location: FF_X23_Y12_N40
\inst4|inst7|GEN_REG:6:REGX|Q[6]_NEW_REG1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1517~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1517\);

-- Location: MLABCELL_X23_Y12_N30
\inst4|inst6|output[6][6]~1716\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][6]~1716_combout\ = ( !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1517\ & 
-- ((\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\))))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1517\ & \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1519\))) ) ) # ( \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1515\ & 
-- ((\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\))))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1515\ & \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[6]_OTERM1519\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM729\,
	datab => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM727~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[6]_OTERM1515\,
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[6]_OTERM1519\,
	datae => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM719\,
	dataf => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM731\,
	datag => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[6]_OTERM1517\,
	combout => \inst4|inst6|output[6][6]~1716_combout\);

-- Location: FF_X20_Y14_N32
\inst4|inst7|GEN_REG:5:REGX|Q[6]_NEW_REG1096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1097\);

-- Location: LABCELL_X20_Y14_N48
\inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1093~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1093~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1093~feeder_combout\);

-- Location: FF_X20_Y14_N50
\inst4|inst7|GEN_REG:5:REGX|Q[6]_NEW_REG1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1093~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1093\);

-- Location: LABCELL_X20_Y14_N6
\inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1095~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1095~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1095~feeder_combout\);

-- Location: FF_X20_Y14_N7
\inst4|inst7|GEN_REG:5:REGX|Q[6]_NEW_REG1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1095~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1095\);

-- Location: LABCELL_X20_Y14_N30
\inst4|inst6|output[5][6]~1628\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][6]~1628_combout\ = ( !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1097\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1095\ & 
-- ((!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))))) # (\inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1097\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1095\ & !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) ) # ( \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1097\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1093\ & 
-- ((!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))))) # (\inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1097\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (\inst4|inst7|GEN_REG:5:REGX|Q[6]_OTERM1093\ & !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM279\,
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[6]_OTERM1097\,
	datac => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[6]_OTERM1093\,
	datad => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM277\,
	datae => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM267\,
	dataf => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM275\,
	datag => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[6]_OTERM1095\,
	combout => \inst4|inst6|output[5][6]~1628_combout\);

-- Location: FF_X13_Y7_N8
\inst4|inst7|GEN_REG:4:REGX|Q[6]_NEW_REG1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1969\);

-- Location: LABCELL_X10_Y6_N33
\inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1965~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1965~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1965~feeder_combout\);

-- Location: FF_X10_Y6_N35
\inst4|inst7|GEN_REG:4:REGX|Q[6]_NEW_REG1964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1965~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1965\);

-- Location: LABCELL_X10_Y6_N24
\inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1967~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1967~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1967~feeder_combout\);

-- Location: FF_X10_Y6_N25
\inst4|inst7|GEN_REG:4:REGX|Q[6]_NEW_REG1966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1967~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1967\);

-- Location: LABCELL_X12_Y6_N24
\inst4|inst6|output[4][6]~1780\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][6]~1780_combout\ = ( !\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1969\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1967\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1969\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1967\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) ) # ( \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1969\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1965\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1969\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[6]_OTERM1965\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM851\,
	datab => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[6]_OTERM1969\,
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[6]_OTERM1965\,
	datad => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM855\,
	datae => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM843\,
	dataf => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM853\,
	datag => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[6]_OTERM1967\,
	combout => \inst4|inst6|output[4][6]~1780_combout\);

-- Location: LABCELL_X26_Y7_N54
\inst4|inst4|outputs[6]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~23_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[7][6]~1588_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[6][6]~1716_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[5][6]~1628_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[4][6]~1780_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[7][6]~1588_combout\,
	datab => \inst4|inst6|ALT_INV_output[6][6]~1716_combout\,
	datac => \inst4|inst6|ALT_INV_output[5][6]~1628_combout\,
	datad => \inst4|inst6|ALT_INV_output[4][6]~1780_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[6]~23_combout\);

-- Location: FF_X23_Y8_N32
\inst4|inst7|GEN_REG:15:REGX|Q[6]_NEW_REG994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM995\);

-- Location: FF_X23_Y8_N56
\inst4|inst7|GEN_REG:15:REGX|Q[6]_NEW_REG990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM991\);

-- Location: FF_X23_Y8_N16
\inst4|inst7|GEN_REG:15:REGX|Q[6]_NEW_REG992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM993\);

-- Location: MLABCELL_X23_Y8_N30
\inst4|inst6|output[15][6]~1584\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][6]~1584_combout\ = ( !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM995\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & (\inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM993\ & 
-- ((!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM995\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & (\inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM993\ & !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))) # 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\))) ) ) # ( \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM995\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & (\inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM991\ 
-- & ((!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM995\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & (\inst4|inst7|GEN_REG:15:REGX|Q[6]_OTERM991\ & !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))) # 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM689\,
	datab => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[6]_OTERM995\,
	datac => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[6]_OTERM991\,
	datad => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM687\,
	datae => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM677~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM685\,
	datag => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[6]_OTERM993\,
	combout => \inst4|inst6|output[15][6]~1584_combout\);

-- Location: FF_X23_Y10_N23
\inst4|inst7|GEN_REG:13:REGX|Q[6]_NEW_REG1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1263\);

-- Location: FF_X23_Y10_N14
\inst4|inst7|GEN_REG:13:REGX|Q[6]_NEW_REG1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1267\);

-- Location: FF_X23_Y10_N47
\inst4|inst7|GEN_REG:13:REGX|Q[6]_NEW_REG1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1265\);

-- Location: MLABCELL_X23_Y10_N12
\inst4|inst6|output[13][6]~1612\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][6]~1612_combout\ = ( !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1265\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & \inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1265\))) 
-- # (\inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1267\))) ) ) # ( \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & (\inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1263\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\ & 
-- \inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1263\))) # (\inst4|inst7|GEN_REG:13:REGX|Q[6]_OTERM1267\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM149~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM153\,
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[6]_OTERM1263\,
	datad => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM151\,
	datae => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM141\,
	dataf => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[6]_OTERM1267\,
	datag => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[6]_OTERM1265\,
	combout => \inst4|inst6|output[13][6]~1612_combout\);

-- Location: FF_X20_Y3_N20
\inst4|inst7|GEN_REG:12:REGX|Q[6]_NEW_REG2286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2287\);

-- Location: FF_X20_Y3_N17
\inst4|inst7|GEN_REG:12:REGX|Q[6]_NEW_REG2282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2283\);

-- Location: FF_X20_Y3_N40
\inst4|inst7|GEN_REG:12:REGX|Q[6]_NEW_REG2284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2285\);

-- Location: LABCELL_X20_Y3_N18
\inst4|inst6|output[12][6]~1776\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][6]~1776_combout\ = ( !\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2287\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2285\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2287\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2285\ & \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\))) ) ) # ( \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2287\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2283\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2287\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[6]_OTERM2283\ & \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[6]_OTERM2287\,
	datab => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM905\,
	datac => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[6]_OTERM2283\,
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM909\,
	datae => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM897\,
	dataf => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM907\,
	datag => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[6]_OTERM2285\,
	combout => \inst4|inst6|output[12][6]~1776_combout\);

-- Location: FF_X18_Y3_N2
\inst4|inst7|GEN_REG:14:REGX|Q[6]_NEW_REG1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1713\);

-- Location: FF_X18_Y3_N8
\inst4|inst7|GEN_REG:14:REGX|Q[6]_NEW_REG1716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1717\);

-- Location: MLABCELL_X18_Y3_N3
\inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1715~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1715~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1715~feeder_combout\);

-- Location: FF_X18_Y3_N4
\inst4|inst7|GEN_REG:14:REGX|Q[6]_NEW_REG1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1715~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1715\);

-- Location: MLABCELL_X18_Y3_N6
\inst4|inst6|output[14][6]~1712\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][6]~1712_combout\ = ( !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1715\ & 
-- (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (((\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1715\ & 
-- !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1717\))) ) ) # ( \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & (\inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1713\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\ & (((\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\ & 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1713\ & !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:14:REGX|Q[6]_OTERM1717\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM839\,
	datab => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM841\,
	datac => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[6]_OTERM1713\,
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM837~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM829\,
	dataf => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[6]_OTERM1717\,
	datag => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[6]_OTERM1715\,
	combout => \inst4|inst6|output[14][6]~1712_combout\);

-- Location: LABCELL_X26_Y7_N6
\inst4|inst4|outputs[6]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~24_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[15][6]~1584_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst6|output[14][6]~1712_combout\ ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[13][6]~1612_combout\ ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst6|output[12][6]~1776_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[15][6]~1584_combout\,
	datab => \inst4|inst6|ALT_INV_output[13][6]~1612_combout\,
	datac => \inst4|inst6|ALT_INV_output[12][6]~1776_combout\,
	datad => \inst4|inst6|ALT_INV_output[14][6]~1712_combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[6]~24_combout\);

-- Location: LABCELL_X26_Y7_N18
\inst4|inst4|outputs[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~25_combout\ = ( \inst4|inst4|outputs[6]~23_combout\ & ( \inst4|inst4|outputs[6]~24_combout\ & ( ((!\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[6]~21_combout\))) # (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[6]~22_combout\))) 
-- # (\inst5|Mux14~combout\) ) ) ) # ( !\inst4|inst4|outputs[6]~23_combout\ & ( \inst4|inst4|outputs[6]~24_combout\ & ( (!\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\ & \inst4|inst4|outputs[6]~21_combout\)))) # (\inst5|Mux13~combout\ & 
-- (((\inst5|Mux14~combout\)) # (\inst4|inst4|outputs[6]~22_combout\))) ) ) ) # ( \inst4|inst4|outputs[6]~23_combout\ & ( !\inst4|inst4|outputs[6]~24_combout\ & ( (!\inst5|Mux13~combout\ & (((\inst4|inst4|outputs[6]~21_combout\) # (\inst5|Mux14~combout\)))) 
-- # (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[6]~22_combout\ & (!\inst5|Mux14~combout\))) ) ) ) # ( !\inst4|inst4|outputs[6]~23_combout\ & ( !\inst4|inst4|outputs[6]~24_combout\ & ( (!\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & 
-- ((\inst4|inst4|outputs[6]~21_combout\))) # (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[6]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[6]~22_combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~21_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[6]~23_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[6]~24_combout\,
	combout => \inst4|inst4|outputs[6]~25_combout\);

-- Location: LABCELL_X25_Y6_N33
\inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1425~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1425~feeder_combout\ = \inst1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1425~feeder_combout\);

-- Location: FF_X25_Y6_N35
\inst4|inst7|GEN_REG:41:REGX|Q[6]_NEW_REG1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1425~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1425\);

-- Location: FF_X25_Y6_N26
\inst4|inst7|GEN_REG:41:REGX|Q[6]_NEW_REG1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1429\);

-- Location: LABCELL_X25_Y6_N54
\inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1427~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1427~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1427~feeder_combout\);

-- Location: FF_X25_Y6_N55
\inst4|inst7|GEN_REG:41:REGX|Q[6]_NEW_REG1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1427~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1427\);

-- Location: LABCELL_X25_Y6_N24
\inst4|inst6|output[41][6]~1640\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][6]~1640_combout\ = ( !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & (\inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1427\ & 
-- (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\)))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & (\inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1427\ & !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))) 
-- # (\inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1429\))) ) ) # ( \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1425\ & (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\)))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & (\inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1425\ & 
-- !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))) # (\inst4|inst7|GEN_REG:41:REGX|Q[6]_OTERM1429\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM517\,
	datab => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM515~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[6]_OTERM1425\,
	datad => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM513\,
	datae => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM505\,
	dataf => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[6]_OTERM1429\,
	datag => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[6]_OTERM1427\,
	combout => \inst4|inst6|output[41][6]~1640_combout\);

-- Location: FF_X20_Y9_N19
\inst4|inst7|GEN_REG:40:REGX|Q[6]_NEW_REG2412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2413\);

-- Location: FF_X20_Y9_N50
\inst4|inst7|GEN_REG:40:REGX|Q[6]_NEW_REG2408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2409\);

-- Location: FF_X20_Y9_N59
\inst4|inst7|GEN_REG:40:REGX|Q[6]_NEW_REG2410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2411\);

-- Location: LABCELL_X20_Y9_N18
\inst4|inst6|output[40][6]~1768\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][6]~1768_combout\ = ( !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2411\ & (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & 
-- \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\))))) # (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2411\ & (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\))) 
-- # (\inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2413\))) ) ) # ( \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2409\ & 
-- (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\))))) # (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2409\ & (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\ & 
-- \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\))) # (\inst4|inst7|GEN_REG:40:REGX|Q[6]_OTERM2413\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM797~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[6]_OTERM2413\,
	datac => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[6]_OTERM2409\,
	datad => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM795\,
	datae => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM787\,
	dataf => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM799\,
	datag => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[6]_OTERM2411\,
	combout => \inst4|inst6|output[40][6]~1768_combout\);

-- Location: FF_X14_Y7_N53
\inst4|inst7|GEN_REG:42:REGX|Q[6]_NEW_REG1910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1911\);

-- Location: FF_X14_Y7_N32
\inst4|inst7|GEN_REG:42:REGX|Q[6]_NEW_REG1914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1915\);

-- Location: FF_X14_Y7_N59
\inst4|inst7|GEN_REG:42:REGX|Q[6]_NEW_REG1912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1913\);

-- Location: LABCELL_X14_Y7_N30
\inst4|inst6|output[42][6]~1704\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][6]~1704_combout\ = ( !\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1913\ & 
-- ((\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1913\ & \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))) # 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1915\))) ) ) # ( \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1911\ & ((\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1911\ & 
-- \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))) # (\inst4|inst7|GEN_REG:42:REGX|Q[6]_OTERM1915\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM701\,
	datab => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM699\,
	datac => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[6]_OTERM1911\,
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[6]_OTERM1915\,
	datae => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM691~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM703\,
	datag => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[6]_OTERM1913\,
	combout => \inst4|inst6|output[42][6]~1704_combout\);

-- Location: FF_X19_Y4_N29
\inst4|inst7|GEN_REG:43:REGX|Q[6]_NEW_REG1182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1183\);

-- Location: FF_X16_Y3_N26
\inst4|inst7|GEN_REG:43:REGX|Q[6]_NEW_REG1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1187\);

-- Location: FF_X19_Y4_N46
\inst4|inst7|GEN_REG:43:REGX|Q[6]_NEW_REG1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1185\);

-- Location: LABCELL_X16_Y3_N24
\inst4|inst6|output[43][6]~1576\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][6]~1576_combout\ = ( !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1185\ & 
-- (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\)))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1185\ & !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1187\))) ) ) # ( \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1183\ & 
-- (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\)))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1183\ & !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[6]_OTERM1187\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM587\,
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM585\,
	datac => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[6]_OTERM1183\,
	datad => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM583\,
	datae => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM575\,
	dataf => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[6]_OTERM1187\,
	datag => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[6]_OTERM1185\,
	combout => \inst4|inst6|output[43][6]~1576_combout\);

-- Location: MLABCELL_X28_Y7_N54
\inst4|inst4|outputs[6]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~27_combout\ = ( \inst4|inst6|output[43][6]~1576_combout\ & ( \inst5|Mux16~combout\ & ( (\inst5|Mux15~combout\) # (\inst4|inst6|output[41][6]~1640_combout\) ) ) ) # ( !\inst4|inst6|output[43][6]~1576_combout\ & ( 
-- \inst5|Mux16~combout\ & ( (\inst4|inst6|output[41][6]~1640_combout\ & !\inst5|Mux15~combout\) ) ) ) # ( \inst4|inst6|output[43][6]~1576_combout\ & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst6|output[40][6]~1768_combout\)) # 
-- (\inst5|Mux15~combout\ & ((\inst4|inst6|output[42][6]~1704_combout\))) ) ) ) # ( !\inst4|inst6|output[43][6]~1576_combout\ & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst6|output[40][6]~1768_combout\)) # (\inst5|Mux15~combout\ & 
-- ((\inst4|inst6|output[42][6]~1704_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[41][6]~1640_combout\,
	datab => \inst4|inst6|ALT_INV_output[40][6]~1768_combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst4|inst6|ALT_INV_output[42][6]~1704_combout\,
	datae => \inst4|inst6|ALT_INV_output[43][6]~1576_combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~27_combout\);

-- Location: FF_X16_Y5_N43
\inst4|inst7|GEN_REG:45:REGX|Q[6]_NEW_REG1192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1193\);

-- Location: FF_X16_Y5_N49
\inst4|inst7|GEN_REG:45:REGX|Q[6]_NEW_REG1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1189\);

-- Location: FF_X16_Y5_N38
\inst4|inst7|GEN_REG:45:REGX|Q[6]_NEW_REG1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1191\);

-- Location: LABCELL_X16_Y5_N42
\inst4|inst6|output[45][6]~1608\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][6]~1608_combout\ = ( !\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1193\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1191\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & 
-- \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))))) # (\inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1193\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1191\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) ) # ( \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1193\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1189\ & 
-- (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))))) # (\inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1193\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[6]_OTERM1189\ & (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\ & 
-- \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\))) # (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[6]_OTERM1193\,
	datab => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM95\,
	datac => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[6]_OTERM1189\,
	datad => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM93\,
	datae => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM85~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM97\,
	datag => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[6]_OTERM1191\,
	combout => \inst4|inst6|output[45][6]~1608_combout\);

-- Location: FF_X18_Y5_N50
\inst4|inst7|GEN_REG:44:REGX|Q[6]_NEW_REG2172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2173\);

-- Location: FF_X18_Y5_N5
\inst4|inst7|GEN_REG:44:REGX|Q[6]_NEW_REG2168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2169\);

-- Location: FF_X18_Y5_N2
\inst4|inst7|GEN_REG:44:REGX|Q[6]_NEW_REG2170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2171\);

-- Location: MLABCELL_X18_Y5_N48
\inst4|inst6|output[44][6]~1760\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][6]~1760_combout\ = ( !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2173\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2171\ & 
-- (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\)))) # (\inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2173\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2171\ & !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\))) ) ) # ( \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2173\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2169\ & 
-- (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\)))) # (\inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2173\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (\inst4|inst7|GEN_REG:44:REGX|Q[6]_OTERM2169\ & !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[6]_OTERM2173\,
	datab => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM661\,
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[6]_OTERM2169\,
	datad => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM657\,
	datae => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM649\,
	dataf => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM659\,
	datag => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[6]_OTERM2171\,
	combout => \inst4|inst6|output[44][6]~1760_combout\);

-- Location: LABCELL_X10_Y8_N21
\inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM985~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM985~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM985~feeder_combout\);

-- Location: FF_X10_Y8_N23
\inst4|inst7|GEN_REG:47:REGX|Q[6]_NEW_REG984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM985~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM985\);

-- Location: FF_X10_Y8_N44
\inst4|inst7|GEN_REG:47:REGX|Q[6]_NEW_REG988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM989\);

-- Location: LABCELL_X10_Y8_N0
\inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM987~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM987~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM987~feeder_combout\);

-- Location: FF_X10_Y8_N2
\inst4|inst7|GEN_REG:47:REGX|Q[6]_NEW_REG986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM987~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM987\);

-- Location: LABCELL_X10_Y8_N42
\inst4|inst6|output[47][6]~1568\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][6]~1568_combout\ = ( !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM987\ & 
-- (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\)))) # (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM987\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM989\))) ) ) # ( \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM985\ & 
-- (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\)))) # (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM985\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[6]_OTERM989\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM417\,
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM419\,
	datac => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[6]_OTERM985\,
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM415\,
	datae => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM407\,
	dataf => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[6]_OTERM989\,
	datag => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[6]_OTERM987\,
	combout => \inst4|inst6|output[47][6]~1568_combout\);

-- Location: FF_X20_Y3_N44
\inst4|inst7|GEN_REG:46:REGX|Q[6]_NEW_REG1578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1579\);

-- Location: FF_X20_Y3_N5
\inst4|inst7|GEN_REG:46:REGX|Q[6]_NEW_REG1574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1575\);

-- Location: FF_X20_Y3_N59
\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst5|Mux27~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561~DUPLICATE_q\);

-- Location: FF_X20_Y3_N50
\inst4|inst7|GEN_REG:46:REGX|Q[7]_NEW_REG568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569\);

-- Location: LABCELL_X20_Y3_N0
\inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1577~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1577~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1577~feeder_combout\);

-- Location: FF_X20_Y3_N2
\inst4|inst7|GEN_REG:46:REGX|Q[6]_NEW_REG1576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1577~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1577\);

-- Location: LABCELL_X20_Y3_N42
\inst4|inst6|output[46][6]~1696\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][6]~1696_combout\ = ( !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1577\ & (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & 
-- !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569\))))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1577\ & (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569\))) # 
-- (\inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1579\))) ) ) # ( \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1575\ & 
-- (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569\))))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1575\ & (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & 
-- !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[6]_OTERM1579\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM571\,
	datab => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[6]_OTERM1579\,
	datac => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[6]_OTERM1575\,
	datad => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM573\,
	datae => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM561~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM569\,
	datag => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[6]_OTERM1577\,
	combout => \inst4|inst6|output[46][6]~1696_combout\);

-- Location: MLABCELL_X28_Y7_N6
\inst4|inst4|outputs[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~29_combout\ = ( \inst4|inst6|output[46][6]~1696_combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst6|output[45][6]~1608_combout\)) # (\inst5|Mux15~combout\ & ((\inst4|inst6|output[47][6]~1568_combout\))) ) 
-- ) ) # ( !\inst4|inst6|output[46][6]~1696_combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst6|output[45][6]~1608_combout\)) # (\inst5|Mux15~combout\ & ((\inst4|inst6|output[47][6]~1568_combout\))) ) ) ) # ( 
-- \inst4|inst6|output[46][6]~1696_combout\ & ( !\inst5|Mux16~combout\ & ( (\inst5|Mux15~combout\) # (\inst4|inst6|output[44][6]~1760_combout\) ) ) ) # ( !\inst4|inst6|output[46][6]~1696_combout\ & ( !\inst5|Mux16~combout\ & ( 
-- (\inst4|inst6|output[44][6]~1760_combout\ & !\inst5|Mux15~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[45][6]~1608_combout\,
	datab => \inst4|inst6|ALT_INV_output[44][6]~1760_combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst4|inst6|ALT_INV_output[47][6]~1568_combout\,
	datae => \inst4|inst6|ALT_INV_output[46][6]~1696_combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~29_combout\);

-- Location: FF_X10_Y7_N8
\inst4|inst7|GEN_REG:36:REGX|Q[6]_NEW_REG1830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1831\);

-- Location: LABCELL_X10_Y7_N24
\inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1827~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1827~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1827~feeder_combout\);

-- Location: FF_X10_Y7_N26
\inst4|inst7|GEN_REG:36:REGX|Q[6]_NEW_REG1826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1827~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1827\);

-- Location: FF_X10_Y7_N5
\inst4|inst7|GEN_REG:36:REGX|Q[6]_NEW_REG1828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1829\);

-- Location: LABCELL_X10_Y7_N6
\inst4|inst6|output[36][6]~1764\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][6]~1764_combout\ = ( !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1831\ & (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1829\ & 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1831\ & (((!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1829\ & \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) ) # ( \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1831\ & (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1827\ & 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1831\ & (((!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[6]_OTERM1827\ & \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM499\,
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[6]_OTERM1831\,
	datac => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[6]_OTERM1827\,
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM503\,
	datae => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM491\,
	dataf => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM501\,
	datag => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[6]_OTERM1829\,
	combout => \inst4|inst6|output[36][6]~1764_combout\);

-- Location: LABCELL_X19_Y13_N57
\inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM769~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM769~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM769~feeder_combout\);

-- Location: FF_X19_Y13_N59
\inst4|inst7|GEN_REG:39:REGX|Q[6]_NEW_REG768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM769~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM769\);

-- Location: FF_X19_Y13_N44
\inst4|inst7|GEN_REG:39:REGX|Q[6]_NEW_REG772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM773\);

-- Location: FF_X23_Y11_N5
\inst4|inst7|GEN_REG:39:REGX|Q[6]_NEW_REG770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM771\);

-- Location: LABCELL_X19_Y13_N42
\inst4|inst6|output[39][6]~1572\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][6]~1572_combout\ = ( !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM773\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\ & 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM771\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM773\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\ & \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM771\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\))) ) ) # ( \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM773\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\ & 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM769\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM773\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\ & \inst4|inst7|GEN_REG:39:REGX|Q[6]_OTERM769\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM349\,
	datab => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM345\,
	datac => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[6]_OTERM769\,
	datad => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[6]_OTERM773\,
	datae => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM337\,
	dataf => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM347\,
	datag => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[6]_OTERM771\,
	combout => \inst4|inst6|output[39][6]~1572_combout\);

-- Location: LABCELL_X16_Y6_N24
\inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1437~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1437~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1437~feeder_combout\);

-- Location: FF_X16_Y6_N26
\inst4|inst7|GEN_REG:38:REGX|Q[6]_NEW_REG1436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1437~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1437\);

-- Location: FF_X16_Y6_N32
\inst4|inst7|GEN_REG:38:REGX|Q[6]_NEW_REG1440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1441\);

-- Location: LABCELL_X14_Y2_N57
\inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1439~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1439~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1439~feeder_combout\);

-- Location: FF_X14_Y2_N59
\inst4|inst7|GEN_REG:38:REGX|Q[6]_NEW_REG1438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1439~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1439\);

-- Location: LABCELL_X16_Y6_N30
\inst4|inst6|output[38][6]~1700\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][6]~1700_combout\ = ( !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1439\ & 
-- ((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))))) # (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\ & (((\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1439\ & 
-- !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))) # (\inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1441\))) ) ) # ( \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\ & 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1437\ & ((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))))) # (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\ & 
-- (((\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1437\ & !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\))) # (\inst4|inst7|GEN_REG:38:REGX|Q[6]_OTERM1441\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM489~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM487\,
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[6]_OTERM1437\,
	datad => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[6]_OTERM1441\,
	datae => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM477\,
	dataf => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM485\,
	datag => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[6]_OTERM1439\,
	combout => \inst4|inst6|output[38][6]~1700_combout\);

-- Location: FF_X23_Y13_N58
\inst4|inst7|GEN_REG:37:REGX|Q[6]_NEW_REG996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM997\);

-- Location: FF_X23_Y13_N14
\inst4|inst7|GEN_REG:37:REGX|Q[6]_NEW_REG1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM1001\);

-- Location: MLABCELL_X23_Y13_N54
\inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM999~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM999~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM999~feeder_combout\);

-- Location: FF_X23_Y13_N56
\inst4|inst7|GEN_REG:37:REGX|Q[6]_NEW_REG998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM999~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM999\);

-- Location: MLABCELL_X23_Y13_N12
\inst4|inst6|output[37][6]~1624\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][6]~1624_combout\ = ( !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM999\ & 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\)))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM999\ & \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM1001\))) ) ) # ( \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM997\ & 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\)))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM997\ & \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[6]_OTERM1001\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM233\,
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM235\,
	datac => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[6]_OTERM997\,
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM237\,
	datae => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM225\,
	dataf => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[6]_OTERM1001\,
	datag => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[6]_OTERM999\,
	combout => \inst4|inst6|output[37][6]~1624_combout\);

-- Location: MLABCELL_X28_Y7_N0
\inst4|inst4|outputs[6]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~28_combout\ = ( \inst4|inst6|output[37][6]~1624_combout\ & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux16~combout\ & ((\inst4|inst6|output[38][6]~1700_combout\))) # (\inst5|Mux16~combout\ & (\inst4|inst6|output[39][6]~1572_combout\)) ) 
-- ) ) # ( !\inst4|inst6|output[37][6]~1624_combout\ & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux16~combout\ & ((\inst4|inst6|output[38][6]~1700_combout\))) # (\inst5|Mux16~combout\ & (\inst4|inst6|output[39][6]~1572_combout\)) ) ) ) # ( 
-- \inst4|inst6|output[37][6]~1624_combout\ & ( !\inst5|Mux15~combout\ & ( (\inst5|Mux16~combout\) # (\inst4|inst6|output[36][6]~1764_combout\) ) ) ) # ( !\inst4|inst6|output[37][6]~1624_combout\ & ( !\inst5|Mux15~combout\ & ( 
-- (\inst4|inst6|output[36][6]~1764_combout\ & !\inst5|Mux16~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[36][6]~1764_combout\,
	datab => \inst4|inst6|ALT_INV_output[39][6]~1572_combout\,
	datac => \inst4|inst6|ALT_INV_output[38][6]~1700_combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst4|inst6|ALT_INV_output[37][6]~1624_combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[6]~28_combout\);

-- Location: FF_X19_Y5_N29
\inst4|inst7|GEN_REG:32:REGX|Q[6]_NEW_REG2570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2571\);

-- Location: FF_X19_Y5_N44
\inst4|inst7|GEN_REG:32:REGX|Q[6]_NEW_REG2574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2575\);

-- Location: FF_X19_Y5_N38
\inst4|inst7|GEN_REG:32:REGX|Q[6]_NEW_REG2572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2573\);

-- Location: LABCELL_X19_Y5_N42
\inst4|inst6|output[32][6]~1772\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][6]~1772_combout\ = ( !\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & (\inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2573\ & 
-- ((\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & (\inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2573\ & \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2575\))) ) ) # ( \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & (\inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2571\ & 
-- ((\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\ & (((!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\ & (\inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2571\ & \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[6]_OTERM2575\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM823\,
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM825\,
	datac => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[6]_OTERM2571\,
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[6]_OTERM2575\,
	datae => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM815\,
	dataf => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM827\,
	datag => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[6]_OTERM2573\,
	combout => \inst4|inst6|output[32][6]~1772_combout\);

-- Location: FF_X17_Y6_N26
\inst4|inst7|GEN_REG:34:REGX|Q[6]_NEW_REG1994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1995\);

-- Location: FF_X17_Y6_N14
\inst4|inst7|GEN_REG:34:REGX|Q[6]_NEW_REG1998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1999\);

-- Location: LABCELL_X17_Y6_N54
\inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1997~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1997~feeder_combout\ = ( \inst1|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1997~feeder_combout\);

-- Location: FF_X17_Y6_N56
\inst4|inst7|GEN_REG:34:REGX|Q[6]_NEW_REG1996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1997~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1997\);

-- Location: LABCELL_X17_Y6_N12
\inst4|inst6|output[34][6]~1708\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][6]~1708_combout\ = ( !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1997\ & 
-- ((!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))))) # (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1997\ & !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))) # 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1999\))) ) ) # ( \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1995\ & 
-- ((!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))))) # (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1995\ & !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))) # 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[6]_OTERM1999\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM811\,
	datab => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM813\,
	datac => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[6]_OTERM1995\,
	datad => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[6]_OTERM1999\,
	datae => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM801\,
	dataf => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM809\,
	datag => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[6]_OTERM1997\,
	combout => \inst4|inst6|output[34][6]~1708_combout\);

-- Location: FF_X17_Y4_N26
\inst4|inst7|GEN_REG:35:REGX|Q[6]_NEW_REG1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1255\);

-- Location: FF_X17_Y4_N35
\inst4|inst7|GEN_REG:35:REGX|Q[6]_NEW_REG1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1251\);

-- Location: FF_X17_Y4_N56
\inst4|inst7|GEN_REG:35:REGX|Q[6]_NEW_REG1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1253\);

-- Location: LABCELL_X17_Y4_N24
\inst4|inst6|output[35][6]~1580\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][6]~1580_combout\ = ( !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1255\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1253\ & 
-- ((!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\))))) # (\inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1255\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1253\ & !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\))) # 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\))) ) ) # ( \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1255\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1251\ & 
-- ((!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\))))) # (\inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1255\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & (\inst4|inst7|GEN_REG:35:REGX|Q[6]_OTERM1251\ & !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\))) # 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[6]_OTERM1255\,
	datab => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM675\,
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[6]_OTERM1251\,
	datad => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM673\,
	datae => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM663\,
	dataf => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM671\,
	datag => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[6]_OTERM1253\,
	combout => \inst4|inst6|output[35][6]~1580_combout\);

-- Location: LABCELL_X25_Y7_N51
\inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1503~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1503~feeder_combout\ = ( \inst1|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1503~feeder_combout\);

-- Location: FF_X25_Y7_N53
\inst4|inst7|GEN_REG:33:REGX|Q[6]_NEW_REG1502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1503~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1503\);

-- Location: FF_X25_Y7_N55
\inst4|inst7|GEN_REG:33:REGX|Q[6]_NEW_REG1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst5|Mux2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1507\);

-- Location: FF_X25_Y7_N2
\inst4|inst7|GEN_REG:33:REGX|Q[6]_NEW_REG1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1505\);

-- Location: LABCELL_X25_Y7_N54
\inst4|inst6|output[33][6]~1656\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][6]~1656_combout\ = ( !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1507\ & (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1505\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1507\ & (((!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1505\))) # 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\))) ) ) # ( \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1507\ & (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1503\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1507\ & (((!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & 
-- \inst4|inst7|GEN_REG:33:REGX|Q[6]_OTERM1503\))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM713\,
	datab => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM717\,
	datac => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[6]_OTERM1503\,
	datad => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[6]_OTERM1507\,
	datae => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM705\,
	dataf => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM715~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[6]_OTERM1505\,
	combout => \inst4|inst6|output[33][6]~1656_combout\);

-- Location: LABCELL_X25_Y7_N39
\inst4|inst4|outputs[6]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~26_combout\ = ( \inst4|inst6|output[33][6]~1656_combout\ & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux16~combout\ & (\inst4|inst6|output[34][6]~1708_combout\)) # (\inst5|Mux16~combout\ & ((\inst4|inst6|output[35][6]~1580_combout\))) ) 
-- ) ) # ( !\inst4|inst6|output[33][6]~1656_combout\ & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux16~combout\ & (\inst4|inst6|output[34][6]~1708_combout\)) # (\inst5|Mux16~combout\ & ((\inst4|inst6|output[35][6]~1580_combout\))) ) ) ) # ( 
-- \inst4|inst6|output[33][6]~1656_combout\ & ( !\inst5|Mux15~combout\ & ( (\inst5|Mux16~combout\) # (\inst4|inst6|output[32][6]~1772_combout\) ) ) ) # ( !\inst4|inst6|output[33][6]~1656_combout\ & ( !\inst5|Mux15~combout\ & ( 
-- (\inst4|inst6|output[32][6]~1772_combout\ & !\inst5|Mux16~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[32][6]~1772_combout\,
	datab => \inst4|inst6|ALT_INV_output[34][6]~1708_combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst4|inst6|ALT_INV_output[35][6]~1580_combout\,
	datae => \inst4|inst6|ALT_INV_output[33][6]~1656_combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[6]~26_combout\);

-- Location: MLABCELL_X28_Y7_N12
\inst4|inst4|outputs[6]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~30_combout\ = ( \inst4|inst4|outputs[6]~28_combout\ & ( \inst4|inst4|outputs[6]~26_combout\ & ( (!\inst5|Mux13~combout\) # ((!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[6]~27_combout\)) # (\inst5|Mux14~combout\ & 
-- ((\inst4|inst4|outputs[6]~29_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[6]~28_combout\ & ( \inst4|inst4|outputs[6]~26_combout\ & ( (!\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\) # ((\inst4|inst4|outputs[6]~27_combout\)))) # (\inst5|Mux14~combout\ & 
-- (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[6]~29_combout\)))) ) ) ) # ( \inst4|inst4|outputs[6]~28_combout\ & ( !\inst4|inst4|outputs[6]~26_combout\ & ( (!\inst5|Mux14~combout\ & (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[6]~27_combout\))) # 
-- (\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\) # ((\inst4|inst4|outputs[6]~29_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[6]~28_combout\ & ( !\inst4|inst4|outputs[6]~26_combout\ & ( (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[6]~27_combout\)) # (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[6]~29_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[6]~27_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~29_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[6]~28_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[6]~26_combout\,
	combout => \inst4|inst4|outputs[6]~30_combout\);

-- Location: MLABCELL_X28_Y7_N42
\inst4|inst4|outputs[6]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~41_combout\ = ( \inst4|inst4|outputs[6]~25_combout\ & ( \inst4|inst4|outputs[6]~30_combout\ & ( (!\inst5|Mux12~combout\) # ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[6]~35_combout\))) # (\inst5|Mux11~combout\ & 
-- (\inst4|inst4|outputs[6]~40_combout\))) ) ) ) # ( !\inst4|inst4|outputs[6]~25_combout\ & ( \inst4|inst4|outputs[6]~30_combout\ & ( (!\inst5|Mux11~combout\ & (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[6]~35_combout\)))) # (\inst5|Mux11~combout\ & 
-- ((!\inst5|Mux12~combout\) # ((\inst4|inst4|outputs[6]~40_combout\)))) ) ) ) # ( \inst4|inst4|outputs[6]~25_combout\ & ( !\inst4|inst4|outputs[6]~30_combout\ & ( (!\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\) # 
-- ((\inst4|inst4|outputs[6]~35_combout\)))) # (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[6]~40_combout\))) ) ) ) # ( !\inst4|inst4|outputs[6]~25_combout\ & ( !\inst4|inst4|outputs[6]~30_combout\ & ( (\inst5|Mux12~combout\ & 
-- ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[6]~35_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[6]~40_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[6]~40_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~35_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[6]~25_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[6]~30_combout\,
	combout => \inst4|inst4|outputs[6]~41_combout\);

-- Location: MLABCELL_X18_Y7_N48
\inst1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~5_sumout\ = SUM(( \inst4|inst4|outputs[6]~41_combout\ ) + ( GND ) + ( \inst1|Add2~10\ ))
-- \inst1|Add2~6\ = CARRY(( \inst4|inst4|outputs[6]~41_combout\ ) + ( GND ) + ( \inst1|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[6]~41_combout\,
	cin => \inst1|Add2~10\,
	sumout => \inst1|Add2~5_sumout\,
	cout => \inst1|Add2~6\);

-- Location: LABCELL_X19_Y7_N48
\inst1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~5_sumout\ = SUM(( !\inst4|inst5|outputs[6]~41_combout\ $ (\inst4|inst4|outputs[6]~41_combout\) ) + ( \inst1|Add1~11\ ) + ( \inst1|Add1~10\ ))
-- \inst1|Add1~6\ = CARRY(( !\inst4|inst5|outputs[6]~41_combout\ $ (\inst4|inst4|outputs[6]~41_combout\) ) + ( \inst1|Add1~11\ ) + ( \inst1|Add1~10\ ))
-- \inst1|Add1~7\ = SHARE((!\inst4|inst5|outputs[6]~41_combout\ & \inst4|inst4|outputs[6]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[6]~41_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~41_combout\,
	cin => \inst1|Add1~10\,
	sharein => \inst1|Add1~11\,
	sumout => \inst1|Add1~5_sumout\,
	cout => \inst1|Add1~6\,
	shareout => \inst1|Add1~7\);

-- Location: LABCELL_X19_Y7_N9
\inst1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux1~0_combout\ = ( \inst1|Add2~5_sumout\ & ( \inst1|Add1~5_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((!\inst5|Mux26~0_combout\) # (\inst4|inst4|outputs[6]~41_combout\)) # (\inst4|inst5|outputs[6]~41_combout\))) # (\inst5|Mux28~0_combout\ & 
-- (((\inst4|inst5|outputs[6]~41_combout\ & \inst4|inst4|outputs[6]~41_combout\)) # (\inst5|Mux26~0_combout\))) ) ) ) # ( !\inst1|Add2~5_sumout\ & ( \inst1|Add1~5_sumout\ & ( (!\inst4|inst5|outputs[6]~41_combout\ & (!\inst5|Mux28~0_combout\ & 
-- ((!\inst5|Mux26~0_combout\) # (\inst4|inst4|outputs[6]~41_combout\)))) # (\inst4|inst5|outputs[6]~41_combout\ & ((!\inst5|Mux28~0_combout\) # ((\inst4|inst4|outputs[6]~41_combout\ & !\inst5|Mux26~0_combout\)))) ) ) ) # ( \inst1|Add2~5_sumout\ & ( 
-- !\inst1|Add1~5_sumout\ & ( (!\inst4|inst5|outputs[6]~41_combout\ & (\inst5|Mux26~0_combout\ & ((\inst5|Mux28~0_combout\) # (\inst4|inst4|outputs[6]~41_combout\)))) # (\inst4|inst5|outputs[6]~41_combout\ & (((\inst4|inst4|outputs[6]~41_combout\ & 
-- \inst5|Mux28~0_combout\)) # (\inst5|Mux26~0_combout\))) ) ) ) # ( !\inst1|Add2~5_sumout\ & ( !\inst1|Add1~5_sumout\ & ( (!\inst5|Mux28~0_combout\ & (\inst5|Mux26~0_combout\ & ((\inst4|inst4|outputs[6]~41_combout\) # 
-- (\inst4|inst5|outputs[6]~41_combout\)))) # (\inst5|Mux28~0_combout\ & (\inst4|inst5|outputs[6]~41_combout\ & (\inst4|inst4|outputs[6]~41_combout\ & !\inst5|Mux26~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101110000000000010111111111110001011100001111000101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[6]~41_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[6]~41_combout\,
	datac => \inst5|ALT_INV_Mux28~0_combout\,
	datad => \inst5|ALT_INV_Mux26~0_combout\,
	datae => \inst1|ALT_INV_Add2~5_sumout\,
	dataf => \inst1|ALT_INV_Add1~5_sumout\,
	combout => \inst1|Mux1~0_combout\);

-- Location: FF_X20_Y10_N5
\inst4|inst7|GEN_REG:55:REGX|Q[6]_NEW_REG978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst1|Mux1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM979\);

-- Location: FF_X20_Y10_N2
\inst4|inst7|GEN_REG:55:REGX|Q[6]_NEW_REG980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst1|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM981\);

-- Location: LABCELL_X20_Y10_N24
\inst4|inst6|output[55][6]~1540\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][6]~1540_combout\ = ( !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM983\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM981\ & 
-- (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\)))) # (\inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM983\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM981\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\))) ) ) # ( \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM983\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM979\ & 
-- (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\)))) # (\inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM983\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[6]_OTERM979\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM27\,
	datab => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[6]_OTERM983\,
	datac => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[6]_OTERM979\,
	datad => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM23\,
	datae => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM15\,
	dataf => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM25\,
	datag => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[6]_OTERM981\,
	combout => \inst4|inst6|output[55][6]~1540_combout\);

-- Location: MLABCELL_X28_Y7_N27
\inst4|inst5|outputs[6]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~39_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[63][6]~1536_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[55][6]~1540_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[59][6]~1544_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[51][6]~1548_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[55][6]~1540_combout\,
	datab => \inst4|inst6|ALT_INV_output[63][6]~1536_combout\,
	datac => \inst4|inst6|ALT_INV_output[51][6]~1548_combout\,
	datad => \inst4|inst6|ALT_INV_output[59][6]~1544_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~39_combout\);

-- Location: MLABCELL_X28_Y6_N36
\inst4|inst5|outputs[6]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~38_combout\ = ( \inst4|inst6|output[23][6]~1556_combout\ & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\) # (\inst4|inst6|output[31][6]~1552_combout\) ) ) ) # ( !\inst4|inst6|output[23][6]~1556_combout\ & ( 
-- \inst5|Mux20~combout\ & ( (\inst4|inst6|output[31][6]~1552_combout\ & \inst5|Mux19~combout\) ) ) ) # ( \inst4|inst6|output[23][6]~1556_combout\ & ( !\inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & ((\inst4|inst6|output[19][6]~1564_combout\))) # 
-- (\inst5|Mux19~combout\ & (\inst4|inst6|output[27][6]~1560_combout\)) ) ) ) # ( !\inst4|inst6|output[23][6]~1556_combout\ & ( !\inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & ((\inst4|inst6|output[19][6]~1564_combout\))) # (\inst5|Mux19~combout\ & 
-- (\inst4|inst6|output[27][6]~1560_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[27][6]~1560_combout\,
	datab => \inst4|inst6|ALT_INV_output[31][6]~1552_combout\,
	datac => \inst4|inst6|ALT_INV_output[19][6]~1564_combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst4|inst6|ALT_INV_output[23][6]~1556_combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~38_combout\);

-- Location: LABCELL_X29_Y6_N48
\inst4|inst5|outputs[6]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~36_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[15][6]~1584_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[7][6]~1588_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[11][6]~1592_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[3][6]~1596_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[7][6]~1588_combout\,
	datab => \inst4|inst6|ALT_INV_output[11][6]~1592_combout\,
	datac => \inst4|inst6|ALT_INV_output[3][6]~1596_combout\,
	datad => \inst4|inst6|ALT_INV_output[15][6]~1584_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~36_combout\);

-- Location: MLABCELL_X28_Y7_N33
\inst4|inst5|outputs[6]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~37_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[47][6]~1568_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[39][6]~1572_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[43][6]~1576_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[35][6]~1580_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[35][6]~1580_combout\,
	datab => \inst4|inst6|ALT_INV_output[47][6]~1568_combout\,
	datac => \inst4|inst6|ALT_INV_output[39][6]~1572_combout\,
	datad => \inst4|inst6|ALT_INV_output[43][6]~1576_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~37_combout\);

-- Location: LABCELL_X29_Y7_N21
\inst4|inst5|outputs[6]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~40_combout\ = ( \inst4|inst5|outputs[6]~37_combout\ & ( \inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~38_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[6]~39_combout\)) ) ) ) # ( 
-- !\inst4|inst5|outputs[6]~37_combout\ & ( \inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~38_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[6]~39_combout\)) ) ) ) # ( \inst4|inst5|outputs[6]~37_combout\ & ( 
-- !\inst5|Mux18~combout\ & ( (\inst5|Mux17~combout\) # (\inst4|inst5|outputs[6]~36_combout\) ) ) ) # ( !\inst4|inst5|outputs[6]~37_combout\ & ( !\inst5|Mux18~combout\ & ( (\inst4|inst5|outputs[6]~36_combout\ & !\inst5|Mux17~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[6]~39_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[6]~38_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[6]~36_combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[6]~37_combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[6]~40_combout\);

-- Location: LABCELL_X29_Y7_N0
\inst4|inst5|outputs[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~22_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[44][6]~1760_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[36][6]~1764_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[40][6]~1768_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[32][6]~1772_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[40][6]~1768_combout\,
	datab => \inst4|inst6|ALT_INV_output[44][6]~1760_combout\,
	datac => \inst4|inst6|ALT_INV_output[32][6]~1772_combout\,
	datad => \inst4|inst6|ALT_INV_output[36][6]~1764_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~22_combout\);

-- Location: LABCELL_X29_Y7_N42
\inst4|inst5|outputs[6]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~21_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[12][6]~1776_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[4][6]~1780_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[8][6]~1784_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[0][6]~1788_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[4][6]~1780_combout\,
	datab => \inst4|inst6|ALT_INV_output[12][6]~1776_combout\,
	datac => \inst4|inst6|ALT_INV_output[0][6]~1788_combout\,
	datad => \inst4|inst6|ALT_INV_output[8][6]~1784_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~21_combout\);

-- Location: MLABCELL_X28_Y6_N0
\inst4|inst5|outputs[6]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~23_combout\ = ( \inst4|inst6|output[20][6]~1748_combout\ & ( \inst5|Mux19~combout\ & ( (!\inst5|Mux20~combout\ & ((\inst4|inst6|output[24][6]~1752_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst6|output[28][6]~1744_combout\)) ) 
-- ) ) # ( !\inst4|inst6|output[20][6]~1748_combout\ & ( \inst5|Mux19~combout\ & ( (!\inst5|Mux20~combout\ & ((\inst4|inst6|output[24][6]~1752_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst6|output[28][6]~1744_combout\)) ) ) ) # ( 
-- \inst4|inst6|output[20][6]~1748_combout\ & ( !\inst5|Mux19~combout\ & ( (\inst5|Mux20~combout\) # (\inst4|inst6|output[16][6]~1756_combout\) ) ) ) # ( !\inst4|inst6|output[20][6]~1748_combout\ & ( !\inst5|Mux19~combout\ & ( 
-- (\inst4|inst6|output[16][6]~1756_combout\ & !\inst5|Mux20~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[16][6]~1756_combout\,
	datab => \inst4|inst6|ALT_INV_output[28][6]~1744_combout\,
	datac => \inst4|inst6|ALT_INV_output[24][6]~1752_combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst4|inst6|ALT_INV_output[20][6]~1748_combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[6]~23_combout\);

-- Location: LABCELL_X29_Y7_N9
\inst4|inst5|outputs[6]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~24_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[60][6]~1728_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[52][6]~1732_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[56][6]~1736_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[48][6]~1740_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[48][6]~1740_combout\,
	datab => \inst4|inst6|ALT_INV_output[60][6]~1728_combout\,
	datac => \inst4|inst6|ALT_INV_output[52][6]~1732_combout\,
	datad => \inst4|inst6|ALT_INV_output[56][6]~1736_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~24_combout\);

-- Location: LABCELL_X29_Y7_N30
\inst4|inst5|outputs[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~25_combout\ = ( \inst4|inst5|outputs[6]~23_combout\ & ( \inst4|inst5|outputs[6]~24_combout\ & ( ((!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~21_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[6]~22_combout\))) 
-- # (\inst5|Mux18~combout\) ) ) ) # ( !\inst4|inst5|outputs[6]~23_combout\ & ( \inst4|inst5|outputs[6]~24_combout\ & ( (!\inst5|Mux18~combout\ & ((!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~21_combout\))) # (\inst5|Mux17~combout\ & 
-- (\inst4|inst5|outputs[6]~22_combout\)))) # (\inst5|Mux18~combout\ & (\inst5|Mux17~combout\)) ) ) ) # ( \inst4|inst5|outputs[6]~23_combout\ & ( !\inst4|inst5|outputs[6]~24_combout\ & ( (!\inst5|Mux18~combout\ & ((!\inst5|Mux17~combout\ & 
-- ((\inst4|inst5|outputs[6]~21_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[6]~22_combout\)))) # (\inst5|Mux18~combout\ & (!\inst5|Mux17~combout\)) ) ) ) # ( !\inst4|inst5|outputs[6]~23_combout\ & ( !\inst4|inst5|outputs[6]~24_combout\ & ( 
-- (!\inst5|Mux18~combout\ & ((!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~21_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[6]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[6]~22_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[6]~21_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[6]~23_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[6]~24_combout\,
	combout => \inst4|inst5|outputs[6]~25_combout\);

-- Location: MLABCELL_X28_Y6_N6
\inst4|inst5|outputs[6]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~28_combout\ = ( \inst4|inst6|output[26][6]~1688_combout\ & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & ((\inst4|inst6|output[22][6]~1684_combout\))) # (\inst5|Mux19~combout\ & (\inst4|inst6|output[30][6]~1680_combout\)) ) 
-- ) ) # ( !\inst4|inst6|output[26][6]~1688_combout\ & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & ((\inst4|inst6|output[22][6]~1684_combout\))) # (\inst5|Mux19~combout\ & (\inst4|inst6|output[30][6]~1680_combout\)) ) ) ) # ( 
-- \inst4|inst6|output[26][6]~1688_combout\ & ( !\inst5|Mux20~combout\ & ( (\inst5|Mux19~combout\) # (\inst4|inst6|output[18][6]~1692_combout\) ) ) ) # ( !\inst4|inst6|output[26][6]~1688_combout\ & ( !\inst5|Mux20~combout\ & ( 
-- (\inst4|inst6|output[18][6]~1692_combout\ & !\inst5|Mux19~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[30][6]~1680_combout\,
	datab => \inst4|inst6|ALT_INV_output[18][6]~1692_combout\,
	datac => \inst4|inst6|ALT_INV_output[22][6]~1684_combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst4|inst6|ALT_INV_output[26][6]~1688_combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~28_combout\);

-- Location: LABCELL_X29_Y6_N39
\inst4|inst5|outputs[6]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~27_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[46][6]~1696_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[38][6]~1700_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[42][6]~1704_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[34][6]~1708_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[42][6]~1704_combout\,
	datab => \inst4|inst6|ALT_INV_output[34][6]~1708_combout\,
	datac => \inst4|inst6|ALT_INV_output[46][6]~1696_combout\,
	datad => \inst4|inst6|ALT_INV_output[38][6]~1700_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~27_combout\);

-- Location: LABCELL_X29_Y6_N54
\inst4|inst5|outputs[6]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~26_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[14][6]~1712_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[6][6]~1716_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[10][6]~1720_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[2][6]~1724_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[2][6]~1724_combout\,
	datab => \inst4|inst6|ALT_INV_output[14][6]~1712_combout\,
	datac => \inst4|inst6|ALT_INV_output[6][6]~1716_combout\,
	datad => \inst4|inst6|ALT_INV_output[10][6]~1720_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~26_combout\);

-- Location: MLABCELL_X28_Y7_N39
\inst4|inst5|outputs[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~29_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[62][6]~1664_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[54][6]~1668_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[58][6]~1672_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[50][6]~1676_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[50][6]~1676_combout\,
	datab => \inst4|inst6|ALT_INV_output[54][6]~1668_combout\,
	datac => \inst4|inst6|ALT_INV_output[58][6]~1672_combout\,
	datad => \inst4|inst6|ALT_INV_output[62][6]~1664_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~29_combout\);

-- Location: LABCELL_X29_Y6_N9
\inst4|inst5|outputs[6]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~30_combout\ = ( \inst5|Mux18~combout\ & ( \inst4|inst5|outputs[6]~29_combout\ & ( (\inst5|Mux17~combout\) # (\inst4|inst5|outputs[6]~28_combout\) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst4|inst5|outputs[6]~29_combout\ & ( 
-- (!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~26_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[6]~27_combout\)) ) ) ) # ( \inst5|Mux18~combout\ & ( !\inst4|inst5|outputs[6]~29_combout\ & ( (\inst4|inst5|outputs[6]~28_combout\ & 
-- !\inst5|Mux17~combout\) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst4|inst5|outputs[6]~29_combout\ & ( (!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~26_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[6]~27_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[6]~28_combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[6]~27_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[6]~26_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[6]~29_combout\,
	combout => \inst4|inst5|outputs[6]~30_combout\);

-- Location: LABCELL_X29_Y7_N36
\inst4|inst5|outputs[6]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~33_combout\ = ( \inst4|inst6|output[21][6]~1620_combout\ & ( \inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\) # (\inst4|inst6|output[53][6]~1616_combout\) ) ) ) # ( !\inst4|inst6|output[21][6]~1620_combout\ & ( 
-- \inst5|Mux18~combout\ & ( (\inst4|inst6|output[53][6]~1616_combout\ & \inst5|Mux17~combout\) ) ) ) # ( \inst4|inst6|output[21][6]~1620_combout\ & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & ((\inst4|inst6|output[5][6]~1628_combout\))) # 
-- (\inst5|Mux17~combout\ & (\inst4|inst6|output[37][6]~1624_combout\)) ) ) ) # ( !\inst4|inst6|output[21][6]~1620_combout\ & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & ((\inst4|inst6|output[5][6]~1628_combout\))) # (\inst5|Mux17~combout\ & 
-- (\inst4|inst6|output[37][6]~1624_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[37][6]~1624_combout\,
	datab => \inst4|inst6|ALT_INV_output[53][6]~1616_combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst4|inst6|ALT_INV_output[5][6]~1628_combout\,
	datae => \inst4|inst6|ALT_INV_output[21][6]~1620_combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[6]~33_combout\);

-- Location: LABCELL_X29_Y7_N12
\inst4|inst5|outputs[6]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~34_combout\ = ( \inst4|inst6|output[29][6]~1604_combout\ & ( \inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\) # (\inst4|inst6|output[61][6]~1600_combout\) ) ) ) # ( !\inst4|inst6|output[29][6]~1604_combout\ & ( 
-- \inst5|Mux18~combout\ & ( (\inst5|Mux17~combout\ & \inst4|inst6|output[61][6]~1600_combout\) ) ) ) # ( \inst4|inst6|output[29][6]~1604_combout\ & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & (\inst4|inst6|output[13][6]~1612_combout\)) # 
-- (\inst5|Mux17~combout\ & ((\inst4|inst6|output[45][6]~1608_combout\))) ) ) ) # ( !\inst4|inst6|output[29][6]~1604_combout\ & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & (\inst4|inst6|output[13][6]~1612_combout\)) # (\inst5|Mux17~combout\ & 
-- ((\inst4|inst6|output[45][6]~1608_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[13][6]~1612_combout\,
	datab => \inst4|inst6|ALT_INV_output[45][6]~1608_combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst4|inst6|ALT_INV_output[61][6]~1600_combout\,
	datae => \inst4|inst6|ALT_INV_output[29][6]~1604_combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[6]~34_combout\);

-- Location: LABCELL_X29_Y7_N54
\inst4|inst5|outputs[6]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~31_combout\ = ( \inst4|inst6|output[17][6]~1652_combout\ & ( \inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\) # (\inst4|inst6|output[49][6]~1648_combout\) ) ) ) # ( !\inst4|inst6|output[17][6]~1652_combout\ & ( 
-- \inst5|Mux18~combout\ & ( (\inst4|inst6|output[49][6]~1648_combout\ & \inst5|Mux17~combout\) ) ) ) # ( \inst4|inst6|output[17][6]~1652_combout\ & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & ((\inst4|inst6|output[1][6]~1660_combout\))) # 
-- (\inst5|Mux17~combout\ & (\inst4|inst6|output[33][6]~1656_combout\)) ) ) ) # ( !\inst4|inst6|output[17][6]~1652_combout\ & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & ((\inst4|inst6|output[1][6]~1660_combout\))) # (\inst5|Mux17~combout\ & 
-- (\inst4|inst6|output[33][6]~1656_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[49][6]~1648_combout\,
	datab => \inst4|inst6|ALT_INV_output[33][6]~1656_combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst4|inst6|ALT_INV_output[1][6]~1660_combout\,
	datae => \inst4|inst6|ALT_INV_output[17][6]~1652_combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[6]~31_combout\);

-- Location: LABCELL_X26_Y7_N42
\inst4|inst5|outputs[6]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~32_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[57][6]~1632_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst6|output[25][6]~1636_combout\ ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[41][6]~1640_combout\ ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst6|output[9][6]~1644_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[57][6]~1632_combout\,
	datab => \inst4|inst6|ALT_INV_output[41][6]~1640_combout\,
	datac => \inst4|inst6|ALT_INV_output[25][6]~1636_combout\,
	datad => \inst4|inst6|ALT_INV_output[9][6]~1644_combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[6]~32_combout\);

-- Location: LABCELL_X29_Y7_N48
\inst4|inst5|outputs[6]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~35_combout\ = ( \inst4|inst5|outputs[6]~31_combout\ & ( \inst4|inst5|outputs[6]~32_combout\ & ( (!\inst5|Mux20~combout\) # ((!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[6]~33_combout\)) # (\inst5|Mux19~combout\ & 
-- ((\inst4|inst5|outputs[6]~34_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[6]~31_combout\ & ( \inst4|inst5|outputs[6]~32_combout\ & ( (!\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[6]~33_combout\))) # (\inst5|Mux19~combout\ & 
-- ((!\inst5|Mux20~combout\) # ((\inst4|inst5|outputs[6]~34_combout\)))) ) ) ) # ( \inst4|inst5|outputs[6]~31_combout\ & ( !\inst4|inst5|outputs[6]~32_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\) # 
-- ((\inst4|inst5|outputs[6]~33_combout\)))) # (\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[6]~34_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[6]~31_combout\ & ( !\inst4|inst5|outputs[6]~32_combout\ & ( (\inst5|Mux20~combout\ & 
-- ((!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[6]~33_combout\)) # (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[6]~34_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[6]~33_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[6]~34_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[6]~31_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[6]~32_combout\,
	combout => \inst4|inst5|outputs[6]~35_combout\);

-- Location: LABCELL_X29_Y7_N24
\inst4|inst5|outputs[6]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~41_combout\ = ( \inst4|inst5|outputs[6]~30_combout\ & ( \inst4|inst5|outputs[6]~35_combout\ & ( (!\inst5|Mux22~combout\ & (((\inst4|inst5|outputs[6]~25_combout\)) # (\inst5|Mux21~combout\))) # (\inst5|Mux22~combout\ & 
-- ((!\inst5|Mux21~combout\) # ((\inst4|inst5|outputs[6]~40_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[6]~30_combout\ & ( \inst4|inst5|outputs[6]~35_combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[6]~25_combout\)))) 
-- # (\inst5|Mux22~combout\ & ((!\inst5|Mux21~combout\) # ((\inst4|inst5|outputs[6]~40_combout\)))) ) ) ) # ( \inst4|inst5|outputs[6]~30_combout\ & ( !\inst4|inst5|outputs[6]~35_combout\ & ( (!\inst5|Mux22~combout\ & (((\inst4|inst5|outputs[6]~25_combout\)) 
-- # (\inst5|Mux21~combout\))) # (\inst5|Mux22~combout\ & (\inst5|Mux21~combout\ & (\inst4|inst5|outputs[6]~40_combout\))) ) ) ) # ( !\inst4|inst5|outputs[6]~30_combout\ & ( !\inst4|inst5|outputs[6]~35_combout\ & ( (!\inst5|Mux22~combout\ & 
-- (!\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[6]~25_combout\)))) # (\inst5|Mux22~combout\ & (\inst5|Mux21~combout\ & (\inst4|inst5|outputs[6]~40_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[6]~40_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[6]~25_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[6]~30_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[6]~35_combout\,
	combout => \inst4|inst5|outputs[6]~41_combout\);

-- Location: LABCELL_X25_Y9_N18
\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM31~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM31~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM31~feeder_combout\);

-- Location: FF_X25_Y9_N20
\inst4|inst7|GEN_REG:61:REGX|Q[7]_NEW_REG30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM31~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM31\);

-- Location: LABCELL_X21_Y9_N48
\inst5|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux1~1_combout\ = ( \inst5|Mux1~0_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst5|Mux1~1_combout\);

-- Location: FF_X25_Y9_N55
\inst4|inst7|GEN_REG:61:REGX|Q[7]_NEW_REG34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM35\);

-- Location: FF_X21_Y9_N35
\inst4|inst7|GEN_REG:5:REGX|Q[7]_NEW_REG268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM269\);

-- Location: FF_X21_Y9_N37
\inst4|inst7|GEN_REG:5:REGX|Q[7]_NEW_REG272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM273\);

-- Location: FF_X21_Y9_N25
\inst4|inst7|GEN_REG:5:REGX|Q[7]_NEW_REG270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM271\);

-- Location: LABCELL_X21_Y9_N36
\inst4|inst6|output[5][7]~2004\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][7]~2004_combout\ = ( !\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM273\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ & 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM271\)))) # (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM273\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ & \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM271\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) ) # ( \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM267\ & ( (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM273\ & (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ & 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM269\)))) # (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM273\ & (((\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM279\ & (!\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM275\ & \inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM269\))) # 
-- (\inst4|inst7|GEN_REG:5:REGX|Q[7]_OTERM277\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM279\,
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM275\,
	datac => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM269\,
	datad => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM273\,
	datae => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM267\,
	dataf => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM277\,
	datag => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q[7]_OTERM271\,
	combout => \inst4|inst6|output[5][7]~2004_combout\);

-- Location: FF_X25_Y8_N35
\inst4|inst7|GEN_REG:9:REGX|Q[7]_NEW_REG520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM521\);

-- Location: FF_X25_Y8_N55
\inst4|inst7|GEN_REG:9:REGX|Q[7]_NEW_REG524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM525\);

-- Location: FF_X25_Y8_N29
\inst4|inst7|GEN_REG:9:REGX|Q[7]_NEW_REG522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM523\);

-- Location: LABCELL_X25_Y8_N54
\inst4|inst6|output[9][7]~2020\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][7]~2020_combout\ = ( !\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM525\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM523\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM525\ & (((\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527~DUPLICATE_q\ & \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM523\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) ) # ( \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM519\ & ( (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM525\ & (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM521\)))) # (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM525\ & (((\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM531\ & (!\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM527~DUPLICATE_q\ & \inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM521\))) # 
-- (\inst4|inst7|GEN_REG:9:REGX|Q[7]_OTERM529\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM531\,
	datab => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM527~DUPLICATE_q\,
	datac => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM521\,
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM525\,
	datae => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM519\,
	dataf => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM529\,
	datag => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q[7]_OTERM523\,
	combout => \inst4|inst6|output[9][7]~2020_combout\);

-- Location: FF_X29_Y6_N25
\inst4|inst7|GEN_REG:1:REGX|Q[7]_NEW_REG876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM877\);

-- Location: LABCELL_X25_Y5_N51
\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM873~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM873~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM873~feeder_combout\);

-- Location: FF_X25_Y5_N52
\inst4|inst7|GEN_REG:1:REGX|Q[7]_NEW_REG872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM873~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM873\);

-- Location: FF_X29_Y6_N7
\inst4|inst7|GEN_REG:1:REGX|Q[7]_NEW_REG874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM875\);

-- Location: LABCELL_X29_Y6_N24
\inst4|inst6|output[1][7]~2036\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][7]~2036_combout\ = ( !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM877\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM875\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & 
-- !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM877\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM875\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & 
-- !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\))) ) ) # ( \inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM871\ & ( (!\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM877\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM873\ 
-- & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM877\ & (((\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM873\ & (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM883\ & 
-- !\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM879~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:1:REGX|Q[7]_OTERM881\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM877\,
	datab => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM881\,
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM873\,
	datad => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM883\,
	datae => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM871\,
	dataf => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM879~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q[7]_OTERM875\,
	combout => \inst4|inst6|output[1][7]~2036_combout\);

-- Location: FF_X19_Y10_N31
\inst4|inst7|GEN_REG:13:REGX|Q[7]_NEW_REG142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM143\);

-- Location: FF_X19_Y10_N26
\inst4|inst7|GEN_REG:13:REGX|Q[7]_NEW_REG146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM147\);

-- Location: FF_X19_Y10_N56
\inst4|inst7|GEN_REG:13:REGX|Q[7]_NEW_REG144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM145\);

-- Location: LABCELL_X19_Y10_N24
\inst4|inst6|output[13][7]~1988\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][7]~1988_combout\ = ( !\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM145\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM145\ & \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\))) # 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM147\))) ) ) # ( \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM141\ & ( (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM143\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\)))) # (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM151\ & (((!\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM149\ & (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM143\ & \inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM153\))) # 
-- (\inst4|inst7|GEN_REG:13:REGX|Q[7]_OTERM147\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM151\,
	datab => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM149\,
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM143\,
	datad => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM153\,
	datae => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM141\,
	dataf => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM147\,
	datag => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q[7]_OTERM145\,
	combout => \inst4|inst6|output[13][7]~1988_combout\);

-- Location: MLABCELL_X13_Y6_N51
\inst4|inst4|outputs[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~10_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[13][7]~1988_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[9][7]~2020_combout\ ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[5][7]~2004_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[1][7]~2036_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[5][7]~2004_combout\,
	datab => \inst4|inst6|ALT_INV_output[9][7]~2020_combout\,
	datac => \inst4|inst6|ALT_INV_output[1][7]~2036_combout\,
	datad => \inst4|inst6|ALT_INV_output[13][7]~1988_combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[7]~10_combout\);

-- Location: LABCELL_X26_Y6_N36
\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM707~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM707~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM707~feeder_combout\);

-- Location: FF_X26_Y6_N38
\inst4|inst7|GEN_REG:33:REGX|Q[7]_NEW_REG706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM707~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM707\);

-- Location: FF_X26_Y6_N44
\inst4|inst7|GEN_REG:33:REGX|Q[7]_NEW_REG710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM711\);

-- Location: LABCELL_X26_Y6_N39
\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM709~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM709~feeder_combout\ = \inst1|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM709~feeder_combout\);

-- Location: FF_X26_Y6_N40
\inst4|inst7|GEN_REG:33:REGX|Q[7]_NEW_REG708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM709~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM709\);

-- Location: LABCELL_X26_Y6_N42
\inst4|inst6|output[33][7]~1972\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][7]~1972_combout\ = ( !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM709\ & 
-- (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (((\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM709\ & !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\))) # 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM711\))) ) ) # ( \inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM705\ & ( (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM707\ & 
-- (!\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\)))) # (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM715\ & (((\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM717\ & (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM707\ & !\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM713\))) # 
-- (\inst4|inst7|GEN_REG:33:REGX|Q[7]_OTERM711\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM715\,
	datab => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM717\,
	datac => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM707\,
	datad => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM713\,
	datae => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM705\,
	dataf => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM711\,
	datag => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q[7]_OTERM709\,
	combout => \inst4|inst6|output[33][7]~1972_combout\);

-- Location: FF_X16_Y5_N56
\inst4|inst7|GEN_REG:45:REGX|Q[7]_NEW_REG90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM91\);

-- Location: FF_X16_Y5_N2
\inst4|inst7|GEN_REG:45:REGX|Q[7]_NEW_REG86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM87\);

-- Location: LABCELL_X16_Y5_N3
\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM89~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM89~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM89~feeder_combout\);

-- Location: FF_X16_Y5_N5
\inst4|inst7|GEN_REG:45:REGX|Q[7]_NEW_REG88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM89~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM89\);

-- Location: LABCELL_X16_Y5_N54
\inst4|inst6|output[45][7]~1924\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][7]~1924_combout\ = ( !\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM91\ & (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ & (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM89\ & 
-- ((!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\))))) # (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM91\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ & (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM89\ & !\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) ) # ( \inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM85~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM91\ & (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ & (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM87\ & 
-- ((!\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\))))) # (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM91\ & (((\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM97\ & (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM87\ & !\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM93\))) # 
-- (\inst4|inst7|GEN_REG:45:REGX|Q[7]_OTERM95\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM91\,
	datab => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM97\,
	datac => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM87\,
	datad => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM95\,
	datae => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM85~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM93\,
	datag => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q[7]_OTERM89\,
	combout => \inst4|inst6|output[45][7]~1924_combout\);

-- Location: FF_X14_Y6_N7
\inst4|inst7|GEN_REG:41:REGX|Q[7]_NEW_REG510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM511\);

-- Location: LABCELL_X14_Y6_N21
\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM507~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM507~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM507~feeder_combout\);

-- Location: FF_X14_Y6_N23
\inst4|inst7|GEN_REG:41:REGX|Q[7]_NEW_REG506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM507~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM507\);

-- Location: FF_X14_Y6_N47
\inst4|inst7|GEN_REG:41:REGX|Q[7]_NEW_REG508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM509\);

-- Location: LABCELL_X14_Y6_N6
\inst4|inst6|output[41][7]~1956\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][7]~1956_combout\ = ( !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM509\ & 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM509\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & 
-- !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM511\))) ) ) # ( \inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM505~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & 
-- (((\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM507\ & (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM515~DUPLICATE_q\ & (((\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM507\ & 
-- (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM517\ & !\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM513\))) # (\inst4|inst7|GEN_REG:41:REGX|Q[7]_OTERM511\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM515~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM511\,
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM507\,
	datad => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM517\,
	datae => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM505~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM513\,
	datag => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q[7]_OTERM509\,
	combout => \inst4|inst6|output[41][7]~1956_combout\);

-- Location: LABCELL_X24_Y9_N33
\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM227~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM227~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM227~feeder_combout\);

-- Location: FF_X24_Y9_N34
\inst4|inst7|GEN_REG:37:REGX|Q[7]_NEW_REG226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM227~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM227\);

-- Location: FF_X23_Y13_N8
\inst4|inst7|GEN_REG:37:REGX|Q[7]_NEW_REG230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM231\);

-- Location: MLABCELL_X23_Y13_N39
\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM229~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM229~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM229~feeder_combout\);

-- Location: FF_X23_Y13_N40
\inst4|inst7|GEN_REG:37:REGX|Q[7]_NEW_REG228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM229~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM229\);

-- Location: MLABCELL_X23_Y13_N6
\inst4|inst6|output[37][7]~1940\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][7]~1940_combout\ = ( !\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM229\ & 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\)))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM229\ & \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM231\))) ) ) # ( \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM225\ & ( (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM227\ & 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\)))) # (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM235\ & (((!\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM233\ & (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM227\ & \inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM237\))) # 
-- (\inst4|inst7|GEN_REG:37:REGX|Q[7]_OTERM231\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM233\,
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM235\,
	datac => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM227\,
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM237\,
	datae => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM225\,
	dataf => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM231\,
	datag => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q[7]_OTERM229\,
	combout => \inst4|inst6|output[37][7]~1940_combout\);

-- Location: MLABCELL_X13_Y6_N30
\inst4|inst4|outputs[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~11_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[45][7]~1924_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[41][7]~1956_combout\ ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[37][7]~1940_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[33][7]~1972_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[33][7]~1972_combout\,
	datab => \inst4|inst6|ALT_INV_output[45][7]~1924_combout\,
	datac => \inst4|inst6|ALT_INV_output[41][7]~1956_combout\,
	datad => \inst4|inst6|ALT_INV_output[37][7]~1940_combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[7]~11_combout\);

-- Location: FF_X19_Y1_N32
\inst4|inst7|GEN_REG:17:REGX|Q[7]_NEW_REG450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM451\);

-- Location: FF_X19_Y1_N8
\inst4|inst7|GEN_REG:17:REGX|Q[7]_NEW_REG454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM455\);

-- Location: FF_X19_Y1_N34
\inst4|inst7|GEN_REG:17:REGX|Q[7]_NEW_REG452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM453\);

-- Location: LABCELL_X19_Y1_N6
\inst4|inst6|output[17][7]~1908\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][7]~1908_combout\ = ( !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM453\ & 
-- ((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM453\ & 
-- !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM455\))) ) ) # ( \inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM449\ & ( (!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & 
-- (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM451\ & ((!\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM459\ & (((\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM461\ & 
-- (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM451\ & !\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM457~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:17:REGX|Q[7]_OTERM455\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM461\,
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM459\,
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM451\,
	datad => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM455\,
	datae => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM449\,
	dataf => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM457~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q[7]_OTERM453\,
	combout => \inst4|inst6|output[17][7]~1908_combout\);

-- Location: LABCELL_X14_Y8_N54
\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM3~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM3~feeder_combout\);

-- Location: FF_X14_Y8_N56
\inst4|inst7|GEN_REG:29:REGX|Q[7]_NEW_REG2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM3\);

-- Location: FF_X14_Y8_N8
\inst4|inst7|GEN_REG:29:REGX|Q[7]_NEW_REG6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM7\);

-- Location: LABCELL_X14_Y8_N57
\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM5~feeder_combout\ = \inst1|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM5~feeder_combout\);

-- Location: FF_X14_Y8_N58
\inst4|inst7|GEN_REG:29:REGX|Q[7]_NEW_REG4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM5\);

-- Location: LABCELL_X14_Y8_N6
\inst4|inst6|output[29][7]~1860\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][7]~1860_combout\ = ( !\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM5\)))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM5\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM7\))) ) ) # ( \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM1\ & ( (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM3\)))) # (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM11~DUPLICATE_q\ & (((!\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM9\ & (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM13\ & \inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM3\))) # 
-- (\inst4|inst7|GEN_REG:29:REGX|Q[7]_OTERM7\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM9\,
	datab => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM13\,
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM3\,
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM11~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM1\,
	dataf => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM7\,
	datag => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q[7]_OTERM5\,
	combout => \inst4|inst6|output[29][7]~1860_combout\);

-- Location: FF_X18_Y10_N2
\inst4|inst7|GEN_REG:21:REGX|Q[7]_NEW_REG44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM45\);

-- Location: FF_X18_Y10_N32
\inst4|inst7|GEN_REG:21:REGX|Q[7]_NEW_REG48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM49\);

-- Location: FF_X18_Y10_N59
\inst4|inst7|GEN_REG:21:REGX|Q[7]_NEW_REG46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM47\);

-- Location: MLABCELL_X18_Y10_N30
\inst4|inst6|output[21][7]~1876\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][7]~1876_combout\ = ( !\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM47\ & 
-- ((\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\))))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM47\ & \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM49\))) ) ) # ( \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM43\ & ( (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM45\ & 
-- ((\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\))))) # (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM53\ & (((!\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM51\ & (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM45\ & \inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM55\))) # 
-- (\inst4|inst7|GEN_REG:21:REGX|Q[7]_OTERM49\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM53\,
	datab => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM51\,
	datac => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM45\,
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM49\,
	datae => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM43\,
	dataf => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM55\,
	datag => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q[7]_OTERM47\,
	combout => \inst4|inst6|output[21][7]~1876_combout\);

-- Location: LABCELL_X20_Y1_N3
\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM213~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM213~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM213~feeder_combout\);

-- Location: FF_X20_Y1_N5
\inst4|inst7|GEN_REG:25:REGX|Q[7]_NEW_REG212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM213~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM213\);

-- Location: FF_X20_Y1_N32
\inst4|inst7|GEN_REG:25:REGX|Q[7]_NEW_REG216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM217\);

-- Location: FF_X20_Y1_N59
\inst4|inst7|GEN_REG:25:REGX|Q[7]_NEW_REG214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM215\);

-- Location: LABCELL_X20_Y1_N30
\inst4|inst6|output[25][7]~1892\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][7]~1892_combout\ = ( !\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM217\ & (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM215\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM217\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM215\))) # 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\))) ) ) # ( \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM211\ & ( (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM217\ & (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM213\)))) # (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM217\ & (((\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM223\ & (!\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM219\ & \inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM213\))) # 
-- (\inst4|inst7|GEN_REG:25:REGX|Q[7]_OTERM221\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM223\,
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM219\,
	datac => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM213\,
	datad => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM217\,
	datae => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM211\,
	dataf => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM221\,
	datag => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q[7]_OTERM215\,
	combout => \inst4|inst6|output[25][7]~1892_combout\);

-- Location: MLABCELL_X13_Y6_N15
\inst4|inst4|outputs[7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~12_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[29][7]~1860_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst6|output[25][7]~1892_combout\ ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[21][7]~1876_combout\ ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst6|output[17][7]~1908_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[17][7]~1908_combout\,
	datab => \inst4|inst6|ALT_INV_output[29][7]~1860_combout\,
	datac => \inst4|inst6|ALT_INV_output[21][7]~1876_combout\,
	datad => \inst4|inst6|ALT_INV_output[25][7]~1892_combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[7]~12_combout\);

-- Location: MLABCELL_X18_Y6_N0
\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM283~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM283~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM283~feeder_combout\);

-- Location: FF_X18_Y6_N2
\inst4|inst7|GEN_REG:57:REGX|Q[7]_NEW_REG282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM283~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM283\);

-- Location: FF_X18_Y6_N14
\inst4|inst7|GEN_REG:57:REGX|Q[7]_NEW_REG286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM287\);

-- Location: FF_X18_Y6_N5
\inst4|inst7|GEN_REG:57:REGX|Q[7]_NEW_REG284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM285\);

-- Location: MLABCELL_X18_Y6_N12
\inst4|inst6|output[57][7]~1816\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][7]~1816_combout\ = ( !\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM285\)))) # (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (((\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM285\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM287\))) ) ) # ( \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM281\ & ( (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM283\)))) # (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM291\ & (((\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM293\ & (!\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM289\ & \inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM283\))) # 
-- (\inst4|inst7|GEN_REG:57:REGX|Q[7]_OTERM287\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM293\,
	datab => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM289\,
	datac => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM283\,
	datad => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM291\,
	datae => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM281\,
	dataf => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM287\,
	datag => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q[7]_OTERM285\,
	combout => \inst4|inst6|output[57][7]~1816_combout\);

-- Location: FF_X25_Y3_N32
\inst4|inst7|GEN_REG:49:REGX|Q[7]_NEW_REG538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM539\);

-- Location: LABCELL_X25_Y3_N24
\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM535~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM535~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM535~feeder_combout\);

-- Location: FF_X25_Y3_N26
\inst4|inst7|GEN_REG:49:REGX|Q[7]_NEW_REG534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM535~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM535\);

-- Location: LABCELL_X25_Y3_N6
\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM537~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM537~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM537~feeder_combout\);

-- Location: FF_X25_Y3_N7
\inst4|inst7|GEN_REG:49:REGX|Q[7]_NEW_REG536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM537~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM537\);

-- Location: LABCELL_X25_Y3_N30
\inst4|inst6|output[49][7]~1820\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][7]~1820_combout\ = ( !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM537\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & 
-- !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\))))) # (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM537\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM539\))) ) ) # ( \inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM533\ & ( (!\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM535\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & 
-- !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\))))) # (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM543\ & (((\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM535\ & (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM545\ & !\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM541\))) # 
-- (\inst4|inst7|GEN_REG:49:REGX|Q[7]_OTERM539\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM543\,
	datab => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM539\,
	datac => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM535\,
	datad => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM545\,
	datae => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM533\,
	dataf => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM541\,
	datag => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q[7]_OTERM537\,
	combout => \inst4|inst6|output[49][7]~1820_combout\);

-- Location: FF_X21_Y1_N56
\inst4|inst7|GEN_REG:53:REGX|Q[7]_NEW_REG100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM101\);

-- Location: FF_X14_Y3_N25
\inst4|inst7|GEN_REG:53:REGX|Q[7]_NEW_REG104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM105\);

-- Location: FF_X21_Y1_N58
\inst4|inst7|GEN_REG:53:REGX|Q[7]_NEW_REG102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM103\);

-- Location: LABCELL_X21_Y1_N6
\inst4|inst6|output[53][7]~1812\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][7]~1812_combout\ = ( !\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM103\ & 
-- ((\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\))))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM103\ & \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM105\))) ) ) # ( \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM99\ & ( (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM101\ & 
-- ((\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\))))) # (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM109\ & (((!\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM107\ & (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM101\ & \inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM111\))) # 
-- (\inst4|inst7|GEN_REG:53:REGX|Q[7]_OTERM105\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM109\,
	datab => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM107\,
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM101\,
	datad => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM105\,
	datae => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM99\,
	dataf => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM111\,
	datag => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q[7]_OTERM103\,
	combout => \inst4|inst6|output[53][7]~1812_combout\);

-- Location: LABCELL_X14_Y4_N21
\inst4|inst4|outputs[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~13_combout\ = ( \inst4|inst6|output[53][7]~1812_combout\ & ( \inst5|Mux13~combout\ & ( (!\inst5|Mux14~combout\ & (\inst4|inst6|output[57][7]~1816_combout\)) # (\inst5|Mux14~combout\ & ((\inst4|inst6|output[61][7]~1808_combout\))) ) 
-- ) ) # ( !\inst4|inst6|output[53][7]~1812_combout\ & ( \inst5|Mux13~combout\ & ( (!\inst5|Mux14~combout\ & (\inst4|inst6|output[57][7]~1816_combout\)) # (\inst5|Mux14~combout\ & ((\inst4|inst6|output[61][7]~1808_combout\))) ) ) ) # ( 
-- \inst4|inst6|output[53][7]~1812_combout\ & ( !\inst5|Mux13~combout\ & ( (\inst5|Mux14~combout\) # (\inst4|inst6|output[49][7]~1820_combout\) ) ) ) # ( !\inst4|inst6|output[53][7]~1812_combout\ & ( !\inst5|Mux13~combout\ & ( 
-- (\inst4|inst6|output[49][7]~1820_combout\ & !\inst5|Mux14~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[57][7]~1816_combout\,
	datab => \inst4|inst6|ALT_INV_output[49][7]~1820_combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst4|inst6|ALT_INV_output[61][7]~1808_combout\,
	datae => \inst4|inst6|ALT_INV_output[53][7]~1812_combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[7]~13_combout\);

-- Location: MLABCELL_X13_Y6_N21
\inst4|inst4|outputs[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~14_combout\ = ( \inst5|Mux12~combout\ & ( \inst4|inst4|outputs[7]~13_combout\ & ( (\inst5|Mux11~combout\) # (\inst4|inst4|outputs[7]~12_combout\) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst4|inst4|outputs[7]~13_combout\ & ( 
-- (!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[7]~10_combout\)) # (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[7]~11_combout\))) ) ) ) # ( \inst5|Mux12~combout\ & ( !\inst4|inst4|outputs[7]~13_combout\ & ( (\inst4|inst4|outputs[7]~12_combout\ & 
-- !\inst5|Mux11~combout\) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst4|inst4|outputs[7]~13_combout\ & ( (!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[7]~10_combout\)) # (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[7]~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[7]~10_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[7]~11_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[7]~12_combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[7]~13_combout\,
	combout => \inst4|inst4|outputs[7]~14_combout\);

-- Location: FF_X17_Y2_N55
\inst4|inst7|GEN_REG:12:REGX|Q[7]_NEW_REG898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM899\);

-- Location: FF_X17_Y2_N32
\inst4|inst7|GEN_REG:12:REGX|Q[7]_NEW_REG902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM903\);

-- Location: FF_X17_Y2_N59
\inst4|inst7|GEN_REG:12:REGX|Q[7]_NEW_REG900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM901\);

-- Location: LABCELL_X17_Y2_N30
\inst4|inst6|output[12][7]~1996\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][7]~1996_combout\ = ( !\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM901\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM901\ & \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM903\))) ) ) # ( \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM897\ & ( (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM899\ & 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\)))) # (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM907\ & (((!\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM905\ & (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM899\ & \inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM909\))) # 
-- (\inst4|inst7|GEN_REG:12:REGX|Q[7]_OTERM903\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM905\,
	datab => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM907\,
	datac => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM899\,
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM909\,
	datae => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM897\,
	dataf => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM903\,
	datag => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q[7]_OTERM901\,
	combout => \inst4|inst6|output[12][7]~1996_combout\);

-- Location: FF_X18_Y14_N38
\inst4|inst7|GEN_REG:60:REGX|Q[7]_NEW_REG240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM241\);

-- Location: FF_X21_Y14_N8
\inst4|inst7|GEN_REG:60:REGX|Q[7]_NEW_REG244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM245\);

-- Location: LABCELL_X21_Y14_N45
\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM243~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM243~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM243~feeder_combout\);

-- Location: FF_X21_Y14_N47
\inst4|inst7|GEN_REG:60:REGX|Q[7]_NEW_REG242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM243~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM243\);

-- Location: LABCELL_X21_Y14_N6
\inst4|inst6|output[60][7]~1840\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][7]~1840_combout\ = ( !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM243\ & 
-- ((!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM243\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM245\))) ) ) # ( \inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM239\ & ( (!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM241\ & 
-- ((!\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))))) # (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM249\ & (((\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM251\ & (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM241\ & !\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM247\))) # 
-- (\inst4|inst7|GEN_REG:60:REGX|Q[7]_OTERM245\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM249\,
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM251\,
	datac => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM241\,
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM245\,
	datae => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM239\,
	dataf => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM247\,
	datag => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q[7]_OTERM243\,
	combout => \inst4|inst6|output[60][7]~1840_combout\);

-- Location: LABCELL_X19_Y2_N54
\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM381~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM381~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM381~feeder_combout\);

-- Location: FF_X19_Y2_N55
\inst4|inst7|GEN_REG:28:REGX|Q[7]_NEW_REG380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM381~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM381\);

-- Location: FF_X19_Y2_N14
\inst4|inst7|GEN_REG:28:REGX|Q[7]_NEW_REG384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM385\);

-- Location: LABCELL_X19_Y2_N57
\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM383~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM383~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM383~feeder_combout\);

-- Location: FF_X19_Y2_N58
\inst4|inst7|GEN_REG:28:REGX|Q[7]_NEW_REG382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM383~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM383\);

-- Location: LABCELL_X19_Y2_N12
\inst4|inst6|output[28][7]~1868\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][7]~1868_combout\ = ( !\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM385\ & (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM383\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM385\ & (((!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM383\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\))) ) ) # ( \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM379\ & ( (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM385\ & (!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM381\)))) # (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM385\ & (((!\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM387\ & (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM391\ & \inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM381\))) # 
-- (\inst4|inst7|GEN_REG:28:REGX|Q[7]_OTERM389\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM387\,
	datab => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM391\,
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM381\,
	datad => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM385\,
	datae => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM379\,
	dataf => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM389\,
	datag => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q[7]_OTERM383\,
	combout => \inst4|inst6|output[28][7]~1868_combout\);

-- Location: FF_X18_Y4_N20
\inst4|inst7|GEN_REG:44:REGX|Q[7]_NEW_REG650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM651\);

-- Location: FF_X18_Y4_N56
\inst4|inst7|GEN_REG:44:REGX|Q[7]_NEW_REG654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM655\);

-- Location: MLABCELL_X18_Y4_N21
\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM653~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM653~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM653~feeder_combout\);

-- Location: FF_X18_Y4_N23
\inst4|inst7|GEN_REG:44:REGX|Q[7]_NEW_REG652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM653~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM653\);

-- Location: MLABCELL_X18_Y4_N54
\inst4|inst6|output[44][7]~1932\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][7]~1932_combout\ = ( !\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\ & 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM653\)))) # (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\ & \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM653\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM655\))) ) ) # ( \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM649\ & ( (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\ & 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM651\)))) # (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM659\ & (((\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM661\ & (!\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM657\ & \inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM651\))) # 
-- (\inst4|inst7|GEN_REG:44:REGX|Q[7]_OTERM655\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM661\,
	datab => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM657\,
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM651\,
	datad => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM659\,
	datae => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM649\,
	dataf => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM655\,
	datag => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q[7]_OTERM653\,
	combout => \inst4|inst6|output[44][7]~1932_combout\);

-- Location: LABCELL_X14_Y6_N42
\inst4|inst4|outputs[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~3_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[60][7]~1840_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[28][7]~1868_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[44][7]~1932_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[12][7]~1996_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[12][7]~1996_combout\,
	datab => \inst4|inst6|ALT_INV_output[60][7]~1840_combout\,
	datac => \inst4|inst6|ALT_INV_output[28][7]~1868_combout\,
	datad => \inst4|inst6|ALT_INV_output[44][7]~1932_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~3_combout\);

-- Location: FF_X23_Y5_N28
\inst4|inst7|GEN_REG:0:REGX|Q[7]_NEW_REG1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1221\);

-- Location: FF_X19_Y7_N58
\inst4|inst7|GEN_REG:0:REGX|Q[7]_NEW_REG1214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst1|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1215\);

-- Location: FF_X20_Y6_N43
\inst4|inst7|GEN_REG:0:REGX|Q[7]_NEW_REG1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1217\);

-- Location: MLABCELL_X23_Y5_N0
\inst4|inst6|output[0][7]~2044\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][7]~2044_combout\ = ( !\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1221\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1217\ & 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\)))) # (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1221\ & (((!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1217\ & \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) ) # ( \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1213\ & ( (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1221\ & (!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1215\ & 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\)))) # (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1221\ & (((!\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1225\ & (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1215\ & \inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1223\))) # 
-- (\inst4|inst7|GEN_REG:0:REGX|Q[7]_OTERM1219\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1221\,
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1225\,
	datac => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1215\,
	datad => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1223\,
	datae => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1213\,
	dataf => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1219\,
	datag => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q[7]_OTERM1217\,
	combout => \inst4|inst6|output[0][7]~2044_combout\);

-- Location: FF_X21_Y5_N38
\inst4|inst7|GEN_REG:16:REGX|Q[7]_NEW_REG628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM629\);

-- Location: FF_X20_Y5_N37
\inst4|inst7|GEN_REG:16:REGX|Q[7]_NEW_REG624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM625\);

-- Location: LABCELL_X21_Y5_N51
\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM627~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM627~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM627~feeder_combout\);

-- Location: FF_X21_Y5_N53
\inst4|inst7|GEN_REG:16:REGX|Q[7]_NEW_REG626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM627~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM627\);

-- Location: LABCELL_X21_Y5_N36
\inst4|inst6|output[16][7]~1916\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][7]~1916_combout\ = ( !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM629\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM627\ & 
-- (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\)))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM629\ & (((\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM627\ & !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\))) ) ) # ( \inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM623~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM629\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM625\ 
-- & (!\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\)))) # (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM629\ & (((\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM635\ & (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM625\ & !\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM631\))) # 
-- (\inst4|inst7|GEN_REG:16:REGX|Q[7]_OTERM633\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM635\,
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM629\,
	datac => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM625\,
	datad => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM631\,
	datae => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM623~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM633\,
	datag => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q[7]_OTERM627\,
	combout => \inst4|inst6|output[16][7]~1916_combout\);

-- Location: MLABCELL_X18_Y11_N48
\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM605~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM605~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM605~feeder_combout\);

-- Location: FF_X18_Y11_N50
\inst4|inst7|GEN_REG:48:REGX|Q[7]_NEW_REG604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM605~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM605\);

-- Location: FF_X18_Y11_N32
\inst4|inst7|GEN_REG:48:REGX|Q[7]_NEW_REG608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM609\);

-- Location: FF_X18_Y11_N53
\inst4|inst7|GEN_REG:48:REGX|Q[7]_NEW_REG606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM607\);

-- Location: MLABCELL_X18_Y11_N30
\inst4|inst6|output[48][7]~1852\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][7]~1852_combout\ = ( !\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ & 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM607\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ & \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM607\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM609\))) ) ) # ( \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM603\ & ( (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ & 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM605\)))) # (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM613\ & (((\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM615\ & (!\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM611\ & \inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM605\))) # 
-- (\inst4|inst7|GEN_REG:48:REGX|Q[7]_OTERM609\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM615\,
	datab => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM611\,
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM605\,
	datad => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM613\,
	datae => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM603\,
	dataf => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM609\,
	datag => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q[7]_OTERM607\,
	combout => \inst4|inst6|output[48][7]~1852_combout\);

-- Location: FF_X19_Y5_N20
\inst4|inst7|GEN_REG:32:REGX|Q[7]_NEW_REG820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM821\);

-- Location: FF_X19_Y5_N58
\inst4|inst7|GEN_REG:32:REGX|Q[7]_NEW_REG816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM817\);

-- Location: FF_X19_Y5_N2
\inst4|inst7|GEN_REG:32:REGX|Q[7]_NEW_REG818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM819\);

-- Location: LABCELL_X19_Y5_N18
\inst4|inst6|output[32][7]~1980\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][7]~1980_combout\ = ( !\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM821\ & (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\ & (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM819\ & 
-- (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\)))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM821\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\ & (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM819\ & !\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\))) ) ) # ( \inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM815\ & ( (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM821\ & (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\ & (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM817\ & 
-- (!\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\)))) # (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM821\ & (((\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM827\ & (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM817\ & !\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM823\))) # 
-- (\inst4|inst7|GEN_REG:32:REGX|Q[7]_OTERM825\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM827\,
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM821\,
	datac => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM817\,
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM823\,
	datae => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM815\,
	dataf => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM825\,
	datag => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q[7]_OTERM819\,
	combout => \inst4|inst6|output[32][7]~1980_combout\);

-- Location: LABCELL_X14_Y6_N3
\inst4|inst4|outputs[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~0_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[48][7]~1852_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[16][7]~1916_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[32][7]~1980_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[0][7]~2044_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[0][7]~2044_combout\,
	datab => \inst4|inst6|ALT_INV_output[16][7]~1916_combout\,
	datac => \inst4|inst6|ALT_INV_output[48][7]~1852_combout\,
	datad => \inst4|inst6|ALT_INV_output[32][7]~1980_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~0_combout\);

-- Location: FF_X12_Y6_N26
\inst4|inst7|GEN_REG:4:REGX|Q[7]_NEW_REG848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM849\);

-- Location: LABCELL_X12_Y6_N6
\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM845~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM845~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM845~feeder_combout\);

-- Location: FF_X12_Y6_N8
\inst4|inst7|GEN_REG:4:REGX|Q[7]_NEW_REG844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM845~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM845\);

-- Location: LABCELL_X10_Y6_N39
\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM847~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM847~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM847~feeder_combout\);

-- Location: FF_X10_Y6_N40
\inst4|inst7|GEN_REG:4:REGX|Q[7]_NEW_REG846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM847~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM847\);

-- Location: LABCELL_X12_Y6_N54
\inst4|inst6|output[4][7]~2012\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][7]~2012_combout\ = ( !\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM849\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM847\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM849\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM847\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) ) # ( \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM843\ & ( (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM849\ & (!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM845\ & 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\)))) # (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM849\ & (((!\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM851\ & (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM845\ & \inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM855\))) # 
-- (\inst4|inst7|GEN_REG:4:REGX|Q[7]_OTERM853\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM849\,
	datab => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM851\,
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM845\,
	datad => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM855\,
	datae => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM843\,
	dataf => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM853\,
	datag => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q[7]_OTERM847\,
	combout => \inst4|inst6|output[4][7]~2012_combout\);

-- Location: MLABCELL_X23_Y6_N0
\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM255~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM255~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM255~feeder_combout\);

-- Location: FF_X23_Y6_N2
\inst4|inst7|GEN_REG:20:REGX|Q[7]_NEW_REG254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM255~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM255\);

-- Location: FF_X23_Y6_N50
\inst4|inst7|GEN_REG:20:REGX|Q[7]_NEW_REG258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM259\);

-- Location: MLABCELL_X23_Y6_N3
\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM257~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM257~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM257~feeder_combout\);

-- Location: FF_X23_Y6_N4
\inst4|inst7|GEN_REG:20:REGX|Q[7]_NEW_REG256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM257~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM257\);

-- Location: MLABCELL_X23_Y6_N48
\inst4|inst6|output[20][7]~1884\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][7]~1884_combout\ = ( !\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM257\ & 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\)))) # (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM257\ & \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM259\))) ) ) # ( \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM253\ & ( (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM255\ & 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\)))) # (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM263\ & (((!\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM261\ & (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM255\ & \inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM265\))) # 
-- (\inst4|inst7|GEN_REG:20:REGX|Q[7]_OTERM259\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM261\,
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM263\,
	datac => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM255\,
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM265\,
	datae => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM253\,
	dataf => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM259\,
	datag => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q[7]_OTERM257\,
	combout => \inst4|inst6|output[20][7]~1884_combout\);

-- Location: FF_X19_Y6_N50
\inst4|inst7|GEN_REG:52:REGX|Q[7]_NEW_REG132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM133\);

-- Location: LABCELL_X19_Y6_N0
\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM129~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM129~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM129~feeder_combout\);

-- Location: FF_X19_Y6_N2
\inst4|inst7|GEN_REG:52:REGX|Q[7]_NEW_REG128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM129~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM129\);

-- Location: LABCELL_X19_Y6_N3
\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM131~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM131~feeder_combout\ = \inst1|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM131~feeder_combout\);

-- Location: FF_X19_Y6_N4
\inst4|inst7|GEN_REG:52:REGX|Q[7]_NEW_REG130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM131~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM131\);

-- Location: LABCELL_X19_Y6_N48
\inst4|inst6|output[52][7]~1844\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][7]~1844_combout\ = ( !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM133\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM131\ & 
-- ((!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))))) # (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM133\ & (((\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM131\ & !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\))) ) ) # ( \inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM127\ & ( (!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM133\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM129\ & 
-- ((!\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))))) # (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM133\ & (((\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM139\ & (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM129\ & !\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM135\))) # 
-- (\inst4|inst7|GEN_REG:52:REGX|Q[7]_OTERM137\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM133\,
	datab => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM139\,
	datac => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM129\,
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM137\,
	datae => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM127\,
	dataf => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM135\,
	datag => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q[7]_OTERM131\,
	combout => \inst4|inst6|output[52][7]~1844_combout\);

-- Location: FF_X10_Y7_N19
\inst4|inst7|GEN_REG:36:REGX|Q[7]_NEW_REG496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM497\);

-- Location: FF_X10_Y7_N38
\inst4|inst7|GEN_REG:36:REGX|Q[7]_NEW_REG492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM493\);

-- Location: LABCELL_X17_Y7_N39
\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM495~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM495~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM495~feeder_combout\);

-- Location: FF_X17_Y7_N40
\inst4|inst7|GEN_REG:36:REGX|Q[7]_NEW_REG494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM495~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM495\);

-- Location: LABCELL_X10_Y7_N18
\inst4|inst6|output[36][7]~1948\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][7]~1948_combout\ = ( !\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM497\ & (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM495\ & 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM497\ & (((!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM495\ & \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) ) # ( \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM491\ & ( (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM497\ & (!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM493\ & 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\)))) # (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM497\ & (((!\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM499\ & (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM493\ & \inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM503\))) # 
-- (\inst4|inst7|GEN_REG:36:REGX|Q[7]_OTERM501\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM499\,
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM497\,
	datac => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM493\,
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM503\,
	datae => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM491\,
	dataf => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM501\,
	datag => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q[7]_OTERM495\,
	combout => \inst4|inst6|output[36][7]~1948_combout\);

-- Location: MLABCELL_X13_Y5_N21
\inst4|inst4|outputs[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~2_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[52][7]~1844_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[20][7]~1884_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[36][7]~1948_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[4][7]~2012_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[4][7]~2012_combout\,
	datab => \inst4|inst6|ALT_INV_output[20][7]~1884_combout\,
	datac => \inst4|inst6|ALT_INV_output[52][7]~1844_combout\,
	datad => \inst4|inst6|ALT_INV_output[36][7]~1948_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~2_combout\);

-- Location: FF_X18_Y8_N5
\inst4|inst7|GEN_REG:56:REGX|Q[7]_NEW_REG366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM367\);

-- Location: FF_X18_Y8_N32
\inst4|inst7|GEN_REG:56:REGX|Q[7]_NEW_REG370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM371\);

-- Location: FF_X20_Y8_N52
\inst4|inst7|GEN_REG:56:REGX|Q[7]_NEW_REG368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM369\);

-- Location: MLABCELL_X18_Y8_N30
\inst4|inst6|output[56][7]~1848\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][7]~1848_combout\ = ( !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM369\ & 
-- ((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))))) # (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (((\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM369\ & !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM371\))) ) ) # ( \inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM365~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM367\ 
-- & ((!\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))))) # (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM375\ & (((\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM377\ & (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM367\ & !\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM373\))) # 
-- (\inst4|inst7|GEN_REG:56:REGX|Q[7]_OTERM371\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM375\,
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM377\,
	datac => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM367\,
	datad => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM371\,
	datae => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM365~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM373\,
	datag => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q[7]_OTERM369\,
	combout => \inst4|inst6|output[56][7]~1848_combout\);

-- Location: FF_X20_Y9_N44
\inst4|inst7|GEN_REG:40:REGX|Q[7]_NEW_REG792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM793\);

-- Location: LABCELL_X20_Y9_N0
\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM789~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM789~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM789~feeder_combout\);

-- Location: FF_X20_Y9_N2
\inst4|inst7|GEN_REG:40:REGX|Q[7]_NEW_REG788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM789~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM789\);

-- Location: LABCELL_X20_Y9_N3
\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM791~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM791~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM791~feeder_combout\);

-- Location: FF_X20_Y9_N5
\inst4|inst7|GEN_REG:40:REGX|Q[7]_NEW_REG790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM791~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM791\);

-- Location: LABCELL_X20_Y9_N42
\inst4|inst6|output[40][7]~1964\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][7]~1964_combout\ = ( !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM793\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM791\ & 
-- (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\)))) # (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM793\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM791\ & !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797~DUPLICATE_q\))) ) ) # ( \inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM787\ & ( (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM793\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM789\ 
-- & (!\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\)))) # (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM793\ & (((\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM799\ & (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM789\ & !\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM795\))) # 
-- (\inst4|inst7|GEN_REG:40:REGX|Q[7]_OTERM797~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM799\,
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM793\,
	datac => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM789\,
	datad => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM795\,
	datae => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM787\,
	dataf => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM797~DUPLICATE_q\,
	datag => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q[7]_OTERM791\,
	combout => \inst4|inst6|output[40][7]~1964_combout\);

-- Location: LABCELL_X21_Y11_N18
\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1055~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1055~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1055~feeder_combout\);

-- Location: FF_X21_Y11_N19
\inst4|inst7|GEN_REG:8:REGX|Q[7]_NEW_REG1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1055~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1055\);

-- Location: FF_X21_Y11_N50
\inst4|inst7|GEN_REG:8:REGX|Q[7]_NEW_REG1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1059\);

-- Location: FF_X21_Y11_N22
\inst4|inst7|GEN_REG:8:REGX|Q[7]_NEW_REG1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1057\);

-- Location: LABCELL_X21_Y11_N48
\inst4|inst6|output[8][7]~2028\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][7]~2028_combout\ = ( !\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1057\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (((!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1057\))) # 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1059\))) ) ) # ( \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1053\ & ( (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1055\)))) # (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1063\ & (((!\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1061\ & (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1065\ & \inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1055\))) # 
-- (\inst4|inst7|GEN_REG:8:REGX|Q[7]_OTERM1059\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1061\,
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1065\,
	datac => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1055\,
	datad => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1063\,
	datae => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1053\,
	dataf => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1059\,
	datag => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q[7]_OTERM1057\,
	combout => \inst4|inst6|output[8][7]~2028_combout\);

-- Location: FF_X25_Y10_N8
\inst4|inst7|GEN_REG:24:REGX|Q[7]_NEW_REG440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM441\);

-- Location: FF_X25_Y10_N38
\inst4|inst7|GEN_REG:24:REGX|Q[7]_NEW_REG436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM437\);

-- Location: LABCELL_X25_Y10_N48
\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM439~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM439~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM439~feeder_combout\);

-- Location: FF_X25_Y10_N49
\inst4|inst7|GEN_REG:24:REGX|Q[7]_NEW_REG438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM439~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM439\);

-- Location: LABCELL_X25_Y10_N6
\inst4|inst6|output[24][7]~1900\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][7]~1900_combout\ = ( !\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM439\ & (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & 
-- \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\))))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM439\ & (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\))) # 
-- (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM441\))) ) ) # ( \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM435\ & ( (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM437\ & 
-- (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\))))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM445\ & (((\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM437\ & 
-- (!\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM443~DUPLICATE_q\ & \inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM447\))) # (\inst4|inst7|GEN_REG:24:REGX|Q[7]_OTERM441\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM445\,
	datab => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM441\,
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM437\,
	datad => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM443~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM435\,
	dataf => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM447\,
	datag => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q[7]_OTERM439\,
	combout => \inst4|inst6|output[24][7]~1900_combout\);

-- Location: LABCELL_X14_Y5_N51
\inst4|inst4|outputs[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~1_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[56][7]~1848_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[40][7]~1964_combout\ ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[24][7]~1900_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[8][7]~2028_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[56][7]~1848_combout\,
	datab => \inst4|inst6|ALT_INV_output[40][7]~1964_combout\,
	datac => \inst4|inst6|ALT_INV_output[8][7]~2028_combout\,
	datad => \inst4|inst6|ALT_INV_output[24][7]~1900_combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[7]~1_combout\);

-- Location: LABCELL_X14_Y6_N27
\inst4|inst4|outputs[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~4_combout\ = ( \inst4|inst4|outputs[7]~2_combout\ & ( \inst4|inst4|outputs[7]~1_combout\ & ( (!\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[7]~0_combout\)) # (\inst5|Mux13~combout\))) # (\inst5|Mux14~combout\ & 
-- ((!\inst5|Mux13~combout\) # ((\inst4|inst4|outputs[7]~3_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[7]~2_combout\ & ( \inst4|inst4|outputs[7]~1_combout\ & ( (!\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[7]~0_combout\)) # (\inst5|Mux13~combout\))) # 
-- (\inst5|Mux14~combout\ & (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[7]~3_combout\))) ) ) ) # ( \inst4|inst4|outputs[7]~2_combout\ & ( !\inst4|inst4|outputs[7]~1_combout\ & ( (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & 
-- ((\inst4|inst4|outputs[7]~0_combout\)))) # (\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\) # ((\inst4|inst4|outputs[7]~3_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[7]~2_combout\ & ( !\inst4|inst4|outputs[7]~1_combout\ & ( (!\inst5|Mux14~combout\ & 
-- (!\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~0_combout\)))) # (\inst5|Mux14~combout\ & (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[7]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[7]~3_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[7]~0_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[7]~2_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[7]~1_combout\,
	combout => \inst4|inst4|outputs[7]~4_combout\);

-- Location: LABCELL_X26_Y5_N54
\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1029~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1029~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1029~feeder_combout\);

-- Location: FF_X26_Y5_N56
\inst4|inst7|GEN_REG:10:REGX|Q[7]_NEW_REG1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1029~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1029\);

-- Location: FF_X26_Y5_N32
\inst4|inst7|GEN_REG:10:REGX|Q[7]_NEW_REG1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1033\);

-- Location: FF_X26_Y5_N58
\inst4|inst7|GEN_REG:10:REGX|Q[7]_NEW_REG1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1031\);

-- Location: LABCELL_X26_Y5_N30
\inst4|inst6|output[10][7]~2024\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][7]~2024_combout\ = ( !\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1031\)))) # (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (((\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1031\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1033\))) ) ) # ( \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1027\ & ( (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1029\)))) # (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1037\ & (((\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1039\ & (!\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1035\ & \inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1029\))) # 
-- (\inst4|inst7|GEN_REG:10:REGX|Q[7]_OTERM1033\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1039\,
	datab => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1035\,
	datac => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1029\,
	datad => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1037\,
	datae => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1027\,
	dataf => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1033\,
	datag => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q[7]_OTERM1031\,
	combout => \inst4|inst6|output[10][7]~2024_combout\);

-- Location: FF_X23_Y4_N26
\inst4|inst7|GEN_REG:26:REGX|Q[7]_NEW_REG422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM423\);

-- Location: FF_X23_Y4_N37
\inst4|inst7|GEN_REG:26:REGX|Q[7]_NEW_REG426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM427\);

-- Location: MLABCELL_X23_Y4_N27
\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM425~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM425~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM425~feeder_combout\);

-- Location: FF_X23_Y4_N28
\inst4|inst7|GEN_REG:26:REGX|Q[7]_NEW_REG424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM425~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM425\);

-- Location: MLABCELL_X23_Y4_N36
\inst4|inst6|output[26][7]~1896\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][7]~1896_combout\ = ( !\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM427\ & (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & 
-- (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM425\)))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM427\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM425\))) # 
-- (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\))) ) ) # ( \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM421~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM427\ & (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\ & 
-- (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM423\)))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM427\ & (((\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM433\ & (!\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM429\ & 
-- \inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM423\))) # (\inst4|inst7|GEN_REG:26:REGX|Q[7]_OTERM431\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM433\,
	datab => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM429\,
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM423\,
	datad => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM427\,
	datae => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM421~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM431\,
	datag => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q[7]_OTERM425\,
	combout => \inst4|inst6|output[26][7]~1896_combout\);

-- Location: LABCELL_X20_Y2_N24
\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM297~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM297~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM297~feeder_combout\);

-- Location: FF_X20_Y2_N26
\inst4|inst7|GEN_REG:58:REGX|Q[7]_NEW_REG296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM297~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM297\);

-- Location: FF_X20_Y2_N37
\inst4|inst7|GEN_REG:58:REGX|Q[7]_NEW_REG300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM301\);

-- Location: FF_X20_Y2_N47
\inst4|inst7|GEN_REG:58:REGX|Q[7]_NEW_REG298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM299\);

-- Location: LABCELL_X20_Y2_N36
\inst4|inst6|output[58][7]~1832\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][7]~1832_combout\ = ( !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM299\ & 
-- ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM299\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM301\))) ) ) # ( \inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM295~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM297\ 
-- & ((!\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))))) # (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM305\ & (((\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM307\ & (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM297\ & !\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM303\))) # 
-- (\inst4|inst7|GEN_REG:58:REGX|Q[7]_OTERM301\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM305\,
	datab => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM307\,
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM297\,
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM301\,
	datae => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM295~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM303\,
	datag => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q[7]_OTERM299\,
	combout => \inst4|inst6|output[58][7]~1832_combout\);

-- Location: LABCELL_X14_Y7_N3
\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM693~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM693~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM693~feeder_combout\);

-- Location: FF_X14_Y7_N5
\inst4|inst7|GEN_REG:42:REGX|Q[7]_NEW_REG692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM693~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM693\);

-- Location: FF_X14_Y7_N37
\inst4|inst7|GEN_REG:42:REGX|Q[7]_NEW_REG696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM697\);

-- Location: LABCELL_X14_Y7_N45
\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM695~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM695~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM695~feeder_combout\);

-- Location: FF_X14_Y7_N47
\inst4|inst7|GEN_REG:42:REGX|Q[7]_NEW_REG694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM695~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM695\);

-- Location: LABCELL_X14_Y7_N36
\inst4|inst6|output[42][7]~1960\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][7]~1960_combout\ = ( !\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM695\ & 
-- ((\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM695\ & \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))) # 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM697\))) ) ) # ( \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM691~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & 
-- (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM693\ & ((\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM701\ & (((!\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM699\ & (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM693\ & 
-- \inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM703\))) # (\inst4|inst7|GEN_REG:42:REGX|Q[7]_OTERM697\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM701\,
	datab => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM699\,
	datac => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM693\,
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM697\,
	datae => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM691~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM703\,
	datag => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q[7]_OTERM695\,
	combout => \inst4|inst6|output[42][7]~1960_combout\);

-- Location: MLABCELL_X13_Y5_N24
\inst4|inst4|outputs[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~6_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[58][7]~1832_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[26][7]~1896_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[42][7]~1960_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[10][7]~2024_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[10][7]~2024_combout\,
	datab => \inst4|inst6|ALT_INV_output[26][7]~1896_combout\,
	datac => \inst4|inst6|ALT_INV_output[58][7]~1832_combout\,
	datad => \inst4|inst6|ALT_INV_output[42][7]~1960_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~6_combout\);

-- Location: FF_X24_Y7_N25
\inst4|inst7|GEN_REG:6:REGX|Q[7]_NEW_REG724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM725\);

-- Location: LABCELL_X24_Y7_N36
\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM721~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM721~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM721~feeder_combout\);

-- Location: FF_X24_Y7_N38
\inst4|inst7|GEN_REG:6:REGX|Q[7]_NEW_REG720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM721~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM721\);

-- Location: FF_X24_Y7_N49
\inst4|inst7|GEN_REG:6:REGX|Q[7]_NEW_REG722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM723\);

-- Location: LABCELL_X24_Y7_N24
\inst4|inst6|output[6][7]~2008\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][7]~2008_combout\ = ( !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM723\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & 
-- !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM723\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM725\))) ) ) # ( \inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM719\ & ( (!\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM721\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & 
-- !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))))) # (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM729\ & (((\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM721\ & (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM731\ & !\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM727\))) # 
-- (\inst4|inst7|GEN_REG:6:REGX|Q[7]_OTERM725\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM729\,
	datab => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM725\,
	datac => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM721\,
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM731\,
	datae => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM719\,
	dataf => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM727\,
	datag => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q[7]_OTERM723\,
	combout => \inst4|inst6|output[6][7]~2008_combout\);

-- Location: FF_X17_Y5_N13
\inst4|inst7|GEN_REG:38:REGX|Q[7]_NEW_REG482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM483\);

-- Location: FF_X14_Y2_N13
\inst4|inst7|GEN_REG:38:REGX|Q[7]_NEW_REG478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM479\);

-- Location: LABCELL_X17_Y5_N0
\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM481~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM481~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM481~feeder_combout\);

-- Location: FF_X17_Y5_N2
\inst4|inst7|GEN_REG:38:REGX|Q[7]_NEW_REG480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM481~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM481\);

-- Location: LABCELL_X17_Y5_N12
\inst4|inst6|output[38][7]~1944\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][7]~1944_combout\ = ( !\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM483\ & (!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM481\ & 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM483\ & (((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM481\ & 
-- \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) ) # ( \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM477\ & ( (!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM483\ & 
-- (!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM479\ & (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM483\ & (((!\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM485\ & 
-- (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM479\ & \inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM489~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:38:REGX|Q[7]_OTERM487\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM485\,
	datab => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM483\,
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM479\,
	datad => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM489~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM477\,
	dataf => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM487\,
	datag => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q[7]_OTERM481\,
	combout => \inst4|inst6|output[38][7]~1944_combout\);

-- Location: FF_X21_Y6_N16
\inst4|inst7|GEN_REG:22:REGX|Q[7]_NEW_REG198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM199\);

-- Location: FF_X21_Y6_N55
\inst4|inst7|GEN_REG:22:REGX|Q[7]_NEW_REG202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM203\);

-- Location: FF_X21_Y6_N23
\inst4|inst7|GEN_REG:22:REGX|Q[7]_NEW_REG200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM201\);

-- Location: LABCELL_X21_Y6_N54
\inst4|inst6|output[22][7]~1880\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][7]~1880_combout\ = ( !\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM203\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM201\)))) # (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM203\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM201\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\))) ) ) # ( \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM197\ & ( (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM203\ & (!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM199\)))) # (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM203\ & (((!\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM205\ & (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM209\ & \inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM199\))) # 
-- (\inst4|inst7|GEN_REG:22:REGX|Q[7]_OTERM207\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM205\,
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM209\,
	datac => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM199\,
	datad => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM203\,
	datae => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM197\,
	dataf => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM207\,
	datag => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q[7]_OTERM201\,
	combout => \inst4|inst6|output[22][7]~1880_combout\);

-- Location: FF_X14_Y5_N55
\inst4|inst7|GEN_REG:54:REGX|Q[7]_NEW_REG76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM77\);

-- Location: LABCELL_X14_Y5_N18
\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM73~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM73~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM73~feeder_combout\);

-- Location: FF_X14_Y5_N20
\inst4|inst7|GEN_REG:54:REGX|Q[7]_NEW_REG72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM73~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM73\);

-- Location: LABCELL_X14_Y5_N21
\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM75~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM75~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM75~feeder_combout\);

-- Location: FF_X14_Y5_N23
\inst4|inst7|GEN_REG:54:REGX|Q[7]_NEW_REG74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM75~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM75\);

-- Location: LABCELL_X14_Y5_N54
\inst4|inst6|output[54][7]~1828\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][7]~1828_combout\ = ( !\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM77\ & (!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM75\ & 
-- ((\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM77\ & (((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM75\ & \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\))) ) ) # ( \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM71\ & ( (!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM77\ & (!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM73\ & 
-- ((\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\))))) # (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM77\ & (((!\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM79\ & (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM73\ & \inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM83\))) # 
-- (\inst4|inst7|GEN_REG:54:REGX|Q[7]_OTERM81\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM79\,
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM77\,
	datac => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM73\,
	datad => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM81\,
	datae => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM71\,
	dataf => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM83\,
	datag => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q[7]_OTERM75\,
	combout => \inst4|inst6|output[54][7]~1828_combout\);

-- Location: MLABCELL_X13_Y5_N6
\inst4|inst4|outputs[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~7_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[54][7]~1828_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst6|output[22][7]~1880_combout\ ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[38][7]~1944_combout\ ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst6|output[6][7]~2008_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[6][7]~2008_combout\,
	datab => \inst4|inst6|ALT_INV_output[38][7]~1944_combout\,
	datac => \inst4|inst6|ALT_INV_output[22][7]~1880_combout\,
	datad => \inst4|inst6|ALT_INV_output[54][7]~1828_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~7_combout\);

-- Location: FF_X17_Y5_N31
\inst4|inst7|GEN_REG:14:REGX|Q[7]_NEW_REG834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM835\);

-- Location: LABCELL_X17_Y5_N36
\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM831~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM831~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM831~feeder_combout\);

-- Location: FF_X17_Y5_N38
\inst4|inst7|GEN_REG:14:REGX|Q[7]_NEW_REG830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM831~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM831\);

-- Location: LABCELL_X17_Y5_N39
\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM833~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM833~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM833~feeder_combout\);

-- Location: FF_X17_Y5_N40
\inst4|inst7|GEN_REG:14:REGX|Q[7]_NEW_REG832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM833~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM833\);

-- Location: LABCELL_X17_Y5_N30
\inst4|inst6|output[14][7]~1992\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][7]~1992_combout\ = ( !\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM835\ & (((\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM833\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837\ & 
-- \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\))))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM835\ & (((\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM833\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837\ & \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\))) # 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\))) ) ) # ( \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM829\ & ( (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM835\ & (((\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM831\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837\ & 
-- \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\))))) # (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM835\ & (((\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM831\ & (!\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM837\ & \inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM841\))) # 
-- (\inst4|inst7|GEN_REG:14:REGX|Q[7]_OTERM839\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM835\,
	datab => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM839\,
	datac => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM831\,
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM837\,
	datae => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM829\,
	dataf => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM841\,
	datag => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q[7]_OTERM833\,
	combout => \inst4|inst6|output[14][7]~1992_combout\);

-- Location: FF_X21_Y3_N2
\inst4|inst7|GEN_REG:46:REGX|Q[7]_NEW_REG566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM567\);

-- Location: LABCELL_X21_Y3_N42
\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM563~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM563~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM563~feeder_combout\);

-- Location: FF_X21_Y3_N44
\inst4|inst7|GEN_REG:46:REGX|Q[7]_NEW_REG562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM563~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM563\);

-- Location: LABCELL_X21_Y3_N45
\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM565~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM565~feeder_combout\ = \inst1|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM565~feeder_combout\);

-- Location: FF_X21_Y3_N47
\inst4|inst7|GEN_REG:46:REGX|Q[7]_NEW_REG564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM565~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM565\);

-- Location: LABCELL_X21_Y3_N0
\inst4|inst6|output[46][7]~1928\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][7]~1928_combout\ = ( !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM567\ & (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM565\ & 
-- (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM567\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM565\ & 
-- !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\))) ) ) # ( \inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM561\ & ( (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM567\ & 
-- (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM563\ & (!\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\)))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM567\ & (((\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM573\ & 
-- (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM563\ & !\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM569~DUPLICATE_q\))) # (\inst4|inst7|GEN_REG:46:REGX|Q[7]_OTERM571\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM567\,
	datab => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM573\,
	datac => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM563\,
	datad => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM569~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM561\,
	dataf => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM571\,
	datag => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q[7]_OTERM565\,
	combout => \inst4|inst6|output[46][7]~1928_combout\);

-- Location: FF_X18_Y2_N26
\inst4|inst7|GEN_REG:62:REGX|Q[7]_NEW_REG170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM171\);

-- Location: FF_X18_Y2_N8
\inst4|inst7|GEN_REG:62:REGX|Q[7]_NEW_REG174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM175\);

-- Location: FF_X18_Y2_N28
\inst4|inst7|GEN_REG:62:REGX|Q[7]_NEW_REG172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM173\);

-- Location: MLABCELL_X18_Y2_N6
\inst4|inst6|output[62][7]~1824\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][7]~1824_combout\ = ( !\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM173\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM173\))) # 
-- (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM175\))) ) ) # ( \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM169~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & 
-- (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM171\)))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM179\ & (((\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM181\ & (!\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM177\ & 
-- \inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM171\))) # (\inst4|inst7|GEN_REG:62:REGX|Q[7]_OTERM175\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM181\,
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM177\,
	datac => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM171\,
	datad => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM179\,
	datae => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM169~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM175\,
	datag => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q[7]_OTERM173\,
	combout => \inst4|inst6|output[62][7]~1824_combout\);

-- Location: FF_X17_Y8_N26
\inst4|inst7|GEN_REG:30:REGX|Q[7]_NEW_REG314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM315\);

-- Location: FF_X17_Y8_N5
\inst4|inst7|GEN_REG:30:REGX|Q[7]_NEW_REG310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM311\);

-- Location: LABCELL_X17_Y8_N15
\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM313~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM313~feeder_combout\ = \inst1|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM313~feeder_combout\);

-- Location: FF_X17_Y8_N17
\inst4|inst7|GEN_REG:30:REGX|Q[7]_NEW_REG312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM313~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM313\);

-- Location: LABCELL_X17_Y8_N24
\inst4|inst6|output[30][7]~1864\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][7]~1864_combout\ = ( !\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM315\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM313\ & 
-- ((!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\))))) # (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM315\ & (((\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM313\ & !\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) ) # ( \inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM309\ & ( (!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM315\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM311\ & 
-- ((!\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\))))) # (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM315\ & (((\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM321\ & (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM311\ & !\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM317\))) # 
-- (\inst4|inst7|GEN_REG:30:REGX|Q[7]_OTERM319\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM315\,
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM321\,
	datac => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM311\,
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM319\,
	datae => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM309\,
	dataf => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM317\,
	datag => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q[7]_OTERM313\,
	combout => \inst4|inst6|output[30][7]~1864_combout\);

-- Location: MLABCELL_X13_Y5_N54
\inst4|inst4|outputs[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~8_combout\ = ( \inst4|inst6|output[30][7]~1864_combout\ & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\) # (\inst4|inst6|output[62][7]~1824_combout\) ) ) ) # ( !\inst4|inst6|output[30][7]~1864_combout\ & ( 
-- \inst5|Mux12~combout\ & ( (\inst4|inst6|output[62][7]~1824_combout\ & \inst5|Mux11~combout\) ) ) ) # ( \inst4|inst6|output[30][7]~1864_combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & (\inst4|inst6|output[14][7]~1992_combout\)) # 
-- (\inst5|Mux11~combout\ & ((\inst4|inst6|output[46][7]~1928_combout\))) ) ) ) # ( !\inst4|inst6|output[30][7]~1864_combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & (\inst4|inst6|output[14][7]~1992_combout\)) # (\inst5|Mux11~combout\ & 
-- ((\inst4|inst6|output[46][7]~1928_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[14][7]~1992_combout\,
	datab => \inst4|inst6|ALT_INV_output[46][7]~1928_combout\,
	datac => \inst4|inst6|ALT_INV_output[62][7]~1824_combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst4|inst6|ALT_INV_output[30][7]~1864_combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~8_combout\);

-- Location: MLABCELL_X23_Y9_N15
\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM465~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM465~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM465~feeder_combout\);

-- Location: FF_X23_Y9_N17
\inst4|inst7|GEN_REG:18:REGX|Q[7]_NEW_REG464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM465~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM465\);

-- Location: FF_X23_Y9_N53
\inst4|inst7|GEN_REG:18:REGX|Q[7]_NEW_REG468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM469\);

-- Location: FF_X23_Y9_N8
\inst4|inst7|GEN_REG:18:REGX|Q[7]_NEW_REG466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM467\);

-- Location: MLABCELL_X23_Y9_N51
\inst4|inst6|output[18][7]~1912\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][7]~1912_combout\ = ( !\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM469\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\ & 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM467\)))) # (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM469\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\ & \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM467\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\))) ) ) # ( \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM463\ & ( (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM469\ & (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\ & 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM465\)))) # (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM469\ & (((\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM475\ & (!\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM471\ & \inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM465\))) # 
-- (\inst4|inst7|GEN_REG:18:REGX|Q[7]_OTERM473\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM475\,
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM471\,
	datac => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM465\,
	datad => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM469\,
	datae => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM463\,
	dataf => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM473\,
	datag => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q[7]_OTERM467\,
	combout => \inst4|inst6|output[18][7]~1912_combout\);

-- Location: LABCELL_X17_Y6_N0
\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM803~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM803~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM803~feeder_combout\);

-- Location: FF_X17_Y6_N2
\inst4|inst7|GEN_REG:34:REGX|Q[7]_NEW_REG802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM803~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM803\);

-- Location: FF_X17_Y6_N8
\inst4|inst7|GEN_REG:34:REGX|Q[7]_NEW_REG806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM807\);

-- Location: LABCELL_X17_Y6_N3
\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM805~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM805~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM805~feeder_combout\);

-- Location: FF_X17_Y6_N5
\inst4|inst7|GEN_REG:34:REGX|Q[7]_NEW_REG804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM805~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM805\);

-- Location: LABCELL_X17_Y6_N6
\inst4|inst6|output[34][7]~1976\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][7]~1976_combout\ = ( !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM805\ & 
-- (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\)))) # (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM805\ & !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))) # 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM807\))) ) ) # ( \inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM801\ & ( (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM803\ & 
-- (!\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\)))) # (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM811\ & (((\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM813\ & (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM803\ & !\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM809\))) # 
-- (\inst4|inst7|GEN_REG:34:REGX|Q[7]_OTERM807\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM811\,
	datab => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM813\,
	datac => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM803\,
	datad => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM809\,
	datae => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM801\,
	dataf => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM807\,
	datag => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q[7]_OTERM805\,
	combout => \inst4|inst6|output[34][7]~1976_combout\);

-- Location: FF_X29_Y6_N14
\inst4|inst7|GEN_REG:50:REGX|Q[7]_NEW_REG552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM553\);

-- Location: FF_X26_Y7_N10
\inst4|inst7|GEN_REG:50:REGX|Q[7]_NEW_REG548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM549\);

-- Location: FF_X28_Y6_N46
\inst4|inst7|GEN_REG:50:REGX|Q[7]_NEW_REG550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM551\);

-- Location: LABCELL_X31_Y6_N18
\inst4|inst6|output[50][7]~1836\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][7]~1836_combout\ = ( !\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM553\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM551\ & (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\ & 
-- \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\))))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM553\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM551\ & (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\ & \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\))) # 
-- (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\))) ) ) # ( \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM547\ & ( (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM553\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM549\ & 
-- (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\ & \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\))))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM553\ & (((\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM549\ & 
-- (!\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM555~DUPLICATE_q\ & \inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM559\))) # (\inst4|inst7|GEN_REG:50:REGX|Q[7]_OTERM557\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM553\,
	datab => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM557\,
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM549\,
	datad => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM555~DUPLICATE_q\,
	datae => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM547\,
	dataf => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM559\,
	datag => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q[7]_OTERM551\,
	combout => \inst4|inst6|output[50][7]~1836_combout\);

-- Location: FF_X13_Y4_N14
\inst4|inst7|GEN_REG:2:REGX|Q[7]_NEW_REG1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1073\);

-- Location: FF_X23_Y4_N43
\inst4|inst7|GEN_REG:2:REGX|Q[7]_NEW_REG1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1069\);

-- Location: FF_X20_Y8_N17
\inst4|inst7|GEN_REG:2:REGX|Q[7]_NEW_REG1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1071\);

-- Location: MLABCELL_X13_Y4_N12
\inst4|inst6|output[2][7]~2040\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][7]~2040_combout\ = ( !\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1073\ & (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1071\ & 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1073\ & (((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1071\ & \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\))) ) ) # ( \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1067\ & ( (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1073\ & (!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1069\ & 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\)))) # (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1073\ & (((!\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1075\ & (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1069\ & \inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1079\))) # 
-- (\inst4|inst7|GEN_REG:2:REGX|Q[7]_OTERM1077\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1075\,
	datab => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1073\,
	datac => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1069\,
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1079\,
	datae => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1067\,
	dataf => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1077\,
	datag => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q[7]_OTERM1071\,
	combout => \inst4|inst6|output[2][7]~2040_combout\);

-- Location: LABCELL_X14_Y8_N0
\inst4|inst4|outputs[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~5_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[50][7]~1836_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[34][7]~1976_combout\ ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[18][7]~1912_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[2][7]~2040_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[18][7]~1912_combout\,
	datab => \inst4|inst6|ALT_INV_output[34][7]~1976_combout\,
	datac => \inst4|inst6|ALT_INV_output[50][7]~1836_combout\,
	datad => \inst4|inst6|ALT_INV_output[2][7]~2040_combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[7]~5_combout\);

-- Location: MLABCELL_X13_Y5_N0
\inst4|inst4|outputs[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~9_combout\ = ( \inst4|inst4|outputs[7]~8_combout\ & ( \inst4|inst4|outputs[7]~5_combout\ & ( (!\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\) # (\inst4|inst4|outputs[7]~7_combout\)))) # (\inst5|Mux13~combout\ & 
-- (((\inst5|Mux14~combout\)) # (\inst4|inst4|outputs[7]~6_combout\))) ) ) ) # ( !\inst4|inst4|outputs[7]~8_combout\ & ( \inst4|inst4|outputs[7]~5_combout\ & ( (!\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\) # (\inst4|inst4|outputs[7]~7_combout\)))) # 
-- (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[7]~6_combout\ & (!\inst5|Mux14~combout\))) ) ) ) # ( \inst4|inst4|outputs[7]~8_combout\ & ( !\inst4|inst4|outputs[7]~5_combout\ & ( (!\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\ & 
-- \inst4|inst4|outputs[7]~7_combout\)))) # (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)) # (\inst4|inst4|outputs[7]~6_combout\))) ) ) ) # ( !\inst4|inst4|outputs[7]~8_combout\ & ( !\inst4|inst4|outputs[7]~5_combout\ & ( (!\inst5|Mux13~combout\ & 
-- (((\inst5|Mux14~combout\ & \inst4|inst4|outputs[7]~7_combout\)))) # (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[7]~6_combout\ & (!\inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[7]~6_combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[7]~7_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[7]~8_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[7]~5_combout\,
	combout => \inst4|inst4|outputs[7]~9_combout\);

-- Location: FF_X24_Y2_N44
\inst4|inst7|GEN_REG:23:REGX|Q[7]_NEW_REG118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM119\);

-- Location: MLABCELL_X23_Y6_N24
\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM115~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM115~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM115~feeder_combout\);

-- Location: FF_X23_Y6_N25
\inst4|inst7|GEN_REG:23:REGX|Q[7]_NEW_REG114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM115~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM115\);

-- Location: LABCELL_X24_Y6_N24
\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM117~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM117~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM117~feeder_combout\);

-- Location: FF_X24_Y6_N26
\inst4|inst7|GEN_REG:23:REGX|Q[7]_NEW_REG116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM117~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM117\);

-- Location: LABCELL_X24_Y2_N42
\inst4|inst6|output[23][7]~1872\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][7]~1872_combout\ = ( !\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM117\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & 
-- \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM117\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM119\))) ) ) # ( \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM113\ & ( (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM115\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & 
-- \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))))) # (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM123\ & (((\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM115\ & (!\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM121\ & \inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM125\))) # 
-- (\inst4|inst7|GEN_REG:23:REGX|Q[7]_OTERM119\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM123\,
	datab => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM119\,
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM115\,
	datad => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM121\,
	datae => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM113\,
	dataf => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM125\,
	datag => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q[7]_OTERM117\,
	combout => \inst4|inst6|output[23][7]~1872_combout\);

-- Location: FF_X20_Y10_N55
\inst4|inst7|GEN_REG:55:REGX|Q[7]_NEW_REG16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM17\);

-- Location: FF_X14_Y10_N44
\inst4|inst7|GEN_REG:55:REGX|Q[7]_NEW_REG20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM21\);

-- Location: FF_X14_Y10_N4
\inst4|inst7|GEN_REG:55:REGX|Q[7]_NEW_REG18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM19\);

-- Location: LABCELL_X14_Y10_N42
\inst4|inst6|output[55][7]~1796\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][7]~1796_combout\ = ( !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM19\ & 
-- ((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM19\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM21\))) ) ) # ( \inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM15\ & ( (!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM17\ & 
-- ((!\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))))) # (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM25\ & (((\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM27\ & (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM17\ & !\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM23\))) # 
-- (\inst4|inst7|GEN_REG:55:REGX|Q[7]_OTERM21\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM27\,
	datab => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM25\,
	datac => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM17\,
	datad => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM21\,
	datae => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM15\,
	dataf => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM23\,
	datag => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q[7]_OTERM19\,
	combout => \inst4|inst6|output[55][7]~1796_combout\);

-- Location: FF_X28_Y6_N23
\inst4|inst7|GEN_REG:7:REGX|Q[7]_NEW_REG590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM591\);

-- Location: FF_X28_Y6_N32
\inst4|inst7|GEN_REG:7:REGX|Q[7]_NEW_REG594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM595\);

-- Location: FF_X28_Y6_N52
\inst4|inst7|GEN_REG:7:REGX|Q[7]_NEW_REG592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM593\);

-- Location: MLABCELL_X28_Y6_N30
\inst4|inst6|output[7][7]~2000\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][7]~2000_combout\ = ( !\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM593\ & 
-- (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM593\ & \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\))) # 
-- (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM595\))) ) ) # ( \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM589\ & ( (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM591\ & 
-- (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\)))) # (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM599\ & (((!\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM597\ & (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM591\ & \inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM601\))) # 
-- (\inst4|inst7|GEN_REG:7:REGX|Q[7]_OTERM595\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000000000000110001010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM599\,
	datab => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM597\,
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM591\,
	datad => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM601\,
	datae => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM589\,
	dataf => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM595\,
	datag => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q[7]_OTERM593\,
	combout => \inst4|inst6|output[7][7]~2000_combout\);

-- Location: FF_X23_Y2_N40
\inst4|inst7|GEN_REG:39:REGX|Q[7]_NEW_REG338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM339\);

-- Location: FF_X23_Y2_N32
\inst4|inst7|GEN_REG:39:REGX|Q[7]_NEW_REG342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM343\);

-- Location: FF_X23_Y2_N47
\inst4|inst7|GEN_REG:39:REGX|Q[7]_NEW_REG340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM341\);

-- Location: MLABCELL_X23_Y2_N30
\inst4|inst6|output[39][7]~1936\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][7]~1936_combout\ = ( !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM341\ & 
-- (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM341\ & !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM343\))) ) ) # ( \inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM337\ & ( (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM339\ & 
-- (!\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\)))) # (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM347\ & (((\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM349\ & (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM339\ & !\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM345\))) # 
-- (\inst4|inst7|GEN_REG:39:REGX|Q[7]_OTERM343\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM349\,
	datab => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM347\,
	datac => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM339\,
	datad => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM345\,
	datae => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM337\,
	dataf => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM343\,
	datag => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q[7]_OTERM341\,
	combout => \inst4|inst6|output[39][7]~1936_combout\);

-- Location: MLABCELL_X13_Y6_N27
\inst4|inst4|outputs[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~17_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[55][7]~1796_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[39][7]~1936_combout\ ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[23][7]~1872_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[7][7]~2000_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[23][7]~1872_combout\,
	datab => \inst4|inst6|ALT_INV_output[55][7]~1796_combout\,
	datac => \inst4|inst6|ALT_INV_output[7][7]~2000_combout\,
	datad => \inst4|inst6|ALT_INV_output[39][7]~1936_combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[7]~17_combout\);

-- Location: LABCELL_X10_Y8_N54
\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM409~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM409~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM409~feeder_combout\);

-- Location: FF_X10_Y8_N56
\inst4|inst7|GEN_REG:47:REGX|Q[7]_NEW_REG408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM409~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM409\);

-- Location: FF_X10_Y8_N14
\inst4|inst7|GEN_REG:47:REGX|Q[7]_NEW_REG412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM413\);

-- Location: LABCELL_X10_Y8_N27
\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM411~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM411~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM411~feeder_combout\);

-- Location: FF_X10_Y8_N29
\inst4|inst7|GEN_REG:47:REGX|Q[7]_NEW_REG410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM411~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM411\);

-- Location: LABCELL_X10_Y8_N12
\inst4|inst6|output[47][7]~1920\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][7]~1920_combout\ = ( !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM411\ & 
-- (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\)))) # (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM411\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM413\))) ) ) # ( \inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM407\ & ( (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM409\ & 
-- (!\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\)))) # (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM417\ & (((\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM419\ & (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM409\ & !\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM415\))) # 
-- (\inst4|inst7|GEN_REG:47:REGX|Q[7]_OTERM413\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM417\,
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM419\,
	datac => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM409\,
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM415\,
	datae => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM407\,
	dataf => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM413\,
	datag => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q[7]_OTERM411\,
	combout => \inst4|inst6|output[47][7]~1920_combout\);

-- Location: MLABCELL_X23_Y11_N24
\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM59~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM59~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM59~feeder_combout\);

-- Location: FF_X23_Y11_N26
\inst4|inst7|GEN_REG:63:REGX|Q[7]_NEW_REG58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM59~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM59\);

-- Location: FF_X23_Y11_N32
\inst4|inst7|GEN_REG:63:REGX|Q[7]_NEW_REG62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM63\);

-- Location: MLABCELL_X23_Y11_N57
\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM61~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM61~feeder_combout\ = \inst1|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM61~feeder_combout\);

-- Location: FF_X23_Y11_N59
\inst4|inst7|GEN_REG:63:REGX|Q[7]_NEW_REG60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM61~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM61\);

-- Location: MLABCELL_X23_Y11_N30
\inst4|inst6|output[63][7]~1792\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][7]~1792_combout\ = ( !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM61\ & 
-- ((!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM61\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM63\))) ) ) # ( \inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM57\ & ( (!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM59\ & 
-- ((!\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))))) # (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM67\ & (((\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM69\ & (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM59\ & !\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM65\))) # 
-- (\inst4|inst7|GEN_REG:63:REGX|Q[7]_OTERM63\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM69\,
	datab => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM67\,
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM59\,
	datad => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM63\,
	datae => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM57\,
	dataf => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM65\,
	datag => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q[7]_OTERM61\,
	combout => \inst4|inst6|output[63][7]~1792_combout\);

-- Location: FF_X23_Y8_N50
\inst4|inst7|GEN_REG:15:REGX|Q[7]_NEW_REG682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM683\);

-- Location: FF_X23_Y8_N2
\inst4|inst7|GEN_REG:15:REGX|Q[7]_NEW_REG678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM679\);

-- Location: FF_X23_Y8_N41
\inst4|inst7|GEN_REG:15:REGX|Q[7]_NEW_REG680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM681\);

-- Location: MLABCELL_X23_Y8_N48
\inst4|inst6|output[15][7]~1984\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][7]~1984_combout\ = ( !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM683\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM681\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & 
-- !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM683\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM681\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))) # 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\))) ) ) # ( \inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM677~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM683\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM679\ & 
-- (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))))) # (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM683\ & (((\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM679\ & (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM689\ & 
-- !\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM685\))) # (\inst4|inst7|GEN_REG:15:REGX|Q[7]_OTERM687\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM683\,
	datab => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM687\,
	datac => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM679\,
	datad => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM689\,
	datae => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM677~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM685\,
	datag => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q[7]_OTERM681\,
	combout => \inst4|inst6|output[15][7]~1984_combout\);

-- Location: LABCELL_X19_Y9_N18
\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM185~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM185~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM185~feeder_combout\);

-- Location: FF_X19_Y9_N20
\inst4|inst7|GEN_REG:31:REGX|Q[7]_NEW_REG184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM185~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM185\);

-- Location: FF_X19_Y9_N55
\inst4|inst7|GEN_REG:31:REGX|Q[7]_NEW_REG188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM189\);

-- Location: FF_X19_Y9_N23
\inst4|inst7|GEN_REG:31:REGX|Q[7]_NEW_REG186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM187\);

-- Location: LABCELL_X19_Y9_N54
\inst4|inst6|output[31][7]~1856\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][7]~1856_combout\ = ( !\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM187\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM187\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM189\))) ) ) # ( \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM183\ & ( (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM185\ & 
-- ((\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))))) # (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM193\ & (((!\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM191\ & (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM185\ & \inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM195\))) # 
-- (\inst4|inst7|GEN_REG:31:REGX|Q[7]_OTERM189\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM193\,
	datab => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM191\,
	datac => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM185\,
	datad => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM189\,
	datae => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM183\,
	dataf => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM195\,
	datag => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q[7]_OTERM187\,
	combout => \inst4|inst6|output[31][7]~1856_combout\);

-- Location: MLABCELL_X13_Y6_N6
\inst4|inst4|outputs[7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~18_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[63][7]~1792_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[47][7]~1920_combout\ ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[31][7]~1856_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[15][7]~1984_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[47][7]~1920_combout\,
	datab => \inst4|inst6|ALT_INV_output[63][7]~1792_combout\,
	datac => \inst4|inst6|ALT_INV_output[15][7]~1984_combout\,
	datad => \inst4|inst6|ALT_INV_output[31][7]~1856_combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[7]~18_combout\);

-- Location: LABCELL_X20_Y11_N48
\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM395~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM395~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM395~feeder_combout\);

-- Location: FF_X20_Y11_N50
\inst4|inst7|GEN_REG:19:REGX|Q[7]_NEW_REG394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM395~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM395\);

-- Location: FF_X20_Y11_N19
\inst4|inst7|GEN_REG:19:REGX|Q[7]_NEW_REG398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM399\);

-- Location: FF_X20_Y11_N53
\inst4|inst7|GEN_REG:19:REGX|Q[7]_NEW_REG396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM397\);

-- Location: LABCELL_X20_Y11_N18
\inst4|inst6|output[19][7]~1904\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][7]~1904_combout\ = ( !\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM397\ & 
-- ((\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))))) # (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (((!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM397\ & \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM399\))) ) ) # ( \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM393\ & ( (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM395\ & 
-- ((\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))))) # (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM403\ & (((!\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM401\ & (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM395\ & \inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM405\))) # 
-- (\inst4|inst7|GEN_REG:19:REGX|Q[7]_OTERM399\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM403\,
	datab => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM401\,
	datac => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM395\,
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM399\,
	datae => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM393\,
	dataf => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM405\,
	datag => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q[7]_OTERM397\,
	combout => \inst4|inst6|output[19][7]~1904_combout\);

-- Location: FF_X17_Y4_N37
\inst4|inst7|GEN_REG:35:REGX|Q[7]_NEW_REG668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM669\);

-- Location: LABCELL_X17_Y4_N54
\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM665~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM665~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM665~feeder_combout\);

-- Location: FF_X17_Y4_N55
\inst4|inst7|GEN_REG:35:REGX|Q[7]_NEW_REG664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM665~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM665\);

-- Location: LABCELL_X17_Y4_N57
\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM667~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM667~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM667~feeder_combout\);

-- Location: FF_X17_Y4_N58
\inst4|inst7|GEN_REG:35:REGX|Q[7]_NEW_REG666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM667~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM667\);

-- Location: LABCELL_X17_Y4_N36
\inst4|inst6|output[35][7]~1968\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][7]~1968_combout\ = ( !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM669\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM667\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & 
-- !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\))))) # (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM669\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM667\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\))) # 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\))) ) ) # ( \inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM663\ & ( (!\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM669\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM665\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & 
-- !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\))))) # (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM669\ & (((\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM665\ & (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM675\ & !\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM671\))) # 
-- (\inst4|inst7|GEN_REG:35:REGX|Q[7]_OTERM673\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM669\,
	datab => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM673\,
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM665\,
	datad => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM675\,
	datae => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM663\,
	dataf => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM671\,
	datag => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q[7]_OTERM667\,
	combout => \inst4|inst6|output[35][7]~1968_combout\);

-- Location: FF_X19_Y12_N25
\inst4|inst7|GEN_REG:51:REGX|Q[7]_NEW_REG352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM353\);

-- Location: FF_X19_Y12_N14
\inst4|inst7|GEN_REG:51:REGX|Q[7]_NEW_REG356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM357\);

-- Location: FF_X19_Y12_N28
\inst4|inst7|GEN_REG:51:REGX|Q[7]_NEW_REG354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM355\);

-- Location: LABCELL_X19_Y12_N12
\inst4|inst6|output[51][7]~1804\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][7]~1804_combout\ = ( !\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\ & (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM355\)))) # (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\ & (((!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM355\))) # 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM357\))) ) ) # ( \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM351~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\ & (!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & 
-- (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM353\)))) # (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM361\ & (((!\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM359\ & (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM363\ & 
-- \inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM353\))) # (\inst4|inst7|GEN_REG:51:REGX|Q[7]_OTERM357\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM359\,
	datab => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM363\,
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM353\,
	datad => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM361\,
	datae => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM351~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM357\,
	datag => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q[7]_OTERM355\,
	combout => \inst4|inst6|output[51][7]~1804_combout\);

-- Location: LABCELL_X19_Y14_N24
\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM913~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM913~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM913~feeder_combout\);

-- Location: FF_X19_Y14_N26
\inst4|inst7|GEN_REG:3:REGX|Q[7]_NEW_REG912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM913~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM913\);

-- Location: FF_X19_Y14_N37
\inst4|inst7|GEN_REG:3:REGX|Q[7]_NEW_REG916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM917\);

-- Location: LABCELL_X19_Y14_N27
\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM915~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM915~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM915~feeder_combout\);

-- Location: FF_X19_Y14_N29
\inst4|inst7|GEN_REG:3:REGX|Q[7]_NEW_REG914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM915~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM915\);

-- Location: LABCELL_X19_Y14_N36
\inst4|inst6|output[3][7]~2032\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][7]~2032_combout\ = ( !\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM915\ & 
-- ((\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))))) # (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM915\ & \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM917\))) ) ) # ( \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM911\ & ( (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM913\ & 
-- ((\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))))) # (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM921\ & (((!\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM919\ & (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM913\ & \inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM923\))) # 
-- (\inst4|inst7|GEN_REG:3:REGX|Q[7]_OTERM917\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM921\,
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM919\,
	datac => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM913\,
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM917\,
	datae => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM911\,
	dataf => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM923\,
	datag => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q[7]_OTERM915\,
	combout => \inst4|inst6|output[3][7]~2032_combout\);

-- Location: MLABCELL_X13_Y6_N0
\inst4|inst4|outputs[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~15_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[51][7]~1804_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[35][7]~1968_combout\ ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[19][7]~1904_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[3][7]~2032_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[19][7]~1904_combout\,
	datab => \inst4|inst6|ALT_INV_output[35][7]~1968_combout\,
	datac => \inst4|inst6|ALT_INV_output[51][7]~1804_combout\,
	datad => \inst4|inst6|ALT_INV_output[3][7]~2032_combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[7]~15_combout\);

-- Location: FF_X24_Y8_N20
\inst4|inst7|GEN_REG:27:REGX|Q[7]_NEW_REG324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM325\);

-- Location: FF_X24_Y8_N55
\inst4|inst7|GEN_REG:27:REGX|Q[7]_NEW_REG328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM329\);

-- Location: FF_X24_Y8_N23
\inst4|inst7|GEN_REG:27:REGX|Q[7]_NEW_REG326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM327\);

-- Location: LABCELL_X24_Y8_N54
\inst4|inst6|output[27][7]~1888\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][7]~1888_combout\ = ( !\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & 
-- (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM327\ & ((\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & (((!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM327\ & 
-- \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM329\))) ) ) # ( \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM323~DUPLICATE_q\ & ( (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & 
-- (!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM325\ & ((\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM333\ & 
-- (((!\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM331~DUPLICATE_q\ & (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM325\ & \inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM335\))) # (\inst4|inst7|GEN_REG:27:REGX|Q[7]_OTERM329\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM331~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM333\,
	datac => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM325\,
	datad => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM329\,
	datae => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM323~DUPLICATE_q\,
	dataf => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM335\,
	datag => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q[7]_OTERM327\,
	combout => \inst4|inst6|output[27][7]~1888_combout\);

-- Location: FF_X14_Y3_N5
\inst4|inst7|GEN_REG:59:REGX|Q[7]_NEW_REG156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM157\);

-- Location: FF_X14_Y3_N8
\inst4|inst7|GEN_REG:59:REGX|Q[7]_NEW_REG160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM161\);

-- Location: LABCELL_X14_Y3_N42
\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM159~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM159~feeder_combout\ = \inst1|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM159~feeder_combout\);

-- Location: FF_X14_Y3_N43
\inst4|inst7|GEN_REG:59:REGX|Q[7]_NEW_REG158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM159~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM159\);

-- Location: LABCELL_X14_Y3_N6
\inst4|inst6|output[59][7]~1800\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][7]~1800_combout\ = ( !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM159\ & 
-- (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ & (((\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM159\ & !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\))) # 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM161\))) ) ) # ( \inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM155\ & ( (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM157\ & 
-- (!\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\)))) # (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM165\ & (((\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM167\ & (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM157\ & !\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM163\))) # 
-- (\inst4|inst7|GEN_REG:59:REGX|Q[7]_OTERM161\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000000110000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM165\,
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM167\,
	datac => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM157\,
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM163\,
	datae => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM155\,
	dataf => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM161\,
	datag => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q[7]_OTERM159\,
	combout => \inst4|inst6|output[59][7]~1800_combout\);

-- Location: FF_X19_Y3_N50
\inst4|inst7|GEN_REG:11:REGX|Q[7]_NEW_REG858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst1|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM859\);

-- Location: FF_X26_Y3_N20
\inst4|inst7|GEN_REG:11:REGX|Q[7]_NEW_REG862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM863\);

-- Location: LABCELL_X26_Y3_N36
\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM861~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM861~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM861~feeder_combout\);

-- Location: FF_X26_Y3_N38
\inst4|inst7|GEN_REG:11:REGX|Q[7]_NEW_REG860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM861~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM861\);

-- Location: LABCELL_X26_Y3_N18
\inst4|inst6|output[11][7]~2016\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][7]~2016_combout\ = ( !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM861\ & 
-- (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\)))) # (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (((\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM861\ & !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM863\))) ) ) # ( \inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM857\ & ( (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM859\ & 
-- (!\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\)))) # (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM867\ & (((\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM869\ & (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM859\ & !\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM865\))) # 
-- (\inst4|inst7|GEN_REG:11:REGX|Q[7]_OTERM863\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM869\,
	datab => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM867\,
	datac => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM859\,
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM865\,
	datae => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM857\,
	dataf => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM863\,
	datag => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q[7]_OTERM861\,
	combout => \inst4|inst6|output[11][7]~2016_combout\);

-- Location: LABCELL_X16_Y3_N57
\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM577~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM577~feeder_combout\ = ( \inst1|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	combout => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM577~feeder_combout\);

-- Location: FF_X16_Y3_N58
\inst4|inst7|GEN_REG:43:REGX|Q[7]_NEW_REG576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM577~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM577\);

-- Location: FF_X16_Y3_N8
\inst4|inst7|GEN_REG:43:REGX|Q[7]_NEW_REG580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	asdata => \inst5|Mux1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM581\);

-- Location: LABCELL_X16_Y3_N39
\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM579~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM579~feeder_combout\ = ( \inst1|Mux0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM579~feeder_combout\);

-- Location: FF_X16_Y3_N40
\inst4|inst7|GEN_REG:43:REGX|Q[7]_NEW_REG578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM579~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM579\);

-- Location: LABCELL_X16_Y3_N6
\inst4|inst6|output[43][7]~1952\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][7]~1952_combout\ = ( !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM579\ & 
-- ((!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM579\ & !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM581\))) ) ) # ( \inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM575\ & ( (!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM577\ & 
-- ((!\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))))) # (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM585\ & (((\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM587\ & (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM577\ & !\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM583\))) # 
-- (\inst4|inst7|GEN_REG:43:REGX|Q[7]_OTERM581\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM587\,
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM585\,
	datac => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM577\,
	datad => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM581\,
	datae => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM575\,
	dataf => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM583\,
	datag => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q[7]_OTERM579\,
	combout => \inst4|inst6|output[43][7]~1952_combout\);

-- Location: MLABCELL_X13_Y6_N42
\inst4|inst4|outputs[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~16_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[59][7]~1800_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst6|output[43][7]~1952_combout\ ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[27][7]~1888_combout\ ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst6|output[11][7]~2016_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[27][7]~1888_combout\,
	datab => \inst4|inst6|ALT_INV_output[59][7]~1800_combout\,
	datac => \inst4|inst6|ALT_INV_output[11][7]~2016_combout\,
	datad => \inst4|inst6|ALT_INV_output[43][7]~1952_combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[7]~16_combout\);

-- Location: MLABCELL_X13_Y6_N39
\inst4|inst4|outputs[7]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~19_combout\ = ( \inst4|inst4|outputs[7]~15_combout\ & ( \inst4|inst4|outputs[7]~16_combout\ & ( (!\inst5|Mux14~combout\) # ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[7]~17_combout\)) # (\inst5|Mux13~combout\ & 
-- ((\inst4|inst4|outputs[7]~18_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[7]~15_combout\ & ( \inst4|inst4|outputs[7]~16_combout\ & ( (!\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & 
-- (\inst4|inst4|outputs[7]~17_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~18_combout\))))) ) ) ) # ( \inst4|inst4|outputs[7]~15_combout\ & ( !\inst4|inst4|outputs[7]~16_combout\ & ( (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\)))) 
-- # (\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[7]~17_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~18_combout\))))) ) ) ) # ( !\inst4|inst4|outputs[7]~15_combout\ & ( !\inst4|inst4|outputs[7]~16_combout\ & ( 
-- (\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[7]~17_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~18_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[7]~17_combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[7]~18_combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[7]~15_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[7]~16_combout\,
	combout => \inst4|inst4|outputs[7]~19_combout\);

-- Location: LABCELL_X14_Y6_N12
\inst4|inst4|outputs[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~20_combout\ = ( \inst5|Mux15~combout\ & ( \inst4|inst4|outputs[7]~19_combout\ & ( (\inst4|inst4|outputs[7]~9_combout\) # (\inst5|Mux16~combout\) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst4|inst4|outputs[7]~19_combout\ & ( 
-- (!\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[7]~4_combout\))) # (\inst5|Mux16~combout\ & (\inst4|inst4|outputs[7]~14_combout\)) ) ) ) # ( \inst5|Mux15~combout\ & ( !\inst4|inst4|outputs[7]~19_combout\ & ( (!\inst5|Mux16~combout\ & 
-- \inst4|inst4|outputs[7]~9_combout\) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst4|inst4|outputs[7]~19_combout\ & ( (!\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[7]~4_combout\))) # (\inst5|Mux16~combout\ & (\inst4|inst4|outputs[7]~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[7]~14_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[7]~4_combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[7]~9_combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[7]~19_combout\,
	combout => \inst4|inst4|outputs[7]~20_combout\);

-- Location: LABCELL_X20_Y6_N51
\inst1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~1_sumout\ = SUM(( \inst4|inst4|outputs[7]~20_combout\ ) + ( \inst4|inst5|outputs[7]~20_combout\ ) + ( \inst1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[7]~20_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[7]~20_combout\,
	cin => \inst1|Add0~6\,
	sumout => \inst1|Add0~1_sumout\);

-- Location: LABCELL_X20_Y6_N24
\inst1|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux0~1_combout\ = ( \inst1|Add0~1_sumout\ & ( (!\inst5|Mux26~0_combout\ & (((\inst4|inst4|outputs[7]~20_combout\)) # (\inst5|Mux28~0_combout\))) # (\inst5|Mux26~0_combout\ & (!\inst4|inst4|outputs[7]~20_combout\ $ (((\inst5|Mux28~0_combout\ & 
-- !\inst4|inst5|outputs[7]~20_combout\))))) ) ) # ( !\inst1|Add0~1_sumout\ & ( (!\inst5|Mux26~0_combout\ & (!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[7]~20_combout\))) # (\inst5|Mux26~0_combout\ & (!\inst4|inst4|outputs[7]~20_combout\ $ 
-- (((\inst5|Mux28~0_combout\ & !\inst4|inst5|outputs[7]~20_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100101011000010010010101100001101011011110100110101101111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux26~0_combout\,
	datab => \inst5|ALT_INV_Mux28~0_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[7]~20_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[7]~20_combout\,
	dataf => \inst1|ALT_INV_Add0~1_sumout\,
	combout => \inst1|Mux0~1_combout\);

-- Location: FF_X24_Y9_N13
\inst4|inst7|GEN_REG:61:REGX|Q[7]_NEW_REG32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	asdata => \inst1|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM33\);

-- Location: LABCELL_X25_Y9_N54
\inst4|inst6|output[61][7]~1808\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][7]~1808_combout\ = ( !\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM35\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM33\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM35\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM33\))) # 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\))) ) ) # ( \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM29\ & ( (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM35\ & (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM31\)))) # (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM35\ & (((\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM41~DUPLICATE_q\ & (!\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM37\ & \inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM31\))) # 
-- (\inst4|inst7|GEN_REG:61:REGX|Q[7]_OTERM39\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM41~DUPLICATE_q\,
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM37\,
	datac => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM31\,
	datad => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM35\,
	datae => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM29\,
	dataf => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM39\,
	datag => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q[7]_OTERM33\,
	combout => \inst4|inst6|output[61][7]~1808_combout\);

-- Location: LABCELL_X10_Y5_N0
\inst4|inst5|outputs[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~17_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[61][7]~1808_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[53][7]~1812_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[57][7]~1816_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[49][7]~1820_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[61][7]~1808_combout\,
	datab => \inst4|inst6|ALT_INV_output[57][7]~1816_combout\,
	datac => \inst4|inst6|ALT_INV_output[53][7]~1812_combout\,
	datad => \inst4|inst6|ALT_INV_output[49][7]~1820_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[7]~17_combout\);

-- Location: LABCELL_X10_Y5_N6
\inst4|inst5|outputs[7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~18_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[63][7]~1792_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[55][7]~1796_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[59][7]~1800_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[51][7]~1804_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[63][7]~1792_combout\,
	datab => \inst4|inst6|ALT_INV_output[59][7]~1800_combout\,
	datac => \inst4|inst6|ALT_INV_output[55][7]~1796_combout\,
	datad => \inst4|inst6|ALT_INV_output[51][7]~1804_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[7]~18_combout\);

-- Location: LABCELL_X10_Y5_N36
\inst4|inst5|outputs[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~15_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[60][7]~1840_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[52][7]~1844_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[56][7]~1848_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[48][7]~1852_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[60][7]~1840_combout\,
	datab => \inst4|inst6|ALT_INV_output[56][7]~1848_combout\,
	datac => \inst4|inst6|ALT_INV_output[52][7]~1844_combout\,
	datad => \inst4|inst6|ALT_INV_output[48][7]~1852_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[7]~15_combout\);

-- Location: LABCELL_X10_Y5_N42
\inst4|inst5|outputs[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~16_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[62][7]~1824_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst6|output[54][7]~1828_combout\ ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[58][7]~1832_combout\ ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst6|output[50][7]~1836_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[50][7]~1836_combout\,
	datab => \inst4|inst6|ALT_INV_output[54][7]~1828_combout\,
	datac => \inst4|inst6|ALT_INV_output[58][7]~1832_combout\,
	datad => \inst4|inst6|ALT_INV_output[62][7]~1824_combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[7]~16_combout\);

-- Location: LABCELL_X10_Y5_N48
\inst4|inst5|outputs[7]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~19_combout\ = ( \inst4|inst5|outputs[7]~15_combout\ & ( \inst4|inst5|outputs[7]~16_combout\ & ( (!\inst5|Mux22~combout\) # ((!\inst5|Mux21~combout\ & (\inst4|inst5|outputs[7]~17_combout\)) # (\inst5|Mux21~combout\ & 
-- ((\inst4|inst5|outputs[7]~18_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[7]~15_combout\ & ( \inst4|inst5|outputs[7]~16_combout\ & ( (!\inst5|Mux22~combout\ & (((\inst5|Mux21~combout\)))) # (\inst5|Mux22~combout\ & ((!\inst5|Mux21~combout\ & 
-- (\inst4|inst5|outputs[7]~17_combout\)) # (\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[7]~18_combout\))))) ) ) ) # ( \inst4|inst5|outputs[7]~15_combout\ & ( !\inst4|inst5|outputs[7]~16_combout\ & ( (!\inst5|Mux22~combout\ & (((!\inst5|Mux21~combout\)))) 
-- # (\inst5|Mux22~combout\ & ((!\inst5|Mux21~combout\ & (\inst4|inst5|outputs[7]~17_combout\)) # (\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[7]~18_combout\))))) ) ) ) # ( !\inst4|inst5|outputs[7]~15_combout\ & ( !\inst4|inst5|outputs[7]~16_combout\ & ( 
-- (\inst5|Mux22~combout\ & ((!\inst5|Mux21~combout\ & (\inst4|inst5|outputs[7]~17_combout\)) # (\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[7]~18_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[7]~17_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[7]~18_combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[7]~15_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[7]~16_combout\,
	combout => \inst4|inst5|outputs[7]~19_combout\);

-- Location: MLABCELL_X9_Y5_N21
\inst4|inst5|outputs[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~3_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[15][7]~1984_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[13][7]~1988_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[14][7]~1992_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[12][7]~1996_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[13][7]~1988_combout\,
	datab => \inst4|inst6|ALT_INV_output[12][7]~1996_combout\,
	datac => \inst4|inst6|ALT_INV_output[15][7]~1984_combout\,
	datad => \inst4|inst6|ALT_INV_output[14][7]~1992_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~3_combout\);

-- Location: MLABCELL_X9_Y5_N15
\inst4|inst5|outputs[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~0_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[3][7]~2032_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[1][7]~2036_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[2][7]~2040_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[0][7]~2044_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[1][7]~2036_combout\,
	datab => \inst4|inst6|ALT_INV_output[2][7]~2040_combout\,
	datac => \inst4|inst6|ALT_INV_output[0][7]~2044_combout\,
	datad => \inst4|inst6|ALT_INV_output[3][7]~2032_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~0_combout\);

-- Location: MLABCELL_X9_Y5_N54
\inst4|inst5|outputs[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~1_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[11][7]~2016_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[9][7]~2020_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[10][7]~2024_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[8][7]~2028_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[8][7]~2028_combout\,
	datab => \inst4|inst6|ALT_INV_output[10][7]~2024_combout\,
	datac => \inst4|inst6|ALT_INV_output[11][7]~2016_combout\,
	datad => \inst4|inst6|ALT_INV_output[9][7]~2020_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~1_combout\);

-- Location: MLABCELL_X9_Y5_N24
\inst4|inst5|outputs[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~2_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[7][7]~2000_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[5][7]~2004_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[6][7]~2008_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[4][7]~2012_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[6][7]~2008_combout\,
	datab => \inst4|inst6|ALT_INV_output[7][7]~2000_combout\,
	datac => \inst4|inst6|ALT_INV_output[5][7]~2004_combout\,
	datad => \inst4|inst6|ALT_INV_output[4][7]~2012_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~2_combout\);

-- Location: MLABCELL_X9_Y5_N0
\inst4|inst5|outputs[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~4_combout\ = ( \inst4|inst5|outputs[7]~1_combout\ & ( \inst4|inst5|outputs[7]~2_combout\ & ( (!\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[7]~0_combout\) # (\inst5|Mux19~combout\)))) # (\inst5|Mux20~combout\ & 
-- (((!\inst5|Mux19~combout\)) # (\inst4|inst5|outputs[7]~3_combout\))) ) ) ) # ( !\inst4|inst5|outputs[7]~1_combout\ & ( \inst4|inst5|outputs[7]~2_combout\ & ( (!\inst5|Mux20~combout\ & (((!\inst5|Mux19~combout\ & \inst4|inst5|outputs[7]~0_combout\)))) # 
-- (\inst5|Mux20~combout\ & (((!\inst5|Mux19~combout\)) # (\inst4|inst5|outputs[7]~3_combout\))) ) ) ) # ( \inst4|inst5|outputs[7]~1_combout\ & ( !\inst4|inst5|outputs[7]~2_combout\ & ( (!\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[7]~0_combout\) # 
-- (\inst5|Mux19~combout\)))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[7]~3_combout\ & (\inst5|Mux19~combout\))) ) ) ) # ( !\inst4|inst5|outputs[7]~1_combout\ & ( !\inst4|inst5|outputs[7]~2_combout\ & ( (!\inst5|Mux20~combout\ & 
-- (((!\inst5|Mux19~combout\ & \inst4|inst5|outputs[7]~0_combout\)))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[7]~3_combout\ & (\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[7]~3_combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[7]~0_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[7]~1_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[7]~2_combout\,
	combout => \inst4|inst5|outputs[7]~4_combout\);

-- Location: MLABCELL_X9_Y5_N30
\inst4|inst5|outputs[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~7_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[39][7]~1936_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[37][7]~1940_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[38][7]~1944_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[36][7]~1948_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[36][7]~1948_combout\,
	datab => \inst4|inst6|ALT_INV_output[37][7]~1940_combout\,
	datac => \inst4|inst6|ALT_INV_output[38][7]~1944_combout\,
	datad => \inst4|inst6|ALT_INV_output[39][7]~1936_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~7_combout\);

-- Location: LABCELL_X10_Y5_N15
\inst4|inst5|outputs[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~5_combout\ = ( \inst4|inst6|output[32][7]~1980_combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux21~combout\ & ((\inst4|inst6|output[33][7]~1972_combout\))) # (\inst5|Mux21~combout\ & (\inst4|inst6|output[35][7]~1968_combout\)) ) 
-- ) ) # ( !\inst4|inst6|output[32][7]~1980_combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux21~combout\ & ((\inst4|inst6|output[33][7]~1972_combout\))) # (\inst5|Mux21~combout\ & (\inst4|inst6|output[35][7]~1968_combout\)) ) ) ) # ( 
-- \inst4|inst6|output[32][7]~1980_combout\ & ( !\inst5|Mux22~combout\ & ( (!\inst5|Mux21~combout\) # (\inst4|inst6|output[34][7]~1976_combout\) ) ) ) # ( !\inst4|inst6|output[32][7]~1980_combout\ & ( !\inst5|Mux22~combout\ & ( 
-- (\inst4|inst6|output[34][7]~1976_combout\ & \inst5|Mux21~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[34][7]~1976_combout\,
	datab => \inst4|inst6|ALT_INV_output[35][7]~1968_combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst4|inst6|ALT_INV_output[33][7]~1972_combout\,
	datae => \inst4|inst6|ALT_INV_output[32][7]~1980_combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~5_combout\);

-- Location: LABCELL_X10_Y5_N21
\inst4|inst5|outputs[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~6_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[43][7]~1952_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[41][7]~1956_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[42][7]~1960_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[40][7]~1964_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[40][7]~1964_combout\,
	datab => \inst4|inst6|ALT_INV_output[43][7]~1952_combout\,
	datac => \inst4|inst6|ALT_INV_output[41][7]~1956_combout\,
	datad => \inst4|inst6|ALT_INV_output[42][7]~1960_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~6_combout\);

-- Location: LABCELL_X10_Y5_N24
\inst4|inst5|outputs[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~8_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[47][7]~1920_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst6|output[46][7]~1928_combout\ ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[45][7]~1924_combout\ ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst6|output[44][7]~1932_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[46][7]~1928_combout\,
	datab => \inst4|inst6|ALT_INV_output[45][7]~1924_combout\,
	datac => \inst4|inst6|ALT_INV_output[44][7]~1932_combout\,
	datad => \inst4|inst6|ALT_INV_output[47][7]~1920_combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[7]~8_combout\);

-- Location: LABCELL_X10_Y5_N54
\inst4|inst5|outputs[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~9_combout\ = ( \inst4|inst5|outputs[7]~6_combout\ & ( \inst4|inst5|outputs[7]~8_combout\ & ( ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[7]~5_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[7]~7_combout\))) # 
-- (\inst5|Mux19~combout\) ) ) ) # ( !\inst4|inst5|outputs[7]~6_combout\ & ( \inst4|inst5|outputs[7]~8_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[7]~5_combout\))) # (\inst5|Mux20~combout\ & 
-- (\inst4|inst5|outputs[7]~7_combout\)))) # (\inst5|Mux19~combout\ & (\inst5|Mux20~combout\)) ) ) ) # ( \inst4|inst5|outputs[7]~6_combout\ & ( !\inst4|inst5|outputs[7]~8_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & 
-- ((\inst4|inst5|outputs[7]~5_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[7]~7_combout\)))) # (\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\)) ) ) ) # ( !\inst4|inst5|outputs[7]~6_combout\ & ( !\inst4|inst5|outputs[7]~8_combout\ & ( 
-- (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[7]~5_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[7]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[7]~7_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[7]~5_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[7]~6_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[7]~8_combout\,
	combout => \inst4|inst5|outputs[7]~9_combout\);

-- Location: MLABCELL_X13_Y5_N48
\inst4|inst5|outputs[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~11_combout\ = ( \inst4|inst6|output[24][7]~1900_combout\ & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & ((\inst4|inst6|output[26][7]~1896_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst6|output[27][7]~1888_combout\)) ) 
-- ) ) # ( !\inst4|inst6|output[24][7]~1900_combout\ & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & ((\inst4|inst6|output[26][7]~1896_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst6|output[27][7]~1888_combout\)) ) ) ) # ( 
-- \inst4|inst6|output[24][7]~1900_combout\ & ( !\inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\) # (\inst4|inst6|output[25][7]~1892_combout\) ) ) ) # ( !\inst4|inst6|output[24][7]~1900_combout\ & ( !\inst5|Mux21~combout\ & ( (\inst5|Mux22~combout\ & 
-- \inst4|inst6|output[25][7]~1892_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[27][7]~1888_combout\,
	datab => \inst4|inst6|ALT_INV_output[26][7]~1896_combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst4|inst6|ALT_INV_output[25][7]~1892_combout\,
	datae => \inst4|inst6|ALT_INV_output[24][7]~1900_combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[7]~11_combout\);

-- Location: MLABCELL_X13_Y5_N30
\inst4|inst5|outputs[7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~12_combout\ = ( \inst4|inst6|output[21][7]~1876_combout\ & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & (\inst4|inst6|output[22][7]~1880_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst6|output[23][7]~1872_combout\))) ) 
-- ) ) # ( !\inst4|inst6|output[21][7]~1876_combout\ & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & (\inst4|inst6|output[22][7]~1880_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst6|output[23][7]~1872_combout\))) ) ) ) # ( 
-- \inst4|inst6|output[21][7]~1876_combout\ & ( !\inst5|Mux21~combout\ & ( (\inst5|Mux22~combout\) # (\inst4|inst6|output[20][7]~1884_combout\) ) ) ) # ( !\inst4|inst6|output[21][7]~1876_combout\ & ( !\inst5|Mux21~combout\ & ( 
-- (\inst4|inst6|output[20][7]~1884_combout\ & !\inst5|Mux22~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[22][7]~1880_combout\,
	datab => \inst4|inst6|ALT_INV_output[20][7]~1884_combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst4|inst6|ALT_INV_output[23][7]~1872_combout\,
	datae => \inst4|inst6|ALT_INV_output[21][7]~1876_combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[7]~12_combout\);

-- Location: MLABCELL_X13_Y5_N36
\inst4|inst5|outputs[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~13_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[31][7]~1856_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst6|output[29][7]~1860_combout\ ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[30][7]~1864_combout\ ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst6|output[28][7]~1868_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[30][7]~1864_combout\,
	datab => \inst4|inst6|ALT_INV_output[28][7]~1868_combout\,
	datac => \inst4|inst6|ALT_INV_output[31][7]~1856_combout\,
	datad => \inst4|inst6|ALT_INV_output[29][7]~1860_combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~13_combout\);

-- Location: MLABCELL_X13_Y5_N42
\inst4|inst5|outputs[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~10_combout\ = ( \inst4|inst6|output[17][7]~1908_combout\ & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & (\inst4|inst6|output[18][7]~1912_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst6|output[19][7]~1904_combout\))) ) 
-- ) ) # ( !\inst4|inst6|output[17][7]~1908_combout\ & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & (\inst4|inst6|output[18][7]~1912_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst6|output[19][7]~1904_combout\))) ) ) ) # ( 
-- \inst4|inst6|output[17][7]~1908_combout\ & ( !\inst5|Mux21~combout\ & ( (\inst5|Mux22~combout\) # (\inst4|inst6|output[16][7]~1916_combout\) ) ) ) # ( !\inst4|inst6|output[17][7]~1908_combout\ & ( !\inst5|Mux21~combout\ & ( 
-- (\inst4|inst6|output[16][7]~1916_combout\ & !\inst5|Mux22~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst6|ALT_INV_output[18][7]~1912_combout\,
	datab => \inst4|inst6|ALT_INV_output[16][7]~1916_combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst4|inst6|ALT_INV_output[19][7]~1904_combout\,
	datae => \inst4|inst6|ALT_INV_output[17][7]~1908_combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[7]~10_combout\);

-- Location: MLABCELL_X13_Y5_N12
\inst4|inst5|outputs[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~14_combout\ = ( \inst4|inst5|outputs[7]~13_combout\ & ( \inst4|inst5|outputs[7]~10_combout\ & ( (!\inst5|Mux20~combout\ & (((!\inst5|Mux19~combout\)) # (\inst4|inst5|outputs[7]~11_combout\))) # (\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[7]~12_combout\) # (\inst5|Mux19~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[7]~13_combout\ & ( \inst4|inst5|outputs[7]~10_combout\ & ( (!\inst5|Mux20~combout\ & (((!\inst5|Mux19~combout\)) # (\inst4|inst5|outputs[7]~11_combout\))) 
-- # (\inst5|Mux20~combout\ & (((!\inst5|Mux19~combout\ & \inst4|inst5|outputs[7]~12_combout\)))) ) ) ) # ( \inst4|inst5|outputs[7]~13_combout\ & ( !\inst4|inst5|outputs[7]~10_combout\ & ( (!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[7]~11_combout\ & 
-- (\inst5|Mux19~combout\))) # (\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[7]~12_combout\) # (\inst5|Mux19~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[7]~13_combout\ & ( !\inst4|inst5|outputs[7]~10_combout\ & ( (!\inst5|Mux20~combout\ & 
-- (\inst4|inst5|outputs[7]~11_combout\ & (\inst5|Mux19~combout\))) # (\inst5|Mux20~combout\ & (((!\inst5|Mux19~combout\ & \inst4|inst5|outputs[7]~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[7]~11_combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[7]~12_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[7]~13_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[7]~10_combout\,
	combout => \inst4|inst5|outputs[7]~14_combout\);

-- Location: LABCELL_X10_Y5_N33
\inst4|inst5|outputs[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~20_combout\ = ( \inst4|inst5|outputs[7]~9_combout\ & ( \inst4|inst5|outputs[7]~14_combout\ & ( (!\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\) # (\inst4|inst5|outputs[7]~4_combout\)))) # (\inst5|Mux18~combout\ & 
-- (((!\inst5|Mux17~combout\)) # (\inst4|inst5|outputs[7]~19_combout\))) ) ) ) # ( !\inst4|inst5|outputs[7]~9_combout\ & ( \inst4|inst5|outputs[7]~14_combout\ & ( (!\inst5|Mux18~combout\ & (((\inst4|inst5|outputs[7]~4_combout\ & !\inst5|Mux17~combout\)))) # 
-- (\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\)) # (\inst4|inst5|outputs[7]~19_combout\))) ) ) ) # ( \inst4|inst5|outputs[7]~9_combout\ & ( !\inst4|inst5|outputs[7]~14_combout\ & ( (!\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\) # 
-- (\inst4|inst5|outputs[7]~4_combout\)))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[7]~19_combout\ & ((\inst5|Mux17~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[7]~9_combout\ & ( !\inst4|inst5|outputs[7]~14_combout\ & ( (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[7]~4_combout\ & !\inst5|Mux17~combout\)))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[7]~19_combout\ & ((\inst5|Mux17~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[7]~19_combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[7]~4_combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[7]~9_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[7]~14_combout\,
	combout => \inst4|inst5|outputs[7]~20_combout\);

-- Location: LABCELL_X20_Y6_N54
\inst1|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Equal1~2_combout\ = ( \inst4|inst5|outputs[0]~167_combout\ & ( (\inst4|inst4|outputs[0]~167_combout\ & (!\inst4|inst5|outputs[7]~20_combout\ $ (\inst4|inst4|outputs[7]~20_combout\))) ) ) # ( !\inst4|inst5|outputs[0]~167_combout\ & ( 
-- (!\inst4|inst4|outputs[0]~167_combout\ & (!\inst4|inst5|outputs[7]~20_combout\ $ (\inst4|inst4|outputs[7]~20_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|ALT_INV_outputs[7]~20_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[7]~20_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[0]~167_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[0]~167_combout\,
	combout => \inst1|Equal1~2_combout\);

-- Location: LABCELL_X20_Y6_N57
\inst1|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Equal1~1_combout\ = ( \inst4|inst5|outputs[5]~62_combout\ & ( (\inst4|inst4|outputs[5]~62_combout\ & (!\inst4|inst5|outputs[4]~83_combout\ $ (\inst4|inst4|outputs[4]~83_combout\))) ) ) # ( !\inst4|inst5|outputs[5]~62_combout\ & ( 
-- (!\inst4|inst4|outputs[5]~62_combout\ & (!\inst4|inst5|outputs[4]~83_combout\ $ (\inst4|inst4|outputs[4]~83_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[4]~83_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[4]~83_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[5]~62_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[5]~62_combout\,
	combout => \inst1|Equal1~1_combout\);

-- Location: LABCELL_X20_Y6_N6
\inst1|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Equal1~0_combout\ = ( \inst4|inst4|outputs[2]~125_combout\ & ( \inst4|inst5|outputs[1]~146_combout\ & ( (\inst4|inst4|outputs[1]~146_combout\ & (\inst4|inst5|outputs[2]~125_combout\ & (!\inst4|inst4|outputs[3]~104_combout\ $ 
-- (\inst4|inst5|outputs[3]~104_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[2]~125_combout\ & ( \inst4|inst5|outputs[1]~146_combout\ & ( (\inst4|inst4|outputs[1]~146_combout\ & (!\inst4|inst5|outputs[2]~125_combout\ & (!\inst4|inst4|outputs[3]~104_combout\ 
-- $ (\inst4|inst5|outputs[3]~104_combout\)))) ) ) ) # ( \inst4|inst4|outputs[2]~125_combout\ & ( !\inst4|inst5|outputs[1]~146_combout\ & ( (!\inst4|inst4|outputs[1]~146_combout\ & (\inst4|inst5|outputs[2]~125_combout\ & 
-- (!\inst4|inst4|outputs[3]~104_combout\ $ (\inst4|inst5|outputs[3]~104_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[2]~125_combout\ & ( !\inst4|inst5|outputs[1]~146_combout\ & ( (!\inst4|inst4|outputs[1]~146_combout\ & 
-- (!\inst4|inst5|outputs[2]~125_combout\ & (!\inst4|inst4|outputs[3]~104_combout\ $ (\inst4|inst5|outputs[3]~104_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000000010000000001001000000000100000000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[1]~146_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[3]~104_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[2]~125_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~104_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[2]~125_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[1]~146_combout\,
	combout => \inst1|Equal1~0_combout\);

-- Location: LABCELL_X20_Y6_N18
\inst1|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Equal1~3_combout\ = ( \inst1|Equal1~0_combout\ & ( (\inst1|Equal1~2_combout\ & (\inst1|Equal1~1_combout\ & (!\inst4|inst5|outputs[6]~41_combout\ $ (\inst4|inst4|outputs[6]~41_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[6]~41_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[6]~41_combout\,
	datac => \inst1|ALT_INV_Equal1~2_combout\,
	datad => \inst1|ALT_INV_Equal1~1_combout\,
	dataf => \inst1|ALT_INV_Equal1~0_combout\,
	combout => \inst1|Equal1~3_combout\);

-- Location: MLABCELL_X23_Y7_N39
\inst5|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux29~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst2|altsyncram_component|auto_generated|q_a\(14) & \inst2|altsyncram_component|auto_generated|q_a\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux29~0_combout\);

-- Location: MLABCELL_X23_Y7_N54
\inst5|EQ_LAT\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|EQ_LAT~combout\ = ( \inst5|Mux29~0_combout\ & ( \inst1|Equal1~3_combout\ ) ) # ( !\inst5|Mux29~0_combout\ & ( \inst5|EQ_LAT~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Equal1~3_combout\,
	datad => \inst5|ALT_INV_EQ_LAT~combout\,
	dataf => \inst5|ALT_INV_Mux29~0_combout\,
	combout => \inst5|EQ_LAT~combout\);

-- Location: MLABCELL_X23_Y7_N57
\inst5|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux42~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14) & (((!\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(13))))) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|EQ_LAT~combout\ $ (\inst2|altsyncram_component|auto_generated|q_a\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100001110000000010000111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_EQ_LAT~combout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \inst5|Mux42~0_combout\);

-- Location: FF_X7_Y8_N55
\inst|PC_register_R|Q[0]_NEW_REG3608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	asdata => \inst5|Mux42~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[0]_OTERM3609\);

-- Location: LABCELL_X7_Y8_N3
\inst|PC_register_R|Q[0]_NEW3606_RTM03614\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[0]_NEW3606_RTM03614~combout\ = ( !\inst|PC_register_R|Q[0]_OTERM3607\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3607\,
	combout => \inst|PC_register_R|Q[0]_NEW3606_RTM03614~combout\);

-- Location: FF_X7_Y8_N5
\inst|PC_register_R|Q[0]_NEW_REG3612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|PC_register_R|Q[0]_NEW3606_RTM03614~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[0]_OTERM3613\);

-- Location: MLABCELL_X23_Y7_N30
\inst5|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux30~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(0)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & 
-- ( \inst2|altsyncram_component|auto_generated|q_a\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux30~0_combout\);

-- Location: MLABCELL_X23_Y7_N0
\inst5|PCOut[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(0) = (!\inst5|Mux42~0_combout\ & ((\inst5|PCOut\(0)))) # (\inst5|Mux42~0_combout\ & (\inst5|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux30~0_combout\,
	datac => \inst5|ALT_INV_PCOut\(0),
	datad => \inst5|ALT_INV_Mux42~0_combout\,
	combout => \inst5|PCOut\(0));

-- Location: FF_X23_Y7_N2
\inst|PC_register_R|Q[0]_NEW_REG3610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[0]_OTERM3611\);

-- Location: LABCELL_X7_Y8_N0
\inst|PC_register_R|Q[0]_NEW3606\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[0]_OTERM3607\ = ( \inst|PC_register_R|Q[0]_OTERM3611\ & ( (\inst|PC_register_R|Q[0]_OTERM3613\) # (\inst|PC_register_R|Q[0]_OTERM3609\) ) ) # ( !\inst|PC_register_R|Q[0]_OTERM3611\ & ( (!\inst|PC_register_R|Q[0]_OTERM3609\ & 
-- \inst|PC_register_R|Q[0]_OTERM3613\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3609\,
	datac => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3613\,
	dataf => \inst|PC_register_R|ALT_INV_Q[0]_OTERM3611\,
	combout => \inst|PC_register_R|Q[0]_OTERM3607\);

-- Location: MLABCELL_X23_Y7_N36
\inst5|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux26~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(14) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15) & \inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(14) & 
-- ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \inst5|Mux26~0_combout\);

-- Location: MLABCELL_X18_Y7_N51
\inst1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~1_sumout\ = SUM(( \inst4|inst4|outputs[7]~20_combout\ ) + ( GND ) + ( \inst1|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|inst4|ALT_INV_outputs[7]~20_combout\,
	cin => \inst1|Add2~6\,
	sumout => \inst1|Add2~1_sumout\);

-- Location: LABCELL_X19_Y7_N51
\inst1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~1_sumout\ = SUM(( !\inst4|inst5|outputs[7]~20_combout\ $ (\inst4|inst4|outputs[7]~20_combout\) ) + ( \inst1|Add1~7\ ) + ( \inst1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[7]~20_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[7]~20_combout\,
	cin => \inst1|Add1~6\,
	sharein => \inst1|Add1~7\,
	sumout => \inst1|Add1~1_sumout\);

-- Location: LABCELL_X19_Y7_N57
\inst1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux0~0_combout\ = ( \inst4|inst4|outputs[7]~20_combout\ & ( \inst1|Add1~1_sumout\ & ( (!\inst5|Mux28~0_combout\) # ((!\inst5|Mux26~0_combout\ & (\inst4|inst5|outputs[7]~20_combout\)) # (\inst5|Mux26~0_combout\ & ((\inst1|Add2~1_sumout\)))) ) ) ) # 
-- ( !\inst4|inst4|outputs[7]~20_combout\ & ( \inst1|Add1~1_sumout\ & ( (!\inst5|Mux26~0_combout\ & (((!\inst5|Mux28~0_combout\)))) # (\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst5|outputs[7]~20_combout\)) # (\inst5|Mux28~0_combout\ & 
-- ((\inst1|Add2~1_sumout\))))) ) ) ) # ( \inst4|inst4|outputs[7]~20_combout\ & ( !\inst1|Add1~1_sumout\ & ( (!\inst5|Mux26~0_combout\ & (\inst4|inst5|outputs[7]~20_combout\ & (\inst5|Mux28~0_combout\))) # (\inst5|Mux26~0_combout\ & 
-- (((!\inst5|Mux28~0_combout\) # (\inst1|Add2~1_sumout\)))) ) ) ) # ( !\inst4|inst4|outputs[7]~20_combout\ & ( !\inst1|Add1~1_sumout\ & ( (\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst5|outputs[7]~20_combout\)) # 
-- (\inst5|Mux28~0_combout\ & ((\inst1|Add2~1_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101010100100101011110110000101101011111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux26~0_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[7]~20_combout\,
	datac => \inst5|ALT_INV_Mux28~0_combout\,
	datad => \inst1|ALT_INV_Add2~1_sumout\,
	datae => \inst4|inst4|ALT_INV_outputs[7]~20_combout\,
	dataf => \inst1|ALT_INV_Add1~1_sumout\,
	combout => \inst1|Mux0~0_combout\);

-- Location: LABCELL_X10_Y14_N12
\inst1|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux0~2_combout\ = ( \inst5|Mux27~0_combout\ & ( \inst1|Mux0~1_combout\ & ( \inst1|Mux0~0_combout\ ) ) ) # ( !\inst5|Mux27~0_combout\ & ( \inst1|Mux0~1_combout\ ) ) # ( \inst5|Mux27~0_combout\ & ( !\inst1|Mux0~1_combout\ & ( \inst1|Mux0~0_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_Mux0~0_combout\,
	datae => \inst5|ALT_INV_Mux27~0_combout\,
	dataf => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst1|Mux0~2_combout\);

-- Location: MLABCELL_X9_Y14_N12
\inst1|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux1~2_combout\ = ( \inst5|Mux27~0_combout\ & ( \inst1|Mux1~1_combout\ & ( \inst1|Mux1~0_combout\ ) ) ) # ( !\inst5|Mux27~0_combout\ & ( \inst1|Mux1~1_combout\ ) ) # ( \inst5|Mux27~0_combout\ & ( !\inst1|Mux1~1_combout\ & ( \inst1|Mux1~0_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_Mux1~0_combout\,
	datae => \inst5|ALT_INV_Mux27~0_combout\,
	dataf => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst1|Mux1~2_combout\);

-- Location: LABCELL_X12_Y14_N15
\inst1|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux2~2_combout\ = ( \inst1|Mux2~0_combout\ & ( \inst5|Mux27~0_combout\ ) ) # ( \inst1|Mux2~0_combout\ & ( !\inst5|Mux27~0_combout\ & ( \inst1|Mux2~1_combout\ ) ) ) # ( !\inst1|Mux2~0_combout\ & ( !\inst5|Mux27~0_combout\ & ( \inst1|Mux2~1_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux2~1_combout\,
	datae => \inst1|ALT_INV_Mux2~0_combout\,
	dataf => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst1|Mux2~2_combout\);

-- Location: MLABCELL_X9_Y14_N9
\inst1|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux3~2_combout\ = ( \inst5|Mux27~0_combout\ & ( \inst1|Mux3~1_combout\ & ( \inst1|Mux3~0_combout\ ) ) ) # ( !\inst5|Mux27~0_combout\ & ( \inst1|Mux3~1_combout\ ) ) # ( \inst5|Mux27~0_combout\ & ( !\inst1|Mux3~1_combout\ & ( \inst1|Mux3~0_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux27~0_combout\,
	dataf => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst1|Mux3~2_combout\);

-- Location: MLABCELL_X9_Y14_N36
\inst1|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux4~2_combout\ = ( \inst5|Mux27~0_combout\ & ( \inst1|Mux4~1_combout\ & ( \inst1|Mux4~0_combout\ ) ) ) # ( !\inst5|Mux27~0_combout\ & ( \inst1|Mux4~1_combout\ ) ) # ( \inst5|Mux27~0_combout\ & ( !\inst1|Mux4~1_combout\ & ( \inst1|Mux4~0_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux27~0_combout\,
	dataf => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst1|Mux4~2_combout\);

-- Location: LABCELL_X10_Y14_N42
\inst1|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux5~2_combout\ = ( \inst1|Mux5~1_combout\ & ( (!\inst5|Mux27~0_combout\) # (\inst1|Mux5~0_combout\) ) ) # ( !\inst1|Mux5~1_combout\ & ( (\inst5|Mux27~0_combout\ & \inst1|Mux5~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux27~0_combout\,
	datac => \inst1|ALT_INV_Mux5~0_combout\,
	datae => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst1|Mux5~2_combout\);

-- Location: MLABCELL_X9_Y14_N30
\inst1|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux6~2_combout\ = ( \inst5|Mux27~0_combout\ & ( \inst1|Mux6~1_combout\ & ( \inst1|Mux6~0_combout\ ) ) ) # ( !\inst5|Mux27~0_combout\ & ( \inst1|Mux6~1_combout\ ) ) # ( \inst5|Mux27~0_combout\ & ( !\inst1|Mux6~1_combout\ & ( \inst1|Mux6~0_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux27~0_combout\,
	dataf => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst1|Mux6~2_combout\);

-- Location: LABCELL_X12_Y14_N9
\inst1|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux7~2_combout\ = ( \inst5|Mux27~0_combout\ & ( \inst1|Mux7~0_combout\ ) ) # ( !\inst5|Mux27~0_combout\ & ( \inst1|Mux7~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux7~0_combout\,
	datac => \inst1|ALT_INV_Mux7~1_combout\,
	dataf => \inst5|ALT_INV_Mux27~0_combout\,
	combout => \inst1|Mux7~2_combout\);

-- Location: LABCELL_X40_Y15_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


