# compile vhdl design source files
vhdl xil_defaultlib  "../../../lesson_04.srcs/sources_1/new/if_generate.vhd"
vhdl xil_defaultlib  "../../../lesson_04.srcs/sim_1/new/if_generate_tb.vhd"

# Do not sort compile order
nosort
