{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-198,-72",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ROW_REQ_TX -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port EVENT_STREAM_TX -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port qsfp0_gt -pg 1 -lvl 7 -x 1990 -y 560 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 7 -x 1990 -y 740 -defaultsOSRD
preplace port RX_STREAM_CH0 -pg 1 -lvl 7 -x 1990 -y 640 -defaultsOSRD
preplace port RX_STREAM_CH1 -pg 1 -lvl 7 -x 1990 -y 260 -defaultsOSRD
preplace port port-id_channel_up_0 -pg 1 -lvl 7 -x 1990 -y 860 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_rx_data_stream_clk -pg 1 -lvl 7 -x 1990 -y 540 -defaultsOSRD
preplace port port-id_channel_up_1 -pg 1 -lvl 7 -x 1990 -y 520 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace portBus rx_data_stream_resetn -pg 1 -lvl 7 -x 1990 -y 580 -defaultsOSRD
preplace portBus reset_in -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace inst rx0_reset_inverter -pg 1 -lvl 5 -x 1540 -y 800 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace inst rx0_axis_fifo -pg 1 -lvl 6 -x 1850 -y 640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 15 14} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 40L -pinDir s_axis_aclk left -pinY s_axis_aclk 20L
preplace inst rx1_axis_fifo -pg 1 -lvl 6 -x 1850 -y 260 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 120L -pinDir s_axis_aclk left -pinY s_axis_aclk 180L -pinDir m_axis_aclk left -pinY m_axis_aclk 200L
preplace inst rx1_reset_inverter -pg 1 -lvl 5 -x 1540 -y 380 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace inst axis_clock_converter -pg 1 -lvl 2 -x 470 -y 180 -swap {0 1 2 3 4 5 6 7 9 8 10 11} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 40L -pinDir m_axis_aresetn left -pinY m_axis_aresetn 20L -pinDir s_axis_aclk left -pinY s_axis_aclk 60L -pinDir m_axis_aclk right -pinY m_axis_aclk 20R
preplace inst axis_register_slice -pg 1 -lvl 1 -x 170 -y 180 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 40L
preplace inst qsfp0_ethernet -pg 1 -lvl 4 -x 1160 -y 640 -swap {15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 0 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 224 231 221 222 225 220 229 217 213 223 216 215 218 214 232 227 228 230 226 219 212} -defaultsOSRD -pinDir gt_serial_port right -pinY gt_serial_port 20R -pinDir gt_ref_clk left -pinY gt_ref_clk 0L -pinDir axis_tx left -pinY axis_tx 60L -pinDir axis_rx right -pinY axis_rx 0R -pinDir stat_tx right -pinY stat_tx 40R -pinDir stat_rx right -pinY stat_rx 60R -pinDir stat_rx.stat_rx_status right -pinY stat_rx.stat_rx_status 80R -pinDir ctl_tx left -pinY ctl_tx 80L -pinDir ctl_tx.ctl_tx_enable left -pinY ctl_tx.ctl_tx_enable 100L -pinDir ctl_rx left -pinY ctl_rx 120L -pinDir ctl_rx.ctl_rx_enable left -pinY ctl_rx.ctl_rx_enable 140L -pinDir core_drp left -pinY core_drp 160L -pinDir rx_otn_out right -pinY rx_otn_out 100R -pinDir gt_txusrclk2 left -pinY gt_txusrclk2 300L -pinBusDir gt_loopback_in left -pinBusY gt_loopback_in 380L -pinDir gt_ref_clk_out right -pinY gt_ref_clk_out 180R -pinBusDir gt_rxrecclkout right -pinBusY gt_rxrecclkout 200R -pinBusDir gt_powergoodout right -pinBusY gt_powergoodout 240R -pinDir gtwiz_reset_tx_datapath left -pinY gtwiz_reset_tx_datapath 280L -pinDir gtwiz_reset_rx_datapath left -pinY gtwiz_reset_rx_datapath 340L -pinDir sys_reset left -pinY sys_reset 220L -pinDir init_clk left -pinY init_clk 200L -pinBusDir rx_preambleout right -pinBusY rx_preambleout 220R -pinDir usr_rx_reset right -pinY usr_rx_reset 160R -pinDir gt_rxusrclk2 right -pinY gt_rxusrclk2 140R -pinDir core_rx_reset left -pinY core_rx_reset 240L -pinDir rx_clk right -pinY rx_clk 120R -pinDir core_tx_reset left -pinY core_tx_reset 400L -pinDir tx_ovfout right -pinY tx_ovfout 260R -pinDir tx_unfout right -pinY tx_unfout 280R -pinBusDir tx_preamblein left -pinBusY tx_preamblein 360L -pinDir usr_tx_reset left -pinY usr_tx_reset 320L -pinDir core_drp_reset left -pinY core_drp_reset 260L -pinDir drp_clk left -pinY drp_clk 180L
preplace inst row_request_clock_converter -pg 1 -lvl 2 -x 470 -y 720 -swap {0 1 2 3 4 5 6 7 8 9 10 12 11 13} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 20L -pinDir m_axis_aresetn left -pinY m_axis_aresetn 60L -pinDir s_axis_aclk left -pinY s_axis_aclk 40L -pinDir m_axis_aclk right -pinY m_axis_aclk 160R
preplace inst tx0_reset_inverter -pg 1 -lvl 1 -x 170 -y 780 -swap {1 0} -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 180R -pinBusDir Res right -pinBusY Res 0R
preplace inst tx0_width_converter -pg 1 -lvl 3 -x 770 -y 700 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 20L -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir clk left -pinY clk 180L
preplace inst qsfp1_ethernet -pg 1 -lvl 4 -x 1160 -y 180 -swap {198 1 2 3 4 191 6 7 5 9 10 11 12 13 14 0 16 17 18 19 20 15 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 8 192 193 194 195 196 197 21 199 200 201 202 203 204 205 206 207 208 209 210 211 212 229 223 215 225 230 231 219 213 222 214 216 220 221 224 227 228 232 218 226 217} -defaultsOSRD -pinDir gt_serial_port right -pinY gt_serial_port 180R -pinDir gt_ref_clk left -pinY gt_ref_clk 120L -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx right -pinY axis_rx 80R -pinDir stat_tx right -pinY stat_tx 100R -pinDir stat_rx right -pinY stat_rx 140R -pinDir stat_rx.stat_rx_status right -pinY stat_rx.stat_rx_status 160R -pinDir ctl_tx left -pinY ctl_tx 40L -pinDir ctl_tx.ctl_tx_enable left -pinY ctl_tx.ctl_tx_enable 60L -pinDir ctl_rx left -pinY ctl_rx 80L -pinDir ctl_rx.ctl_rx_enable left -pinY ctl_rx.ctl_rx_enable 100L -pinDir core_drp left -pinY core_drp 20L -pinDir rx_otn_out right -pinY rx_otn_out 120R -pinDir gt_txusrclk2 left -pinY gt_txusrclk2 140L -pinBusDir gt_loopback_in left -pinBusY gt_loopback_in 300L -pinDir gt_ref_clk_out right -pinY gt_ref_clk_out 300R -pinBusDir gt_rxrecclkout right -pinBusY gt_rxrecclkout 220R -pinBusDir gt_powergoodout right -pinBusY gt_powergoodout 320R -pinDir gtwiz_reset_tx_datapath left -pinY gtwiz_reset_tx_datapath 320L -pinDir gtwiz_reset_rx_datapath left -pinY gtwiz_reset_rx_datapath 340L -pinDir sys_reset left -pinY sys_reset 220L -pinDir init_clk left -pinY init_clk 160L -pinBusDir rx_preambleout right -pinBusY rx_preambleout 280R -pinDir usr_rx_reset right -pinY usr_rx_reset 200R -pinDir gt_rxusrclk2 right -pinY gt_rxusrclk2 240R -pinDir core_rx_reset left -pinY core_rx_reset 240L -pinDir rx_clk right -pinY rx_clk 260R -pinDir core_tx_reset left -pinY core_tx_reset 260L -pinDir tx_ovfout right -pinY tx_ovfout 340R -pinDir tx_unfout right -pinY tx_unfout 360R -pinBusDir tx_preamblein left -pinBusY tx_preamblein 360L -pinDir usr_tx_reset left -pinY usr_tx_reset 200L -pinDir core_drp_reset left -pinY core_drp_reset 280L -pinDir drp_clk left -pinY drp_clk 180L
preplace inst tx1_reset_inverter -pg 1 -lvl 1 -x 170 -y 60 -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 0R -pinBusDir Res right -pinBusY Res 20R
preplace inst tx1_width_converter -pg 1 -lvl 3 -x 770 -y 180 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir clk left -pinY clk 20L
preplace inst rx_tx_enable -pg 1 -lvl 3 -x 770 -y 560 -swap {1 0 2} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 0L -pinDir enable right -pinY enable 0R
preplace netloc aurora_core_user_clk_out 1 4 3 1370 620 1710 540 NJ
preplace netloc master_reset_Res 1 0 4 NJ 400 NJ 400 NJ 400 940
preplace netloc qsfp0_ethernet_gt_txusrclk2 1 2 2 620 940 NJ
preplace netloc qsfp0_ethernet_stat_rx_status 1 4 3 1350J 860 NJ 860 NJ
preplace netloc qsfp0_ethernet_usr_rx_reset 1 4 1 NJ 800
preplace netloc qsfp0_ethernet_usr_tx_reset 1 1 3 NJ 960 NJ 960 NJ
preplace netloc qsfp1_ethernet_gt_rxusrclk2 1 4 2 1350 440 NJ
preplace netloc qsfp1_ethernet_gt_txusrclk2 1 2 2 620 100 940J
preplace netloc qsfp1_ethernet_stat_rx_status 1 4 3 1390J 240 1690J 520 NJ
preplace netloc qsfp1_ethernet_usr_rx_reset 1 4 1 N 380
preplace netloc qsfp1_ethernet_usr_tx_reset 1 1 3 NJ 60 600J 260 920J
preplace netloc reset_inverter_1_Res 1 5 1 NJ 380
preplace netloc reset_inverter_Res 1 5 2 1730 580 NJ
preplace netloc resetn_in_1 1 0 2 40 660 300
preplace netloc rx_tx_enable_0_enable 1 3 1 960 240n
preplace netloc system_clock_IBUF_OUT 1 0 4 20 680 320 660 640J 120 900
preplace netloc tx0_reset_inverter_Res 1 1 2 340 560 NJ
preplace netloc tx1_reset_inverter_Res 1 1 1 300 80n
preplace netloc Conn1 1 4 3 1390J 740 NJ 740 NJ
preplace netloc Conn4 1 4 3 NJ 660 1690J 560 NJ
preplace netloc EVENT_STREAM_TX_1 1 0 1 NJ 180
preplace netloc ROW_REQ_TX_1 1 0 2 NJ 720 NJ
preplace netloc axis256_to_512_0_AXIS_TX 1 3 1 N 700
preplace netloc axis256_to_512_1_AXIS_TX 1 3 1 N 180
preplace netloc axis_clock_converter_M_AXIS 1 2 1 N 180
preplace netloc axis_register_slice_0_M_AXIS 1 1 1 N 180
preplace netloc qsfp0_clk_1 1 0 4 NJ 640 NJ 640 NJ 640 NJ
preplace netloc qsfp1_clk_1 1 0 4 NJ 300 NJ 300 NJ 300 NJ
preplace netloc qsfp1_ethernet_axis_rx 1 4 2 NJ 260 N
preplace netloc row_request_clock_converter_M_AXIS 1 2 1 N 720
preplace netloc rx0_axis_fifo_M_AXIS 1 6 1 NJ 640
preplace netloc rx1_axis_fifo_M_AXIS 1 6 1 NJ 260
preplace netloc qsfp0_ethernet_axis_rx1 1 4 2 N 640 NJ
levelinfo -pg 1 0 170 470 770 1160 1540 1850 1990
pagesize -pg 1 -db -bbox -sgen -190 0 2240 1100
",
   "No Loops_ScaleFactor":"0.577082",
   "No Loops_TopLeft":"-187,-83",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port AXI_STREAM_TX -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port AXI_STREAM_RX -pg 1 -lvl 4 -x 1000 -y 50 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port qsfp_tx -pg 1 -lvl 4 -x 1000 -y 20 -defaultsOSRD
preplace port qsfp_rx -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 4 -x 1000 -y 70 -defaultsOSRD
preplace port port-id_clock -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 4 -x 1000 -y 270 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD
preplace portBus sys_reset_out -pg 1 -lvl 4 -x 1000 -y 90 -defaultsOSRD
preplace portBus probe0 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace inst aurora_core -pg 1 -lvl 2 -x 490 -y 420 -defaultsOSRD
preplace inst reset_inverter -pg 1 -lvl 2 -x 490 -y 150 -defaultsOSRD
preplace inst stream_signals -pg 1 -lvl 3 -x 850 -y 170 -defaultsOSRD
preplace inst reset_delay -pg 1 -lvl 1 -x 160 -y 550 -defaultsOSRD
preplace netloc reset_delay_0_reset_out 1 1 1 290 440n
preplace netloc reset_inverter_Res 1 2 1 690J 150n
preplace netloc aurora_core_channel_up1 1 2 2 720J 60 960J
preplace netloc system_clock_IBUF_OUT 1 0 2 40 480 N
preplace netloc aurora_core_user_clk_out 1 2 2 750 270 NJ
preplace netloc aurora_core_sys_reset_out 1 1 3 290 220 740 70 950J
preplace netloc xfer_time 1 0 3 NJ 210 NJ 210 NJ
preplace netloc system_reset_peripheral_reset 1 0 1 NJ 560
preplace netloc bandwidth_test_0_OUT_AXIS 1 0 3 NJ 240 280 90 730J
preplace netloc aurora_core_USER_DATA_M_AXIS_RX 1 2 2 700 50 NJ
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 2 NJ 380 NJ
preplace netloc aurora_core_GT_SERIAL_TX 1 2 2 710J 20 NJ
preplace netloc GT_SERIAL_RX_0_1 1 0 2 NJ 420 NJ
levelinfo -pg 1 0 160 490 850 1000
pagesize -pg 1 -db -bbox -sgen -150 0 1180 610
"
}
0
