#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 30 12:24:25 2023
# Process ID: 19940
# Current directory: F:/Desktop/pipelineCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21928 F:\Desktop\pipelineCPU\pipelineCPU.xpr
# Log file: F:/Desktop/pipelineCPU/vivado.log
# Journal file: F:/Desktop/pipelineCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/pipelineCPU/pipelineCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 945.641 ; gain = 279.805
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/ip_data_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/ip_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2458] undeclared symbol cofreg_wen, assumed default net type wire [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
"xelab -wto c98cc6485a5840a885bee4d88ec90f45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c98cc6485a5840a885bee4d88ec90f45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'hi_i' [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips.v:198]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'counter_num' [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {F:/Desktop/pipelineCPU/openmips_min_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/Desktop/pipelineCPU/openmips_min_sopc_tb_behav.wcfg
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1207.816 ; gain = 47.621
save_wave_config {F:/Desktop/pipelineCPU/openmips_min_sopc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/ip_data_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/ip_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
"xelab -wto c98cc6485a5840a885bee4d88ec90f45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c98cc6485a5840a885bee4d88ec90f45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'hi_i' [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips.v:198]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'counter_num' [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v:87]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {F:/Desktop/pipelineCPU/openmips_min_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/Desktop/pipelineCPU/openmips_min_sopc_tb_behav.wcfg
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1207.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/ip_data_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/ip_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2458] undeclared symbol cofreg_wen, assumed default net type wire [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
"xelab -wto c98cc6485a5840a885bee4d88ec90f45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c98cc6485a5840a885bee4d88ec90f45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'hi_i' [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips.v:198]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'counter_num' [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {F:/Desktop/pipelineCPU/openmips_min_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/Desktop/pipelineCPU/openmips_min_sopc_tb_behav.wcfg
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1207.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/ip_data_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/ip_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2458] undeclared symbol cofreg_wen, assumed default net type wire [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
"xelab -wto c98cc6485a5840a885bee4d88ec90f45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c98cc6485a5840a885bee4d88ec90f45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'hi_i' [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips.v:198]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'counter_num' [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {F:/Desktop/pipelineCPU/openmips_min_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/Desktop/pipelineCPU/openmips_min_sopc_tb_behav.wcfg
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1207.816 ; gain = 0.000
save_wave_config {F:/Desktop/pipelineCPU/openmips_min_sopc_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/ip_data_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/ip_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2458] undeclared symbol cofreg_wen, assumed default net type wire [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
"xelab -wto c98cc6485a5840a885bee4d88ec90f45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c98cc6485a5840a885bee4d88ec90f45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'hi_i' [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips.v:198]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'counter_num' [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1207.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/ip_data_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/ip_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2458] undeclared symbol cofreg_wen, assumed default net type wire [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/pipelineCPU/pipelineCPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
"xelab -wto c98cc6485a5840a885bee4d88ec90f45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c98cc6485a5840a885bee4d88ec90f45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'hi_i' [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips.v:198]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'counter_num' [F:/Desktop/pipelineCPU/pipelineCPU.srcs/sources_1/new/openmips_min_sopc.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desktop/pipelineCPU/pipelineCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {F:/Desktop/pipelineCPU/openmips_min_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/Desktop/pipelineCPU/openmips_min_sopc_tb_behav.wcfg
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
aaa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1207.816 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Desktop/pipelineCPU/pipelineCPU.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Aug 30 12:48:40 2023] Launched synth_1...
Run output will be captured here: F:/Desktop/pipelineCPU/pipelineCPU.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a35tcsg324-1I
INFO: [Device 21-403] Loading part xa7a35tcsg324-1I
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.875 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Desktop/pipelineCPU/pipelineCPU.srcs/constrs_1/new/confreg_ports.xdc]
Finished Parsing XDC File [F:/Desktop/pipelineCPU/pipelineCPU.srcs/constrs_1/new/confreg_ports.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1417.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1560.398 ; gain = 352.582
launch_runs impl_1 -to_step write_bitstream -jobs 6
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1594.094 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1612.746 ; gain = 17.930
[Wed Aug 30 12:49:37 2023] Launched impl_1...
Run output will be captured here: F:/Desktop/pipelineCPU/pipelineCPU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1901.391 ; gain = 12.734
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/Desktop/pipelineCPU/pipelineCPU.runs/impl_1/openmips_min_sopc.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Desktop/pipelineCPU/pipelineCPU.runs/impl_1/openmips_min_sopc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 30 12:51:56 2023...
