<stg><name>Compute</name>


<trans_list>

<trans id="3634" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3635" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3678" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3679" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3680" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3681" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3682" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3683" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3684" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3685" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3686" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3687" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3688" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3689" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3690" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3691" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3692" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3693" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3694" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3695" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3696" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3697" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3698" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3699" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3700" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3701" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3702" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3703" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3704" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3705" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3706" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3707" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3708" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3709" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3710" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3711" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3712" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3713" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3714" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_521" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3715" from="39" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_521" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3674" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3675" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3676" from="42" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:0 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %input_buffer

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_buffer, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %weight_buffer, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_buffer, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln99 = br void %for.body.split

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.body.split:0 %i198 = phi i5 0, void %entry, i5 %i, void %for.end

]]></Node>
<StgValue><ssdm name="i198"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87

]]></Node>
<StgValue><ssdm name="specloopname_ln99"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:3 %i = add i5 %i198, i5 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:4 %br_ln103 = br void %fpga_resource_hint.for.body4.63

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1 %j195 = phi i7 0, void %for.body.split, i7 %trunc_ln101, void %fpga_resource_hint.for.body4.63

]]></Node>
<StgValue><ssdm name="j195"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body4.63:2 %j195_cast = zext i7 %j195

]]></Node>
<StgValue><ssdm name="j195_cast"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:6 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j195, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:7 %zext_ln106 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:8 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:9 %zext_ln107 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:10 %weight_buffer_addr = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="weight_buffer_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:11 %input_buffer_addr = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="input_buffer_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:12 %input_buffer_load = load i5 %input_buffer_addr

]]></Node>
<StgValue><ssdm name="input_buffer_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:14 %weight_buffer_load = load i10 %weight_buffer_addr

]]></Node>
<StgValue><ssdm name="weight_buffer_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:214 %or_ln106 = or i5 %lshr_ln, i5 1

]]></Node>
<StgValue><ssdm name="or_ln106"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:215 %zext_ln106_1 = zext i5 %or_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:216 %tmp_203 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:217 %zext_ln107_1 = zext i10 %tmp_203

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:218 %weight_buffer_addr_128 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_128"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:219 %input_buffer_addr_2 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_1

]]></Node>
<StgValue><ssdm name="input_buffer_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:220 %input_buffer_load_1 = load i5 %input_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_load_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:222 %weight_buffer_load_1 = load i10 %weight_buffer_addr_128

]]></Node>
<StgValue><ssdm name="weight_buffer_load_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body4.63:3334 %j = add i8 %j195_cast, i8 64

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body4.63:3335 %trunc_ln101 = trunc i8 %j

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3336 %tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %j, i32 7

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3337 %br_ln103 = br i1 %tmp_521, void %fpga_resource_hint.for.body4.63, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:12 %input_buffer_load = load i5 %input_buffer_addr

]]></Node>
<StgValue><ssdm name="input_buffer_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:13 %di_V = trunc i64 %input_buffer_load

]]></Node>
<StgValue><ssdm name="di_V"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:14 %weight_buffer_load = load i10 %weight_buffer_addr

]]></Node>
<StgValue><ssdm name="weight_buffer_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:15 %wi_V = trunc i64 %weight_buffer_load

]]></Node>
<StgValue><ssdm name="wi_V"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:17 %sext_ln1317 = sext i16 %di_V

]]></Node>
<StgValue><ssdm name="sext_ln1317"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:18 %sext_ln1319 = sext i16 %wi_V

]]></Node>
<StgValue><ssdm name="sext_ln1319"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:19 %r_V_130 = mul i32 %sext_ln1319, i32 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:64 %di_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:65 %wi_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:67 %sext_ln1317_1 = sext i16 %di_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1317_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:68 %sext_ln1319_1 = sext i16 %wi_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1319_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:69 %r_V_131 = mul i32 %sext_ln1319_1, i32 %sext_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:114 %di_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:115 %wi_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:164 %di_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:165 %wi_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_3"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:220 %input_buffer_load_1 = load i5 %input_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_load_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:221 %di_V_4 = trunc i64 %input_buffer_load_1

]]></Node>
<StgValue><ssdm name="di_V_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:222 %weight_buffer_load_1 = load i10 %weight_buffer_addr_128

]]></Node>
<StgValue><ssdm name="weight_buffer_load_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:223 %wi_V_4 = trunc i64 %weight_buffer_load_1

]]></Node>
<StgValue><ssdm name="wi_V_4"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:272 %di_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_5"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:273 %wi_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:322 %di_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_1, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_6"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:323 %wi_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_1, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_6"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:372 %di_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_1, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_7"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:373 %wi_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_1, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_7"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:422 %or_ln106_1 = or i5 %lshr_ln, i5 2

]]></Node>
<StgValue><ssdm name="or_ln106_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:423 %zext_ln106_2 = zext i5 %or_ln106_1

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:424 %tmp_212 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_1

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:425 %zext_ln107_2 = zext i10 %tmp_212

]]></Node>
<StgValue><ssdm name="zext_ln107_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:426 %weight_buffer_addr_129 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_2

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_129"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:427 %input_buffer_addr_3 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="input_buffer_addr_3"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:428 %input_buffer_load_2 = load i5 %input_buffer_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_load_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:430 %weight_buffer_load_2 = load i10 %weight_buffer_addr_129

]]></Node>
<StgValue><ssdm name="weight_buffer_load_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:630 %or_ln106_2 = or i5 %lshr_ln, i5 3

]]></Node>
<StgValue><ssdm name="or_ln106_2"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:631 %zext_ln106_3 = zext i5 %or_ln106_2

]]></Node>
<StgValue><ssdm name="zext_ln106_3"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:632 %tmp_221 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_2

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:633 %zext_ln107_3 = zext i10 %tmp_221

]]></Node>
<StgValue><ssdm name="zext_ln107_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:634 %weight_buffer_addr_130 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_130"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:635 %input_buffer_addr_4 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_3

]]></Node>
<StgValue><ssdm name="input_buffer_addr_4"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:636 %input_buffer_load_3 = load i5 %input_buffer_addr_4

]]></Node>
<StgValue><ssdm name="input_buffer_load_3"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:638 %weight_buffer_load_3 = load i10 %weight_buffer_addr_130

]]></Node>
<StgValue><ssdm name="weight_buffer_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:19 %r_V_130 = mul i32 %sext_ln1319, i32 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:69 %r_V_131 = mul i32 %sext_ln1319_1, i32 %sext_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:117 %sext_ln1317_2 = sext i16 %di_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1317_2"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:118 %sext_ln1319_2 = sext i16 %wi_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1319_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:119 %r_V = mul i32 %sext_ln1319_2, i32 %sext_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:167 %sext_ln1317_3 = sext i16 %di_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1317_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:168 %sext_ln1319_3 = sext i16 %wi_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1319_3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:169 %r_V_132 = mul i32 %sext_ln1319_3, i32 %sext_ln1317_3

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:428 %input_buffer_load_2 = load i5 %input_buffer_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_load_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:429 %di_V_8 = trunc i64 %input_buffer_load_2

]]></Node>
<StgValue><ssdm name="di_V_8"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:430 %weight_buffer_load_2 = load i10 %weight_buffer_addr_129

]]></Node>
<StgValue><ssdm name="weight_buffer_load_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:431 %wi_V_8 = trunc i64 %weight_buffer_load_2

]]></Node>
<StgValue><ssdm name="wi_V_8"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:480 %di_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_9"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:481 %wi_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_9"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:530 %di_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_2, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_10"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:531 %wi_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_2, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_10"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:580 %di_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_2, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_11"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:581 %wi_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_2, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_11"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:636 %input_buffer_load_3 = load i5 %input_buffer_addr_4

]]></Node>
<StgValue><ssdm name="input_buffer_load_3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:637 %di_V_12 = trunc i64 %input_buffer_load_3

]]></Node>
<StgValue><ssdm name="di_V_12"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:638 %weight_buffer_load_3 = load i10 %weight_buffer_addr_130

]]></Node>
<StgValue><ssdm name="weight_buffer_load_3"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:639 %wi_V_12 = trunc i64 %weight_buffer_load_3

]]></Node>
<StgValue><ssdm name="wi_V_12"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:688 %di_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_13"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:689 %wi_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_13"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:738 %di_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_3, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_14"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:739 %wi_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_3, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_14"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:788 %di_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_3, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_15"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:789 %wi_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_3, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_15"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:838 %or_ln106_3 = or i5 %lshr_ln, i5 4

]]></Node>
<StgValue><ssdm name="or_ln106_3"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:839 %zext_ln106_4 = zext i5 %or_ln106_3

]]></Node>
<StgValue><ssdm name="zext_ln106_4"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:840 %tmp_230 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_3

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:841 %zext_ln107_4 = zext i10 %tmp_230

]]></Node>
<StgValue><ssdm name="zext_ln107_4"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:842 %weight_buffer_addr_131 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_4

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_131"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:843 %input_buffer_addr_5 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_4

]]></Node>
<StgValue><ssdm name="input_buffer_addr_5"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:844 %input_buffer_load_4 = load i5 %input_buffer_addr_5

]]></Node>
<StgValue><ssdm name="input_buffer_load_4"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:846 %weight_buffer_load_4 = load i10 %weight_buffer_addr_131

]]></Node>
<StgValue><ssdm name="weight_buffer_load_4"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1046 %or_ln106_4 = or i5 %lshr_ln, i5 5

]]></Node>
<StgValue><ssdm name="or_ln106_4"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1047 %zext_ln106_5 = zext i5 %or_ln106_4

]]></Node>
<StgValue><ssdm name="zext_ln106_5"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1048 %tmp_239 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_4

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1049 %zext_ln107_5 = zext i10 %tmp_239

]]></Node>
<StgValue><ssdm name="zext_ln107_5"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1050 %weight_buffer_addr_132 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_5

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_132"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1051 %input_buffer_addr_6 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_5

]]></Node>
<StgValue><ssdm name="input_buffer_addr_6"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1052 %input_buffer_load_5 = load i5 %input_buffer_addr_6

]]></Node>
<StgValue><ssdm name="input_buffer_load_5"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1054 %weight_buffer_load_5 = load i10 %weight_buffer_addr_132

]]></Node>
<StgValue><ssdm name="weight_buffer_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="161" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:19 %r_V_130 = mul i32 %sext_ln1319, i32 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:69 %r_V_131 = mul i32 %sext_ln1319_1, i32 %sext_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:119 %r_V = mul i32 %sext_ln1319_2, i32 %sext_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:169 %r_V_132 = mul i32 %sext_ln1319_3, i32 %sext_ln1317_3

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:225 %sext_ln1317_4 = sext i16 %di_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1317_4"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:226 %sext_ln1319_4 = sext i16 %wi_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1319_4"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:227 %r_V_133 = mul i32 %sext_ln1319_4, i32 %sext_ln1317_4

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:275 %sext_ln1317_5 = sext i16 %di_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1317_5"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:276 %sext_ln1319_5 = sext i16 %wi_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1319_5"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:277 %r_V_134 = mul i32 %sext_ln1319_5, i32 %sext_ln1317_5

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:844 %input_buffer_load_4 = load i5 %input_buffer_addr_5

]]></Node>
<StgValue><ssdm name="input_buffer_load_4"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:845 %di_V_16 = trunc i64 %input_buffer_load_4

]]></Node>
<StgValue><ssdm name="di_V_16"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:846 %weight_buffer_load_4 = load i10 %weight_buffer_addr_131

]]></Node>
<StgValue><ssdm name="weight_buffer_load_4"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:847 %wi_V_16 = trunc i64 %weight_buffer_load_4

]]></Node>
<StgValue><ssdm name="wi_V_16"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:896 %di_V_17 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_4, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_17"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:897 %wi_V_17 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_4, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_17"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:946 %di_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_4, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_18"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:947 %wi_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_4, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_18"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:996 %di_V_19 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_4, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_19"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:997 %wi_V_19 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_4, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_19"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1052 %input_buffer_load_5 = load i5 %input_buffer_addr_6

]]></Node>
<StgValue><ssdm name="input_buffer_load_5"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1053 %di_V_20 = trunc i64 %input_buffer_load_5

]]></Node>
<StgValue><ssdm name="di_V_20"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1054 %weight_buffer_load_5 = load i10 %weight_buffer_addr_132

]]></Node>
<StgValue><ssdm name="weight_buffer_load_5"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1055 %wi_V_20 = trunc i64 %weight_buffer_load_5

]]></Node>
<StgValue><ssdm name="wi_V_20"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1104 %di_V_21 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_5, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_21"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1105 %wi_V_21 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_5, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_21"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1154 %di_V_22 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_5, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_22"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1155 %wi_V_22 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_5, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_22"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1204 %di_V_23 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_5, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_23"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1205 %wi_V_23 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_5, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_23"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1254 %or_ln106_5 = or i5 %lshr_ln, i5 6

]]></Node>
<StgValue><ssdm name="or_ln106_5"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1255 %zext_ln106_6 = zext i5 %or_ln106_5

]]></Node>
<StgValue><ssdm name="zext_ln106_6"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1256 %tmp_248 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_5

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1257 %zext_ln107_6 = zext i10 %tmp_248

]]></Node>
<StgValue><ssdm name="zext_ln107_6"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1258 %weight_buffer_addr_133 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_6

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_133"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1259 %input_buffer_addr_7 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_6

]]></Node>
<StgValue><ssdm name="input_buffer_addr_7"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1260 %input_buffer_load_6 = load i5 %input_buffer_addr_7

]]></Node>
<StgValue><ssdm name="input_buffer_load_6"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1262 %weight_buffer_load_6 = load i10 %weight_buffer_addr_133

]]></Node>
<StgValue><ssdm name="weight_buffer_load_6"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1462 %or_ln106_6 = or i5 %lshr_ln, i5 7

]]></Node>
<StgValue><ssdm name="or_ln106_6"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1463 %zext_ln106_7 = zext i5 %or_ln106_6

]]></Node>
<StgValue><ssdm name="zext_ln106_7"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1464 %tmp_259 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_6

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1465 %zext_ln107_7 = zext i10 %tmp_259

]]></Node>
<StgValue><ssdm name="zext_ln107_7"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1466 %weight_buffer_addr_134 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_7

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_134"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1467 %input_buffer_addr_8 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_7

]]></Node>
<StgValue><ssdm name="input_buffer_addr_8"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1468 %input_buffer_load_7 = load i5 %input_buffer_addr_8

]]></Node>
<StgValue><ssdm name="input_buffer_load_7"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1470 %weight_buffer_load_7 = load i10 %weight_buffer_addr_134

]]></Node>
<StgValue><ssdm name="weight_buffer_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="207" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:19 %r_V_130 = mul i32 %sext_ln1319, i32 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:20 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_130, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:21 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_130, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:22 %tp_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_130, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:23 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_130, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:24 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_130, i32 9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:25 %zext_ln423 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln423"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:26 %tp_V_1 = add i16 %zext_ln423, i16 %tp_V

]]></Node>
<StgValue><ssdm name="tp_V_1"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:27 %p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_1, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:28 %xor_ln942 = xor i1 %p_Result_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:29 %carry_1 = and i1 %p_Result_12, i1 %xor_ln942

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:30 %tmp8 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_130, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:31 %Range2_all_ones = icmp_eq  i5 %tmp8, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:32 %tmp_196 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_130, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:33 %Range1_all_ones = icmp_eq  i6 %tmp_196, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:34 %Range1_all_zeros = icmp_eq  i6 %tmp_196, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:35 %deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:36 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_130, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:37 %xor_ln936 = xor i1 %tmp_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:38 %and_ln936 = and i1 %Range2_all_ones, i1 %xor_ln936

]]></Node>
<StgValue><ssdm name="and_ln936"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:39 %deleted_ones = select i1 %carry_1, i1 %and_ln936, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:40 %and_ln937 = and i1 %carry_1, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="and_ln937"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:41 %xor_ln941_1 = xor i1 %deleted_zeros, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_1"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:42 %or_ln941 = or i1 %p_Result_13, i1 %xor_ln941_1

]]></Node>
<StgValue><ssdm name="or_ln941"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:43 %xor_ln941_2 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_2"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:44 %overflow_1 = and i1 %or_ln941, i1 %xor_ln941_2

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:45 %xor_ln942_1 = xor i1 %deleted_ones, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_1"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:46 %or_ln942 = or i1 %xor_ln942, i1 %xor_ln942_1

]]></Node>
<StgValue><ssdm name="or_ln942"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:47 %xor_ln942_128 = xor i1 %and_ln937, i1 %or_ln942

]]></Node>
<StgValue><ssdm name="xor_ln942_128"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:48 %underflow = and i1 %xor_ln942_128, i1 %p_Result_s

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:50 %or_ln392 = or i1 %overflow_1, i1 %underflow

]]></Node>
<StgValue><ssdm name="or_ln392"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:69 %r_V_131 = mul i32 %sext_ln1319_1, i32 %sext_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:70 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_131, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:71 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_131, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:72 %tp_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_131, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_3"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:73 %p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_131, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:74 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_131, i32 9

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:75 %zext_ln423_1 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln423_1"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:76 %tp_V_4 = add i16 %zext_ln423_1, i16 %tp_V_3

]]></Node>
<StgValue><ssdm name="tp_V_4"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:77 %p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_4, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:78 %xor_ln942_2 = xor i1 %p_Result_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_2"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:79 %carry_3 = and i1 %p_Result_17, i1 %xor_ln942_2

]]></Node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:80 %tmp_197 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_131, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:81 %Range2_all_ones_1 = icmp_eq  i5 %tmp_197, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:82 %tmp_198 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_131, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:83 %Range1_all_ones_2 = icmp_eq  i6 %tmp_198, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:84 %Range1_all_zeros_1 = icmp_eq  i6 %tmp_198, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:85 %deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:86 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_131, i32 26

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:87 %xor_ln936_1 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_1"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:88 %and_ln936_1 = and i1 %Range2_all_ones_1, i1 %xor_ln936_1

]]></Node>
<StgValue><ssdm name="and_ln936_1"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:89 %deleted_ones_2 = select i1 %carry_3, i1 %and_ln936_1, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:90 %and_ln937_1 = and i1 %carry_3, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="and_ln937_1"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:91 %xor_ln941_4 = xor i1 %deleted_zeros_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_4"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:92 %or_ln941_1 = or i1 %p_Result_18, i1 %xor_ln941_4

]]></Node>
<StgValue><ssdm name="or_ln941_1"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:93 %xor_ln941_5 = xor i1 %p_Result_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_5"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:94 %overflow_3 = and i1 %or_ln941_1, i1 %xor_ln941_5

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:95 %xor_ln942_3 = xor i1 %deleted_ones_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_3"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:96 %or_ln942_1 = or i1 %xor_ln942_2, i1 %xor_ln942_3

]]></Node>
<StgValue><ssdm name="or_ln942_1"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:97 %xor_ln942_129 = xor i1 %and_ln937_1, i1 %or_ln942_1

]]></Node>
<StgValue><ssdm name="xor_ln942_129"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:98 %underflow_1 = and i1 %xor_ln942_129, i1 %p_Result_16

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:100 %or_ln392_1 = or i1 %overflow_3, i1 %underflow_1

]]></Node>
<StgValue><ssdm name="or_ln392_1"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:119 %r_V = mul i32 %sext_ln1319_2, i32 %sext_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:169 %r_V_132 = mul i32 %sext_ln1319_3, i32 %sext_ln1317_3

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:227 %r_V_133 = mul i32 %sext_ln1319_4, i32 %sext_ln1317_4

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:277 %r_V_134 = mul i32 %sext_ln1319_5, i32 %sext_ln1317_5

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:325 %sext_ln1317_6 = sext i16 %di_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1317_6"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:326 %sext_ln1319_6 = sext i16 %wi_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1319_6"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:327 %r_V_135 = mul i32 %sext_ln1319_6, i32 %sext_ln1317_6

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:375 %sext_ln1317_7 = sext i16 %di_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1317_7"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:376 %sext_ln1319_7 = sext i16 %wi_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1319_7"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:377 %r_V_136 = mul i32 %sext_ln1319_7, i32 %sext_ln1317_7

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1260 %input_buffer_load_6 = load i5 %input_buffer_addr_7

]]></Node>
<StgValue><ssdm name="input_buffer_load_6"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1261 %di_V_24 = trunc i64 %input_buffer_load_6

]]></Node>
<StgValue><ssdm name="di_V_24"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1262 %weight_buffer_load_6 = load i10 %weight_buffer_addr_133

]]></Node>
<StgValue><ssdm name="weight_buffer_load_6"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1263 %wi_V_24 = trunc i64 %weight_buffer_load_6

]]></Node>
<StgValue><ssdm name="wi_V_24"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1312 %di_V_25 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_6, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_25"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1313 %wi_V_25 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_6, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_25"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1362 %di_V_26 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_6, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_26"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1363 %wi_V_26 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_6, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_26"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1412 %di_V_27 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_6, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_27"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1413 %wi_V_27 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_6, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_27"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1468 %input_buffer_load_7 = load i5 %input_buffer_addr_8

]]></Node>
<StgValue><ssdm name="input_buffer_load_7"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1469 %di_V_28 = trunc i64 %input_buffer_load_7

]]></Node>
<StgValue><ssdm name="di_V_28"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1470 %weight_buffer_load_7 = load i10 %weight_buffer_addr_134

]]></Node>
<StgValue><ssdm name="weight_buffer_load_7"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1471 %wi_V_28 = trunc i64 %weight_buffer_load_7

]]></Node>
<StgValue><ssdm name="wi_V_28"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1520 %di_V_29 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_7, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_29"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1521 %wi_V_29 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_7, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_29"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1570 %di_V_30 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_7, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_30"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1571 %wi_V_30 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_7, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_30"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1620 %di_V_31 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_7, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_31"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1621 %wi_V_31 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_7, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_31"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1670 %or_ln106_7 = or i5 %lshr_ln, i5 8

]]></Node>
<StgValue><ssdm name="or_ln106_7"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1671 %zext_ln106_8 = zext i5 %or_ln106_7

]]></Node>
<StgValue><ssdm name="zext_ln106_8"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1672 %tmp_271 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_7

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1673 %zext_ln107_8 = zext i10 %tmp_271

]]></Node>
<StgValue><ssdm name="zext_ln107_8"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1674 %weight_buffer_addr_135 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_8

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_135"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1675 %input_buffer_addr_9 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_8

]]></Node>
<StgValue><ssdm name="input_buffer_addr_9"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1676 %input_buffer_load_8 = load i5 %input_buffer_addr_9

]]></Node>
<StgValue><ssdm name="input_buffer_load_8"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1678 %weight_buffer_load_8 = load i10 %weight_buffer_addr_135

]]></Node>
<StgValue><ssdm name="weight_buffer_load_8"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1878 %or_ln106_8 = or i5 %lshr_ln, i5 9

]]></Node>
<StgValue><ssdm name="or_ln106_8"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1879 %zext_ln106_9 = zext i5 %or_ln106_8

]]></Node>
<StgValue><ssdm name="zext_ln106_9"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1880 %tmp_276 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_8

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1881 %zext_ln107_9 = zext i10 %tmp_276

]]></Node>
<StgValue><ssdm name="zext_ln107_9"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1882 %weight_buffer_addr_136 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_9

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_136"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1883 %input_buffer_addr_10 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="input_buffer_addr_10"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1884 %input_buffer_load_9 = load i5 %input_buffer_addr_10

]]></Node>
<StgValue><ssdm name="input_buffer_load_9"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1886 %weight_buffer_load_9 = load i10 %weight_buffer_addr_136

]]></Node>
<StgValue><ssdm name="weight_buffer_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:0 %sum_V_129197 = phi i16 0, void %for.body.split, i16 %sum_V, void %fpga_resource_hint.for.body4.63

]]></Node>
<StgValue><ssdm name="sum_V_129197"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:49 %select_ln392_1 = select i1 %overflow_1, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_1"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:51 %tp_V_2 = select i1 %or_ln392, i16 %select_ln392_1, i16 %tp_V_1

]]></Node>
<StgValue><ssdm name="tp_V_2"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:53 %sext_ln859 = sext i16 %sum_V_129197

]]></Node>
<StgValue><ssdm name="sext_ln859"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:54 %sext_ln859_1 = sext i16 %tp_V_2

]]></Node>
<StgValue><ssdm name="sext_ln859_1"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:55 %ret_V = add i17 %sext_ln859_1, i17 %sext_ln859

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:56 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:57 %sum_V_1 = add i16 %tp_V_2, i16 %sum_V_129197

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:58 %p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_1, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:59 %xor_ln941_3 = xor i1 %p_Result_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_3"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:60 %overflow_2 = and i1 %p_Result_15, i1 %xor_ln941_3

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:61 %xor_ln348_1 = xor i1 %p_Result_14, i1 %p_Result_15

]]></Node>
<StgValue><ssdm name="xor_ln348_1"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:62 %select_ln392_3 = select i1 %overflow_2, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_3"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:63 %sum_V_2 = select i1 %xor_ln348_1, i16 %select_ln392_3, i16 %sum_V_1

]]></Node>
<StgValue><ssdm name="sum_V_2"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:99 %select_ln392_4 = select i1 %overflow_3, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_4"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:101 %tp_V_5 = select i1 %or_ln392_1, i16 %select_ln392_4, i16 %tp_V_4

]]></Node>
<StgValue><ssdm name="tp_V_5"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:103 %sext_ln859_2 = sext i16 %sum_V_2

]]></Node>
<StgValue><ssdm name="sext_ln859_2"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:104 %sext_ln859_3 = sext i16 %tp_V_5

]]></Node>
<StgValue><ssdm name="sext_ln859_3"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:105 %ret_V_1 = add i17 %sext_ln859_3, i17 %sext_ln859_2

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:106 %p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:107 %sum_V_3 = add i16 %tp_V_5, i16 %sum_V_2

]]></Node>
<StgValue><ssdm name="sum_V_3"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:108 %p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_3, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:109 %xor_ln941_6 = xor i1 %p_Result_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_6"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:110 %overflow_4 = and i1 %p_Result_20, i1 %xor_ln941_6

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:111 %xor_ln348_2 = xor i1 %p_Result_19, i1 %p_Result_20

]]></Node>
<StgValue><ssdm name="xor_ln348_2"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:112 %select_ln392_6 = select i1 %overflow_4, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_6"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:113 %sum_V_4 = select i1 %xor_ln348_2, i16 %select_ln392_6, i16 %sum_V_3

]]></Node>
<StgValue><ssdm name="sum_V_4"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:119 %r_V = mul i32 %sext_ln1319_2, i32 %sext_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:120 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:121 %p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:122 %tp_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_6"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:123 %p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:124 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 9

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:125 %zext_ln423_2 = zext i1 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln423_2"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:126 %tp_V_7 = add i16 %zext_ln423_2, i16 %tp_V_6

]]></Node>
<StgValue><ssdm name="tp_V_7"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:127 %p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_7, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:128 %xor_ln942_4 = xor i1 %p_Result_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_4"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:129 %carry_5 = and i1 %p_Result_22, i1 %xor_ln942_4

]]></Node>
<StgValue><ssdm name="carry_5"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:130 %tmp_199 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:131 %Range2_all_ones_2 = icmp_eq  i5 %tmp_199, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:132 %tmp_200 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:133 %Range1_all_ones_4 = icmp_eq  i6 %tmp_200, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:134 %Range1_all_zeros_2 = icmp_eq  i6 %tmp_200, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:135 %deleted_zeros_2 = select i1 %carry_5, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:136 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 26

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:137 %xor_ln936_2 = xor i1 %tmp_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_2"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:138 %and_ln936_2 = and i1 %Range2_all_ones_2, i1 %xor_ln936_2

]]></Node>
<StgValue><ssdm name="and_ln936_2"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:139 %deleted_ones_4 = select i1 %carry_5, i1 %and_ln936_2, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:140 %and_ln937_2 = and i1 %carry_5, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="and_ln937_2"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:141 %xor_ln941_7 = xor i1 %deleted_zeros_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_7"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:142 %or_ln941_2 = or i1 %p_Result_23, i1 %xor_ln941_7

]]></Node>
<StgValue><ssdm name="or_ln941_2"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:143 %xor_ln941_8 = xor i1 %p_Result_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_8"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:144 %overflow_5 = and i1 %or_ln941_2, i1 %xor_ln941_8

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:145 %xor_ln942_5 = xor i1 %deleted_ones_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_5"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:146 %or_ln942_2 = or i1 %xor_ln942_4, i1 %xor_ln942_5

]]></Node>
<StgValue><ssdm name="or_ln942_2"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:147 %xor_ln942_130 = xor i1 %and_ln937_2, i1 %or_ln942_2

]]></Node>
<StgValue><ssdm name="xor_ln942_130"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:148 %underflow_2 = and i1 %xor_ln942_130, i1 %p_Result_21

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:150 %or_ln392_2 = or i1 %overflow_5, i1 %underflow_2

]]></Node>
<StgValue><ssdm name="or_ln392_2"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:169 %r_V_132 = mul i32 %sext_ln1319_3, i32 %sext_ln1317_3

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:170 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_132, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:171 %p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_132, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:172 %tp_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_132, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_9"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:173 %p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_132, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:174 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_132, i32 9

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:175 %zext_ln423_3 = zext i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln423_3"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:176 %tp_V_10 = add i16 %zext_ln423_3, i16 %tp_V_9

]]></Node>
<StgValue><ssdm name="tp_V_10"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:177 %p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_10, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:178 %xor_ln942_6 = xor i1 %p_Result_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_6"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:179 %carry_7 = and i1 %p_Result_27, i1 %xor_ln942_6

]]></Node>
<StgValue><ssdm name="carry_7"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:180 %tmp_201 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_132, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:181 %Range2_all_ones_3 = icmp_eq  i5 %tmp_201, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:182 %tmp_202 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_132, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:183 %Range1_all_ones_6 = icmp_eq  i6 %tmp_202, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:184 %Range1_all_zeros_3 = icmp_eq  i6 %tmp_202, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:185 %deleted_zeros_3 = select i1 %carry_7, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:186 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_132, i32 26

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:187 %xor_ln936_3 = xor i1 %tmp_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_3"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:188 %and_ln936_3 = and i1 %Range2_all_ones_3, i1 %xor_ln936_3

]]></Node>
<StgValue><ssdm name="and_ln936_3"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:189 %deleted_ones_6 = select i1 %carry_7, i1 %and_ln936_3, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:190 %and_ln937_3 = and i1 %carry_7, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="and_ln937_3"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:191 %xor_ln941_10 = xor i1 %deleted_zeros_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_10"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:192 %or_ln941_3 = or i1 %p_Result_28, i1 %xor_ln941_10

]]></Node>
<StgValue><ssdm name="or_ln941_3"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:193 %xor_ln941_11 = xor i1 %p_Result_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_11"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:194 %overflow_7 = and i1 %or_ln941_3, i1 %xor_ln941_11

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:195 %xor_ln942_7 = xor i1 %deleted_ones_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_7"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:196 %or_ln942_3 = or i1 %xor_ln942_6, i1 %xor_ln942_7

]]></Node>
<StgValue><ssdm name="or_ln942_3"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:197 %xor_ln942_131 = xor i1 %and_ln937_3, i1 %or_ln942_3

]]></Node>
<StgValue><ssdm name="xor_ln942_131"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:198 %underflow_3 = and i1 %xor_ln942_131, i1 %p_Result_26

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:200 %or_ln392_3 = or i1 %overflow_7, i1 %underflow_3

]]></Node>
<StgValue><ssdm name="or_ln392_3"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:227 %r_V_133 = mul i32 %sext_ln1319_4, i32 %sext_ln1317_4

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:277 %r_V_134 = mul i32 %sext_ln1319_5, i32 %sext_ln1317_5

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:327 %r_V_135 = mul i32 %sext_ln1319_6, i32 %sext_ln1317_6

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:377 %r_V_136 = mul i32 %sext_ln1319_7, i32 %sext_ln1317_7

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:433 %sext_ln1317_8 = sext i16 %di_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1317_8"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:434 %sext_ln1319_8 = sext i16 %wi_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1319_8"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:435 %r_V_137 = mul i32 %sext_ln1319_8, i32 %sext_ln1317_8

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:483 %sext_ln1317_9 = sext i16 %di_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1317_9"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:484 %sext_ln1319_9 = sext i16 %wi_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1319_9"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:485 %r_V_138 = mul i32 %sext_ln1319_9, i32 %sext_ln1317_9

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1676 %input_buffer_load_8 = load i5 %input_buffer_addr_9

]]></Node>
<StgValue><ssdm name="input_buffer_load_8"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1677 %di_V_32 = trunc i64 %input_buffer_load_8

]]></Node>
<StgValue><ssdm name="di_V_32"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1678 %weight_buffer_load_8 = load i10 %weight_buffer_addr_135

]]></Node>
<StgValue><ssdm name="weight_buffer_load_8"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1679 %wi_V_32 = trunc i64 %weight_buffer_load_8

]]></Node>
<StgValue><ssdm name="wi_V_32"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1728 %di_V_33 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_8, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_33"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1729 %wi_V_33 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_8, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_33"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1778 %di_V_34 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_8, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_34"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1779 %wi_V_34 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_8, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_34"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1828 %di_V_35 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_8, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_35"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1829 %wi_V_35 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_8, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_35"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1884 %input_buffer_load_9 = load i5 %input_buffer_addr_10

]]></Node>
<StgValue><ssdm name="input_buffer_load_9"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1885 %di_V_36 = trunc i64 %input_buffer_load_9

]]></Node>
<StgValue><ssdm name="di_V_36"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1886 %weight_buffer_load_9 = load i10 %weight_buffer_addr_136

]]></Node>
<StgValue><ssdm name="weight_buffer_load_9"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1887 %wi_V_36 = trunc i64 %weight_buffer_load_9

]]></Node>
<StgValue><ssdm name="wi_V_36"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1936 %di_V_37 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_9, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_37"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1937 %wi_V_37 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_9, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_37"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1986 %di_V_38 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_9, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_38"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1987 %wi_V_38 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_9, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_38"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2036 %di_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_9, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_39"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2037 %wi_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_9, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_39"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2086 %or_ln106_9 = or i5 %lshr_ln, i5 10

]]></Node>
<StgValue><ssdm name="or_ln106_9"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2087 %zext_ln106_10 = zext i5 %or_ln106_9

]]></Node>
<StgValue><ssdm name="zext_ln106_10"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2088 %tmp_277 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_9

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2089 %zext_ln107_10 = zext i10 %tmp_277

]]></Node>
<StgValue><ssdm name="zext_ln107_10"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2090 %weight_buffer_addr_137 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_10

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_137"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2091 %input_buffer_addr_11 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_10

]]></Node>
<StgValue><ssdm name="input_buffer_addr_11"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2092 %input_buffer_load_10 = load i5 %input_buffer_addr_11

]]></Node>
<StgValue><ssdm name="input_buffer_load_10"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2094 %weight_buffer_load_10 = load i10 %weight_buffer_addr_137

]]></Node>
<StgValue><ssdm name="weight_buffer_load_10"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2294 %or_ln106_10 = or i5 %lshr_ln, i5 11

]]></Node>
<StgValue><ssdm name="or_ln106_10"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2295 %zext_ln106_11 = zext i5 %or_ln106_10

]]></Node>
<StgValue><ssdm name="zext_ln106_11"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2296 %tmp_278 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_10

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2297 %zext_ln107_11 = zext i10 %tmp_278

]]></Node>
<StgValue><ssdm name="zext_ln107_11"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2298 %weight_buffer_addr_138 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_11

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_138"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2299 %input_buffer_addr_12 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_11

]]></Node>
<StgValue><ssdm name="input_buffer_addr_12"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2300 %input_buffer_load_11 = load i5 %input_buffer_addr_12

]]></Node>
<StgValue><ssdm name="input_buffer_load_11"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2302 %weight_buffer_load_11 = load i10 %weight_buffer_addr_138

]]></Node>
<StgValue><ssdm name="weight_buffer_load_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="450" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:149 %select_ln392_7 = select i1 %overflow_5, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_7"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:151 %tp_V_8 = select i1 %or_ln392_2, i16 %select_ln392_7, i16 %tp_V_7

]]></Node>
<StgValue><ssdm name="tp_V_8"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:153 %sext_ln859_4 = sext i16 %sum_V_4

]]></Node>
<StgValue><ssdm name="sext_ln859_4"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:154 %sext_ln859_5 = sext i16 %tp_V_8

]]></Node>
<StgValue><ssdm name="sext_ln859_5"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:155 %ret_V_2 = add i17 %sext_ln859_5, i17 %sext_ln859_4

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:156 %p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:157 %sum_V_5 = add i16 %tp_V_8, i16 %sum_V_4

]]></Node>
<StgValue><ssdm name="sum_V_5"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:158 %p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_5, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:159 %xor_ln941_9 = xor i1 %p_Result_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_9"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:160 %overflow_6 = and i1 %p_Result_25, i1 %xor_ln941_9

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:161 %xor_ln348_3 = xor i1 %p_Result_24, i1 %p_Result_25

]]></Node>
<StgValue><ssdm name="xor_ln348_3"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:162 %select_ln392_9 = select i1 %overflow_6, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_9"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:163 %sum_V_6 = select i1 %xor_ln348_3, i16 %select_ln392_9, i16 %sum_V_5

]]></Node>
<StgValue><ssdm name="sum_V_6"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:199 %select_ln392_10 = select i1 %overflow_7, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_10"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:201 %tp_V_11 = select i1 %or_ln392_3, i16 %select_ln392_10, i16 %tp_V_10

]]></Node>
<StgValue><ssdm name="tp_V_11"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:203 %sext_ln859_6 = sext i16 %sum_V_6

]]></Node>
<StgValue><ssdm name="sext_ln859_6"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:204 %sext_ln859_7 = sext i16 %tp_V_11

]]></Node>
<StgValue><ssdm name="sext_ln859_7"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:205 %ret_V_3 = add i17 %sext_ln859_7, i17 %sext_ln859_6

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:206 %p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:207 %sum_V_7 = add i16 %tp_V_11, i16 %sum_V_6

]]></Node>
<StgValue><ssdm name="sum_V_7"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:208 %p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_7, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:209 %xor_ln941_12 = xor i1 %p_Result_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_12"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:210 %overflow_8 = and i1 %p_Result_30, i1 %xor_ln941_12

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:211 %xor_ln348_4 = xor i1 %p_Result_29, i1 %p_Result_30

]]></Node>
<StgValue><ssdm name="xor_ln348_4"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:212 %select_ln392_12 = select i1 %overflow_8, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_12"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:213 %sum_V_8 = select i1 %xor_ln348_4, i16 %select_ln392_12, i16 %sum_V_7

]]></Node>
<StgValue><ssdm name="sum_V_8"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:227 %r_V_133 = mul i32 %sext_ln1319_4, i32 %sext_ln1317_4

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:228 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_133, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:229 %p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_133, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:230 %tp_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_133, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_12"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:231 %p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_133, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:232 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_133, i32 9

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:233 %zext_ln423_4 = zext i1 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln423_4"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:234 %tp_V_13 = add i16 %zext_ln423_4, i16 %tp_V_12

]]></Node>
<StgValue><ssdm name="tp_V_13"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:235 %p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_13, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:236 %xor_ln942_8 = xor i1 %p_Result_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_8"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:237 %carry_9 = and i1 %p_Result_32, i1 %xor_ln942_8

]]></Node>
<StgValue><ssdm name="carry_9"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:238 %tmp_204 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_133, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:239 %Range2_all_ones_4 = icmp_eq  i5 %tmp_204, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:240 %tmp_205 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_133, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:241 %Range1_all_ones_8 = icmp_eq  i6 %tmp_205, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:242 %Range1_all_zeros_4 = icmp_eq  i6 %tmp_205, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:243 %deleted_zeros_4 = select i1 %carry_9, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:244 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_133, i32 26

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:245 %xor_ln936_4 = xor i1 %tmp_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_4"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:246 %and_ln936_4 = and i1 %Range2_all_ones_4, i1 %xor_ln936_4

]]></Node>
<StgValue><ssdm name="and_ln936_4"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:247 %deleted_ones_8 = select i1 %carry_9, i1 %and_ln936_4, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:248 %and_ln937_4 = and i1 %carry_9, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="and_ln937_4"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:249 %xor_ln941_13 = xor i1 %deleted_zeros_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_13"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:250 %or_ln941_4 = or i1 %p_Result_33, i1 %xor_ln941_13

]]></Node>
<StgValue><ssdm name="or_ln941_4"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:251 %xor_ln941_14 = xor i1 %p_Result_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_14"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:252 %overflow_9 = and i1 %or_ln941_4, i1 %xor_ln941_14

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:253 %xor_ln942_9 = xor i1 %deleted_ones_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_9"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:254 %or_ln942_4 = or i1 %xor_ln942_8, i1 %xor_ln942_9

]]></Node>
<StgValue><ssdm name="or_ln942_4"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:255 %xor_ln942_132 = xor i1 %and_ln937_4, i1 %or_ln942_4

]]></Node>
<StgValue><ssdm name="xor_ln942_132"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:256 %underflow_4 = and i1 %xor_ln942_132, i1 %p_Result_31

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:258 %or_ln392_4 = or i1 %overflow_9, i1 %underflow_4

]]></Node>
<StgValue><ssdm name="or_ln392_4"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:277 %r_V_134 = mul i32 %sext_ln1319_5, i32 %sext_ln1317_5

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:278 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_134, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:279 %p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_134, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:280 %tp_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_134, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_15"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:281 %p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_134, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:282 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_134, i32 9

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:283 %zext_ln423_5 = zext i1 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln423_5"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:284 %tp_V_16 = add i16 %zext_ln423_5, i16 %tp_V_15

]]></Node>
<StgValue><ssdm name="tp_V_16"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:285 %p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_16, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:286 %xor_ln942_10 = xor i1 %p_Result_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_10"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:287 %carry_11 = and i1 %p_Result_37, i1 %xor_ln942_10

]]></Node>
<StgValue><ssdm name="carry_11"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:288 %tmp_206 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_134, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:289 %Range2_all_ones_5 = icmp_eq  i5 %tmp_206, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:290 %tmp_207 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_134, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:291 %Range1_all_ones_10 = icmp_eq  i6 %tmp_207, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:292 %Range1_all_zeros_5 = icmp_eq  i6 %tmp_207, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:293 %deleted_zeros_5 = select i1 %carry_11, i1 %Range1_all_ones_10, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:294 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_134, i32 26

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:295 %xor_ln936_5 = xor i1 %tmp_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_5"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:296 %and_ln936_5 = and i1 %Range2_all_ones_5, i1 %xor_ln936_5

]]></Node>
<StgValue><ssdm name="and_ln936_5"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:297 %deleted_ones_10 = select i1 %carry_11, i1 %and_ln936_5, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="deleted_ones_10"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:298 %and_ln937_5 = and i1 %carry_11, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="and_ln937_5"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:299 %xor_ln941_16 = xor i1 %deleted_zeros_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_16"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:300 %or_ln941_5 = or i1 %p_Result_38, i1 %xor_ln941_16

]]></Node>
<StgValue><ssdm name="or_ln941_5"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:301 %xor_ln941_17 = xor i1 %p_Result_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_17"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:302 %overflow_11 = and i1 %or_ln941_5, i1 %xor_ln941_17

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:303 %xor_ln942_11 = xor i1 %deleted_ones_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_11"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:304 %or_ln942_5 = or i1 %xor_ln942_10, i1 %xor_ln942_11

]]></Node>
<StgValue><ssdm name="or_ln942_5"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:305 %xor_ln942_133 = xor i1 %and_ln937_5, i1 %or_ln942_5

]]></Node>
<StgValue><ssdm name="xor_ln942_133"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:306 %underflow_5 = and i1 %xor_ln942_133, i1 %p_Result_36

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:308 %or_ln392_5 = or i1 %overflow_11, i1 %underflow_5

]]></Node>
<StgValue><ssdm name="or_ln392_5"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:327 %r_V_135 = mul i32 %sext_ln1319_6, i32 %sext_ln1317_6

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:377 %r_V_136 = mul i32 %sext_ln1319_7, i32 %sext_ln1317_7

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:435 %r_V_137 = mul i32 %sext_ln1319_8, i32 %sext_ln1317_8

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:485 %r_V_138 = mul i32 %sext_ln1319_9, i32 %sext_ln1317_9

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:533 %sext_ln1317_10 = sext i16 %di_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1317_10"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:534 %sext_ln1319_10 = sext i16 %wi_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1319_10"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:535 %r_V_139 = mul i32 %sext_ln1319_10, i32 %sext_ln1317_10

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:583 %sext_ln1317_11 = sext i16 %di_V_11

]]></Node>
<StgValue><ssdm name="sext_ln1317_11"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:584 %sext_ln1319_11 = sext i16 %wi_V_11

]]></Node>
<StgValue><ssdm name="sext_ln1319_11"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:585 %r_V_140 = mul i32 %sext_ln1319_11, i32 %sext_ln1317_11

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="548" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2092 %input_buffer_load_10 = load i5 %input_buffer_addr_11

]]></Node>
<StgValue><ssdm name="input_buffer_load_10"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2093 %di_V_40 = trunc i64 %input_buffer_load_10

]]></Node>
<StgValue><ssdm name="di_V_40"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2094 %weight_buffer_load_10 = load i10 %weight_buffer_addr_137

]]></Node>
<StgValue><ssdm name="weight_buffer_load_10"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2095 %wi_V_40 = trunc i64 %weight_buffer_load_10

]]></Node>
<StgValue><ssdm name="wi_V_40"/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2144 %di_V_41 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_10, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_41"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2145 %wi_V_41 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_10, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_41"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2194 %di_V_42 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_10, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_42"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2195 %wi_V_42 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_10, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_42"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2244 %di_V_43 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_10, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_43"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2245 %wi_V_43 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_10, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_43"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2300 %input_buffer_load_11 = load i5 %input_buffer_addr_12

]]></Node>
<StgValue><ssdm name="input_buffer_load_11"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2301 %di_V_44 = trunc i64 %input_buffer_load_11

]]></Node>
<StgValue><ssdm name="di_V_44"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2302 %weight_buffer_load_11 = load i10 %weight_buffer_addr_138

]]></Node>
<StgValue><ssdm name="weight_buffer_load_11"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2303 %wi_V_44 = trunc i64 %weight_buffer_load_11

]]></Node>
<StgValue><ssdm name="wi_V_44"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2352 %di_V_45 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_11, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_45"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2353 %wi_V_45 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_11, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_45"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2402 %di_V_46 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_11, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_46"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2403 %wi_V_46 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_11, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_46"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2452 %di_V_47 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_11, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_47"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2453 %wi_V_47 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_11, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_47"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2502 %or_ln106_11 = or i5 %lshr_ln, i5 12

]]></Node>
<StgValue><ssdm name="or_ln106_11"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2503 %zext_ln106_12 = zext i5 %or_ln106_11

]]></Node>
<StgValue><ssdm name="zext_ln106_12"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2504 %tmp_279 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_11

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2505 %zext_ln107_12 = zext i10 %tmp_279

]]></Node>
<StgValue><ssdm name="zext_ln107_12"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2506 %weight_buffer_addr_139 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_12

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_139"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2507 %input_buffer_addr_13 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_12

]]></Node>
<StgValue><ssdm name="input_buffer_addr_13"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2508 %input_buffer_load_12 = load i5 %input_buffer_addr_13

]]></Node>
<StgValue><ssdm name="input_buffer_load_12"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2510 %weight_buffer_load_12 = load i10 %weight_buffer_addr_139

]]></Node>
<StgValue><ssdm name="weight_buffer_load_12"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2710 %or_ln106_12 = or i5 %lshr_ln, i5 13

]]></Node>
<StgValue><ssdm name="or_ln106_12"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2711 %zext_ln106_13 = zext i5 %or_ln106_12

]]></Node>
<StgValue><ssdm name="zext_ln106_13"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2712 %tmp_280 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_12

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2713 %zext_ln107_13 = zext i10 %tmp_280

]]></Node>
<StgValue><ssdm name="zext_ln107_13"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2714 %weight_buffer_addr_140 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_13

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_140"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2715 %input_buffer_addr_14 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_13

]]></Node>
<StgValue><ssdm name="input_buffer_addr_14"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2716 %input_buffer_load_13 = load i5 %input_buffer_addr_14

]]></Node>
<StgValue><ssdm name="input_buffer_load_13"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2718 %weight_buffer_load_13 = load i10 %weight_buffer_addr_140

]]></Node>
<StgValue><ssdm name="weight_buffer_load_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="584" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:257 %select_ln392_13 = select i1 %overflow_9, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_13"/></StgValue>
</operation>

<operation id="585" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:259 %tp_V_14 = select i1 %or_ln392_4, i16 %select_ln392_13, i16 %tp_V_13

]]></Node>
<StgValue><ssdm name="tp_V_14"/></StgValue>
</operation>

<operation id="586" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:261 %sext_ln859_8 = sext i16 %sum_V_8

]]></Node>
<StgValue><ssdm name="sext_ln859_8"/></StgValue>
</operation>

<operation id="587" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:262 %sext_ln859_9 = sext i16 %tp_V_14

]]></Node>
<StgValue><ssdm name="sext_ln859_9"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:263 %ret_V_4 = add i17 %sext_ln859_9, i17 %sext_ln859_8

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:264 %p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:265 %sum_V_9 = add i16 %tp_V_14, i16 %sum_V_8

]]></Node>
<StgValue><ssdm name="sum_V_9"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:266 %p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_9, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:267 %xor_ln941_15 = xor i1 %p_Result_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_15"/></StgValue>
</operation>

<operation id="593" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:268 %overflow_10 = and i1 %p_Result_35, i1 %xor_ln941_15

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="594" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:269 %xor_ln348_5 = xor i1 %p_Result_34, i1 %p_Result_35

]]></Node>
<StgValue><ssdm name="xor_ln348_5"/></StgValue>
</operation>

<operation id="595" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:270 %select_ln392_15 = select i1 %overflow_10, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_15"/></StgValue>
</operation>

<operation id="596" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:271 %sum_V_10 = select i1 %xor_ln348_5, i16 %select_ln392_15, i16 %sum_V_9

]]></Node>
<StgValue><ssdm name="sum_V_10"/></StgValue>
</operation>

<operation id="597" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:307 %select_ln392_16 = select i1 %overflow_11, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_16"/></StgValue>
</operation>

<operation id="598" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:309 %tp_V_17 = select i1 %or_ln392_5, i16 %select_ln392_16, i16 %tp_V_16

]]></Node>
<StgValue><ssdm name="tp_V_17"/></StgValue>
</operation>

<operation id="599" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:311 %sext_ln859_10 = sext i16 %sum_V_10

]]></Node>
<StgValue><ssdm name="sext_ln859_10"/></StgValue>
</operation>

<operation id="600" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:312 %sext_ln859_11 = sext i16 %tp_V_17

]]></Node>
<StgValue><ssdm name="sext_ln859_11"/></StgValue>
</operation>

<operation id="601" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:313 %ret_V_5 = add i17 %sext_ln859_11, i17 %sext_ln859_10

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="602" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:314 %p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_5, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="603" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:315 %sum_V_11 = add i16 %tp_V_17, i16 %sum_V_10

]]></Node>
<StgValue><ssdm name="sum_V_11"/></StgValue>
</operation>

<operation id="604" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:316 %p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_11, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="605" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:317 %xor_ln941_18 = xor i1 %p_Result_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_18"/></StgValue>
</operation>

<operation id="606" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:318 %overflow_12 = and i1 %p_Result_40, i1 %xor_ln941_18

]]></Node>
<StgValue><ssdm name="overflow_12"/></StgValue>
</operation>

<operation id="607" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:319 %xor_ln348_6 = xor i1 %p_Result_39, i1 %p_Result_40

]]></Node>
<StgValue><ssdm name="xor_ln348_6"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:320 %select_ln392_18 = select i1 %overflow_12, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_18"/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:321 %sum_V_12 = select i1 %xor_ln348_6, i16 %select_ln392_18, i16 %sum_V_11

]]></Node>
<StgValue><ssdm name="sum_V_12"/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:327 %r_V_135 = mul i32 %sext_ln1319_6, i32 %sext_ln1317_6

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:328 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_135, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:329 %p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_135, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:330 %tp_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_135, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_18"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:331 %p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_135, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:332 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_135, i32 9

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="616" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:333 %zext_ln423_6 = zext i1 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln423_6"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:334 %tp_V_19 = add i16 %zext_ln423_6, i16 %tp_V_18

]]></Node>
<StgValue><ssdm name="tp_V_19"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:335 %p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_19, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:336 %xor_ln942_12 = xor i1 %p_Result_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_12"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:337 %carry_13 = and i1 %p_Result_42, i1 %xor_ln942_12

]]></Node>
<StgValue><ssdm name="carry_13"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:338 %tmp_208 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_135, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:339 %Range2_all_ones_6 = icmp_eq  i5 %tmp_208, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:340 %tmp_209 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_135, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:341 %Range1_all_ones_12 = icmp_eq  i6 %tmp_209, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:342 %Range1_all_zeros_6 = icmp_eq  i6 %tmp_209, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:343 %deleted_zeros_6 = select i1 %carry_13, i1 %Range1_all_ones_12, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:344 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_135, i32 26

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:345 %xor_ln936_6 = xor i1 %tmp_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_6"/></StgValue>
</operation>

<operation id="629" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:346 %and_ln936_6 = and i1 %Range2_all_ones_6, i1 %xor_ln936_6

]]></Node>
<StgValue><ssdm name="and_ln936_6"/></StgValue>
</operation>

<operation id="630" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:347 %deleted_ones_12 = select i1 %carry_13, i1 %and_ln936_6, i1 %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="deleted_ones_12"/></StgValue>
</operation>

<operation id="631" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:348 %and_ln937_6 = and i1 %carry_13, i1 %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="and_ln937_6"/></StgValue>
</operation>

<operation id="632" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:349 %xor_ln941_19 = xor i1 %deleted_zeros_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_19"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:350 %or_ln941_6 = or i1 %p_Result_43, i1 %xor_ln941_19

]]></Node>
<StgValue><ssdm name="or_ln941_6"/></StgValue>
</operation>

<operation id="634" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:351 %xor_ln941_20 = xor i1 %p_Result_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_20"/></StgValue>
</operation>

<operation id="635" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:352 %overflow_13 = and i1 %or_ln941_6, i1 %xor_ln941_20

]]></Node>
<StgValue><ssdm name="overflow_13"/></StgValue>
</operation>

<operation id="636" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:353 %xor_ln942_13 = xor i1 %deleted_ones_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_13"/></StgValue>
</operation>

<operation id="637" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:354 %or_ln942_6 = or i1 %xor_ln942_12, i1 %xor_ln942_13

]]></Node>
<StgValue><ssdm name="or_ln942_6"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:355 %xor_ln942_134 = xor i1 %and_ln937_6, i1 %or_ln942_6

]]></Node>
<StgValue><ssdm name="xor_ln942_134"/></StgValue>
</operation>

<operation id="639" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:356 %underflow_6 = and i1 %xor_ln942_134, i1 %p_Result_41

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="640" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:358 %or_ln392_6 = or i1 %overflow_13, i1 %underflow_6

]]></Node>
<StgValue><ssdm name="or_ln392_6"/></StgValue>
</operation>

<operation id="641" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:377 %r_V_136 = mul i32 %sext_ln1319_7, i32 %sext_ln1317_7

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="642" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:378 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_136, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="643" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:379 %p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_136, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="644" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:380 %tp_V_21 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_136, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_21"/></StgValue>
</operation>

<operation id="645" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:381 %p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_136, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="646" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:382 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_136, i32 9

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="647" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:383 %zext_ln423_7 = zext i1 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln423_7"/></StgValue>
</operation>

<operation id="648" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:384 %tp_V_22 = add i16 %zext_ln423_7, i16 %tp_V_21

]]></Node>
<StgValue><ssdm name="tp_V_22"/></StgValue>
</operation>

<operation id="649" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:385 %p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_22, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="650" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:386 %xor_ln942_14 = xor i1 %p_Result_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_14"/></StgValue>
</operation>

<operation id="651" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:387 %carry_15 = and i1 %p_Result_47, i1 %xor_ln942_14

]]></Node>
<StgValue><ssdm name="carry_15"/></StgValue>
</operation>

<operation id="652" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:388 %tmp_210 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_136, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="653" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:389 %Range2_all_ones_7 = icmp_eq  i5 %tmp_210, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7"/></StgValue>
</operation>

<operation id="654" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:390 %tmp_211 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_136, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="655" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:391 %Range1_all_ones_14 = icmp_eq  i6 %tmp_211, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14"/></StgValue>
</operation>

<operation id="656" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:392 %Range1_all_zeros_7 = icmp_eq  i6 %tmp_211, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="657" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:393 %deleted_zeros_7 = select i1 %carry_15, i1 %Range1_all_ones_14, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="658" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:394 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_136, i32 26

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="659" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:395 %xor_ln936_7 = xor i1 %tmp_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_7"/></StgValue>
</operation>

<operation id="660" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:396 %and_ln936_7 = and i1 %Range2_all_ones_7, i1 %xor_ln936_7

]]></Node>
<StgValue><ssdm name="and_ln936_7"/></StgValue>
</operation>

<operation id="661" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:397 %deleted_ones_14 = select i1 %carry_15, i1 %and_ln936_7, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="deleted_ones_14"/></StgValue>
</operation>

<operation id="662" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:398 %and_ln937_7 = and i1 %carry_15, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="and_ln937_7"/></StgValue>
</operation>

<operation id="663" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:399 %xor_ln941_22 = xor i1 %deleted_zeros_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_22"/></StgValue>
</operation>

<operation id="664" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:400 %or_ln941_7 = or i1 %p_Result_48, i1 %xor_ln941_22

]]></Node>
<StgValue><ssdm name="or_ln941_7"/></StgValue>
</operation>

<operation id="665" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:401 %xor_ln941_23 = xor i1 %p_Result_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_23"/></StgValue>
</operation>

<operation id="666" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:402 %overflow_15 = and i1 %or_ln941_7, i1 %xor_ln941_23

]]></Node>
<StgValue><ssdm name="overflow_15"/></StgValue>
</operation>

<operation id="667" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:403 %xor_ln942_15 = xor i1 %deleted_ones_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_15"/></StgValue>
</operation>

<operation id="668" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:404 %or_ln942_7 = or i1 %xor_ln942_14, i1 %xor_ln942_15

]]></Node>
<StgValue><ssdm name="or_ln942_7"/></StgValue>
</operation>

<operation id="669" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:405 %xor_ln942_135 = xor i1 %and_ln937_7, i1 %or_ln942_7

]]></Node>
<StgValue><ssdm name="xor_ln942_135"/></StgValue>
</operation>

<operation id="670" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:406 %underflow_7 = and i1 %xor_ln942_135, i1 %p_Result_46

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="671" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:408 %or_ln392_7 = or i1 %overflow_15, i1 %underflow_7

]]></Node>
<StgValue><ssdm name="or_ln392_7"/></StgValue>
</operation>

<operation id="672" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:435 %r_V_137 = mul i32 %sext_ln1319_8, i32 %sext_ln1317_8

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="673" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:485 %r_V_138 = mul i32 %sext_ln1319_9, i32 %sext_ln1317_9

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="674" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:535 %r_V_139 = mul i32 %sext_ln1319_10, i32 %sext_ln1317_10

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="675" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:585 %r_V_140 = mul i32 %sext_ln1319_11, i32 %sext_ln1317_11

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="676" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:641 %sext_ln1317_12 = sext i16 %di_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1317_12"/></StgValue>
</operation>

<operation id="677" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:642 %sext_ln1319_12 = sext i16 %wi_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1319_12"/></StgValue>
</operation>

<operation id="678" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:643 %r_V_141 = mul i32 %sext_ln1319_12, i32 %sext_ln1317_12

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="679" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:691 %sext_ln1317_13 = sext i16 %di_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1317_13"/></StgValue>
</operation>

<operation id="680" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:692 %sext_ln1319_13 = sext i16 %wi_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1319_13"/></StgValue>
</operation>

<operation id="681" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:693 %r_V_142 = mul i32 %sext_ln1319_13, i32 %sext_ln1317_13

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="682" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2508 %input_buffer_load_12 = load i5 %input_buffer_addr_13

]]></Node>
<StgValue><ssdm name="input_buffer_load_12"/></StgValue>
</operation>

<operation id="683" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2509 %di_V_48 = trunc i64 %input_buffer_load_12

]]></Node>
<StgValue><ssdm name="di_V_48"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2510 %weight_buffer_load_12 = load i10 %weight_buffer_addr_139

]]></Node>
<StgValue><ssdm name="weight_buffer_load_12"/></StgValue>
</operation>

<operation id="685" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2511 %wi_V_48 = trunc i64 %weight_buffer_load_12

]]></Node>
<StgValue><ssdm name="wi_V_48"/></StgValue>
</operation>

<operation id="686" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2560 %di_V_49 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_12, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_49"/></StgValue>
</operation>

<operation id="687" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2561 %wi_V_49 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_12, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_49"/></StgValue>
</operation>

<operation id="688" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2610 %di_V_50 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_12, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_50"/></StgValue>
</operation>

<operation id="689" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2611 %wi_V_50 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_12, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_50"/></StgValue>
</operation>

<operation id="690" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2660 %di_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_12, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_51"/></StgValue>
</operation>

<operation id="691" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2661 %wi_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_12, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_51"/></StgValue>
</operation>

<operation id="692" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2716 %input_buffer_load_13 = load i5 %input_buffer_addr_14

]]></Node>
<StgValue><ssdm name="input_buffer_load_13"/></StgValue>
</operation>

<operation id="693" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2717 %di_V_52 = trunc i64 %input_buffer_load_13

]]></Node>
<StgValue><ssdm name="di_V_52"/></StgValue>
</operation>

<operation id="694" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2718 %weight_buffer_load_13 = load i10 %weight_buffer_addr_140

]]></Node>
<StgValue><ssdm name="weight_buffer_load_13"/></StgValue>
</operation>

<operation id="695" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2719 %wi_V_52 = trunc i64 %weight_buffer_load_13

]]></Node>
<StgValue><ssdm name="wi_V_52"/></StgValue>
</operation>

<operation id="696" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2768 %di_V_53 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_13, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_53"/></StgValue>
</operation>

<operation id="697" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2769 %wi_V_53 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_13, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_53"/></StgValue>
</operation>

<operation id="698" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2818 %di_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_13, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_54"/></StgValue>
</operation>

<operation id="699" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2819 %wi_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_13, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_54"/></StgValue>
</operation>

<operation id="700" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2868 %di_V_55 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_13, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_55"/></StgValue>
</operation>

<operation id="701" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2869 %wi_V_55 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_13, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_55"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2918 %or_ln106_13 = or i5 %lshr_ln, i5 14

]]></Node>
<StgValue><ssdm name="or_ln106_13"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2919 %zext_ln106_14 = zext i5 %or_ln106_13

]]></Node>
<StgValue><ssdm name="zext_ln106_14"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2920 %tmp_281 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_13

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="705" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2921 %zext_ln107_14 = zext i10 %tmp_281

]]></Node>
<StgValue><ssdm name="zext_ln107_14"/></StgValue>
</operation>

<operation id="706" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2922 %weight_buffer_addr_141 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_14

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_141"/></StgValue>
</operation>

<operation id="707" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2923 %input_buffer_addr_15 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_14

]]></Node>
<StgValue><ssdm name="input_buffer_addr_15"/></StgValue>
</operation>

<operation id="708" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2924 %input_buffer_load_14 = load i5 %input_buffer_addr_15

]]></Node>
<StgValue><ssdm name="input_buffer_load_14"/></StgValue>
</operation>

<operation id="709" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2926 %weight_buffer_load_14 = load i10 %weight_buffer_addr_141

]]></Node>
<StgValue><ssdm name="weight_buffer_load_14"/></StgValue>
</operation>

<operation id="710" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3126 %or_ln106_14 = or i5 %lshr_ln, i5 15

]]></Node>
<StgValue><ssdm name="or_ln106_14"/></StgValue>
</operation>

<operation id="711" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3127 %zext_ln106_15 = zext i5 %or_ln106_14

]]></Node>
<StgValue><ssdm name="zext_ln106_15"/></StgValue>
</operation>

<operation id="712" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3128 %tmp_282 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_14

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:3129 %zext_ln107_15 = zext i10 %tmp_282

]]></Node>
<StgValue><ssdm name="zext_ln107_15"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3130 %weight_buffer_addr_142 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_15

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_142"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3131 %input_buffer_addr_16 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_15

]]></Node>
<StgValue><ssdm name="input_buffer_addr_16"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3132 %input_buffer_load_15 = load i5 %input_buffer_addr_16

]]></Node>
<StgValue><ssdm name="input_buffer_load_15"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:3134 %weight_buffer_load_15 = load i10 %weight_buffer_addr_142

]]></Node>
<StgValue><ssdm name="weight_buffer_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="718" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:357 %select_ln392_19 = select i1 %overflow_13, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_19"/></StgValue>
</operation>

<operation id="719" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:359 %tp_V_20 = select i1 %or_ln392_6, i16 %select_ln392_19, i16 %tp_V_19

]]></Node>
<StgValue><ssdm name="tp_V_20"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:361 %sext_ln859_12 = sext i16 %sum_V_12

]]></Node>
<StgValue><ssdm name="sext_ln859_12"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:362 %sext_ln859_13 = sext i16 %tp_V_20

]]></Node>
<StgValue><ssdm name="sext_ln859_13"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:363 %ret_V_6 = add i17 %sext_ln859_13, i17 %sext_ln859_12

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:364 %p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:365 %sum_V_13 = add i16 %tp_V_20, i16 %sum_V_12

]]></Node>
<StgValue><ssdm name="sum_V_13"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:366 %p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_13, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:367 %xor_ln941_21 = xor i1 %p_Result_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_21"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:368 %overflow_14 = and i1 %p_Result_45, i1 %xor_ln941_21

]]></Node>
<StgValue><ssdm name="overflow_14"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:369 %xor_ln348_7 = xor i1 %p_Result_44, i1 %p_Result_45

]]></Node>
<StgValue><ssdm name="xor_ln348_7"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:370 %select_ln392_21 = select i1 %overflow_14, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_21"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:371 %sum_V_14 = select i1 %xor_ln348_7, i16 %select_ln392_21, i16 %sum_V_13

]]></Node>
<StgValue><ssdm name="sum_V_14"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:407 %select_ln392_22 = select i1 %overflow_15, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_22"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:409 %tp_V_23 = select i1 %or_ln392_7, i16 %select_ln392_22, i16 %tp_V_22

]]></Node>
<StgValue><ssdm name="tp_V_23"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:411 %sext_ln859_14 = sext i16 %sum_V_14

]]></Node>
<StgValue><ssdm name="sext_ln859_14"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:412 %sext_ln859_15 = sext i16 %tp_V_23

]]></Node>
<StgValue><ssdm name="sext_ln859_15"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:413 %ret_V_7 = add i17 %sext_ln859_15, i17 %sext_ln859_14

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:414 %p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:415 %sum_V_15 = add i16 %tp_V_23, i16 %sum_V_14

]]></Node>
<StgValue><ssdm name="sum_V_15"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:416 %p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_15, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_50"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:417 %xor_ln941_24 = xor i1 %p_Result_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_24"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:418 %overflow_16 = and i1 %p_Result_50, i1 %xor_ln941_24

]]></Node>
<StgValue><ssdm name="overflow_16"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:419 %xor_ln348_8 = xor i1 %p_Result_49, i1 %p_Result_50

]]></Node>
<StgValue><ssdm name="xor_ln348_8"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:420 %select_ln392_24 = select i1 %overflow_16, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_24"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:421 %sum_V_16 = select i1 %xor_ln348_8, i16 %select_ln392_24, i16 %sum_V_15

]]></Node>
<StgValue><ssdm name="sum_V_16"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:435 %r_V_137 = mul i32 %sext_ln1319_8, i32 %sext_ln1317_8

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:436 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_137, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:437 %p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_137, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:438 %tp_V_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_137, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_24"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:439 %p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_137, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:440 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_137, i32 9

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="750" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:441 %zext_ln423_8 = zext i1 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln423_8"/></StgValue>
</operation>

<operation id="751" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:442 %tp_V_25 = add i16 %zext_ln423_8, i16 %tp_V_24

]]></Node>
<StgValue><ssdm name="tp_V_25"/></StgValue>
</operation>

<operation id="752" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:443 %p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_25, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="753" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:444 %xor_ln942_16 = xor i1 %p_Result_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_16"/></StgValue>
</operation>

<operation id="754" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:445 %carry_17 = and i1 %p_Result_52, i1 %xor_ln942_16

]]></Node>
<StgValue><ssdm name="carry_17"/></StgValue>
</operation>

<operation id="755" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:446 %tmp_213 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_137, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="756" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:447 %Range2_all_ones_8 = icmp_eq  i5 %tmp_213, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:448 %tmp_214 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_137, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:449 %Range1_all_ones_16 = icmp_eq  i6 %tmp_214, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:450 %Range1_all_zeros_8 = icmp_eq  i6 %tmp_214, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:451 %deleted_zeros_8 = select i1 %carry_17, i1 %Range1_all_ones_16, i1 %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_8"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:452 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_137, i32 26

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:453 %xor_ln936_8 = xor i1 %tmp_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_8"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:454 %and_ln936_8 = and i1 %Range2_all_ones_8, i1 %xor_ln936_8

]]></Node>
<StgValue><ssdm name="and_ln936_8"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:455 %deleted_ones_16 = select i1 %carry_17, i1 %and_ln936_8, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="deleted_ones_16"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:456 %and_ln937_8 = and i1 %carry_17, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="and_ln937_8"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:457 %xor_ln941_25 = xor i1 %deleted_zeros_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_25"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:458 %or_ln941_8 = or i1 %p_Result_53, i1 %xor_ln941_25

]]></Node>
<StgValue><ssdm name="or_ln941_8"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:459 %xor_ln941_26 = xor i1 %p_Result_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_26"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:460 %overflow_17 = and i1 %or_ln941_8, i1 %xor_ln941_26

]]></Node>
<StgValue><ssdm name="overflow_17"/></StgValue>
</operation>

<operation id="770" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:461 %xor_ln942_17 = xor i1 %deleted_ones_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_17"/></StgValue>
</operation>

<operation id="771" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:462 %or_ln942_8 = or i1 %xor_ln942_16, i1 %xor_ln942_17

]]></Node>
<StgValue><ssdm name="or_ln942_8"/></StgValue>
</operation>

<operation id="772" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:463 %xor_ln942_136 = xor i1 %and_ln937_8, i1 %or_ln942_8

]]></Node>
<StgValue><ssdm name="xor_ln942_136"/></StgValue>
</operation>

<operation id="773" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:464 %underflow_8 = and i1 %xor_ln942_136, i1 %p_Result_51

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="774" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:466 %or_ln392_8 = or i1 %overflow_17, i1 %underflow_8

]]></Node>
<StgValue><ssdm name="or_ln392_8"/></StgValue>
</operation>

<operation id="775" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:485 %r_V_138 = mul i32 %sext_ln1319_9, i32 %sext_ln1317_9

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="776" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:486 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_138, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="777" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:487 %p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_138, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="778" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:488 %tp_V_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_138, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_27"/></StgValue>
</operation>

<operation id="779" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:489 %p_Result_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_138, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_57"/></StgValue>
</operation>

<operation id="780" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:490 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_138, i32 9

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:491 %zext_ln423_9 = zext i1 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln423_9"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:492 %tp_V_28 = add i16 %zext_ln423_9, i16 %tp_V_27

]]></Node>
<StgValue><ssdm name="tp_V_28"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:493 %p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_28, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_58"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:494 %xor_ln942_18 = xor i1 %p_Result_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_18"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:495 %carry_19 = and i1 %p_Result_57, i1 %xor_ln942_18

]]></Node>
<StgValue><ssdm name="carry_19"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:496 %tmp_215 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_138, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:497 %Range2_all_ones_9 = icmp_eq  i5 %tmp_215, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:498 %tmp_216 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_138, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:499 %Range1_all_ones_18 = icmp_eq  i6 %tmp_216, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:500 %Range1_all_zeros_9 = icmp_eq  i6 %tmp_216, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:501 %deleted_zeros_9 = select i1 %carry_19, i1 %Range1_all_ones_18, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:502 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_138, i32 26

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:503 %xor_ln936_9 = xor i1 %tmp_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_9"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:504 %and_ln936_9 = and i1 %Range2_all_ones_9, i1 %xor_ln936_9

]]></Node>
<StgValue><ssdm name="and_ln936_9"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:505 %deleted_ones_18 = select i1 %carry_19, i1 %and_ln936_9, i1 %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="deleted_ones_18"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:506 %and_ln937_9 = and i1 %carry_19, i1 %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="and_ln937_9"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:507 %xor_ln941_28 = xor i1 %deleted_zeros_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_28"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:508 %or_ln941_9 = or i1 %p_Result_58, i1 %xor_ln941_28

]]></Node>
<StgValue><ssdm name="or_ln941_9"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:509 %xor_ln941_29 = xor i1 %p_Result_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_29"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:510 %overflow_19 = and i1 %or_ln941_9, i1 %xor_ln941_29

]]></Node>
<StgValue><ssdm name="overflow_19"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:511 %xor_ln942_19 = xor i1 %deleted_ones_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_19"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:512 %or_ln942_9 = or i1 %xor_ln942_18, i1 %xor_ln942_19

]]></Node>
<StgValue><ssdm name="or_ln942_9"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:513 %xor_ln942_137 = xor i1 %and_ln937_9, i1 %or_ln942_9

]]></Node>
<StgValue><ssdm name="xor_ln942_137"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:514 %underflow_9 = and i1 %xor_ln942_137, i1 %p_Result_56

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:516 %or_ln392_9 = or i1 %overflow_19, i1 %underflow_9

]]></Node>
<StgValue><ssdm name="or_ln392_9"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:535 %r_V_139 = mul i32 %sext_ln1319_10, i32 %sext_ln1317_10

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:585 %r_V_140 = mul i32 %sext_ln1319_11, i32 %sext_ln1317_11

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:643 %r_V_141 = mul i32 %sext_ln1319_12, i32 %sext_ln1317_12

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:693 %r_V_142 = mul i32 %sext_ln1319_13, i32 %sext_ln1317_13

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:741 %sext_ln1317_14 = sext i16 %di_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1317_14"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:742 %sext_ln1319_14 = sext i16 %wi_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1319_14"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:743 %r_V_143 = mul i32 %sext_ln1319_14, i32 %sext_ln1317_14

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:791 %sext_ln1317_15 = sext i16 %di_V_15

]]></Node>
<StgValue><ssdm name="sext_ln1317_15"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:792 %sext_ln1319_15 = sext i16 %wi_V_15

]]></Node>
<StgValue><ssdm name="sext_ln1319_15"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:793 %r_V_144 = mul i32 %sext_ln1319_15, i32 %sext_ln1317_15

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2924 %input_buffer_load_14 = load i5 %input_buffer_addr_15

]]></Node>
<StgValue><ssdm name="input_buffer_load_14"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2925 %di_V_56 = trunc i64 %input_buffer_load_14

]]></Node>
<StgValue><ssdm name="di_V_56"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2926 %weight_buffer_load_14 = load i10 %weight_buffer_addr_141

]]></Node>
<StgValue><ssdm name="weight_buffer_load_14"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2927 %wi_V_56 = trunc i64 %weight_buffer_load_14

]]></Node>
<StgValue><ssdm name="wi_V_56"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2976 %di_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_14, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_57"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2977 %wi_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_14, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_57"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3026 %di_V_58 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_14, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_58"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3027 %wi_V_58 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_14, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_58"/></StgValue>
</operation>

<operation id="824" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3076 %di_V_59 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_14, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_59"/></StgValue>
</operation>

<operation id="825" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3077 %wi_V_59 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_14, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_59"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3132 %input_buffer_load_15 = load i5 %input_buffer_addr_16

]]></Node>
<StgValue><ssdm name="input_buffer_load_15"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3133 %di_V_60 = trunc i64 %input_buffer_load_15

]]></Node>
<StgValue><ssdm name="di_V_60"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:3134 %weight_buffer_load_15 = load i10 %weight_buffer_addr_142

]]></Node>
<StgValue><ssdm name="weight_buffer_load_15"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3135 %wi_V_60 = trunc i64 %weight_buffer_load_15

]]></Node>
<StgValue><ssdm name="wi_V_60"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3184 %di_V_61 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_15, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_61"/></StgValue>
</operation>

<operation id="831" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3185 %wi_V_61 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_15, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_61"/></StgValue>
</operation>

<operation id="832" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3234 %di_V_62 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_15, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_62"/></StgValue>
</operation>

<operation id="833" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3235 %wi_V_62 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_15, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_62"/></StgValue>
</operation>

<operation id="834" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3284 %di_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_15, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_63"/></StgValue>
</operation>

<operation id="835" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3285 %wi_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_15, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_63"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="836" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:465 %select_ln392_25 = select i1 %overflow_17, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_25"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:467 %tp_V_26 = select i1 %or_ln392_8, i16 %select_ln392_25, i16 %tp_V_25

]]></Node>
<StgValue><ssdm name="tp_V_26"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:469 %sext_ln859_16 = sext i16 %sum_V_16

]]></Node>
<StgValue><ssdm name="sext_ln859_16"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:470 %sext_ln859_17 = sext i16 %tp_V_26

]]></Node>
<StgValue><ssdm name="sext_ln859_17"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:471 %ret_V_8 = add i17 %sext_ln859_17, i17 %sext_ln859_16

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:472 %p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_8, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:473 %sum_V_17 = add i16 %tp_V_26, i16 %sum_V_16

]]></Node>
<StgValue><ssdm name="sum_V_17"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:474 %p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_17, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:475 %xor_ln941_27 = xor i1 %p_Result_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_27"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:476 %overflow_18 = and i1 %p_Result_55, i1 %xor_ln941_27

]]></Node>
<StgValue><ssdm name="overflow_18"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:477 %xor_ln348_9 = xor i1 %p_Result_54, i1 %p_Result_55

]]></Node>
<StgValue><ssdm name="xor_ln348_9"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:478 %select_ln392_27 = select i1 %overflow_18, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_27"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:479 %sum_V_18 = select i1 %xor_ln348_9, i16 %select_ln392_27, i16 %sum_V_17

]]></Node>
<StgValue><ssdm name="sum_V_18"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:515 %select_ln392_28 = select i1 %overflow_19, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_28"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:517 %tp_V_29 = select i1 %or_ln392_9, i16 %select_ln392_28, i16 %tp_V_28

]]></Node>
<StgValue><ssdm name="tp_V_29"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:519 %sext_ln859_18 = sext i16 %sum_V_18

]]></Node>
<StgValue><ssdm name="sext_ln859_18"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:520 %sext_ln859_19 = sext i16 %tp_V_29

]]></Node>
<StgValue><ssdm name="sext_ln859_19"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:521 %ret_V_9 = add i17 %sext_ln859_19, i17 %sext_ln859_18

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:522 %p_Result_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:523 %sum_V_19 = add i16 %tp_V_29, i16 %sum_V_18

]]></Node>
<StgValue><ssdm name="sum_V_19"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:524 %p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_19, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:525 %xor_ln941_30 = xor i1 %p_Result_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_30"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:526 %overflow_20 = and i1 %p_Result_60, i1 %xor_ln941_30

]]></Node>
<StgValue><ssdm name="overflow_20"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:527 %xor_ln348_10 = xor i1 %p_Result_59, i1 %p_Result_60

]]></Node>
<StgValue><ssdm name="xor_ln348_10"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:528 %select_ln392_30 = select i1 %overflow_20, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_30"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:529 %sum_V_20 = select i1 %xor_ln348_10, i16 %select_ln392_30, i16 %sum_V_19

]]></Node>
<StgValue><ssdm name="sum_V_20"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:535 %r_V_139 = mul i32 %sext_ln1319_10, i32 %sext_ln1317_10

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:536 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_139, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:537 %p_Result_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_139, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:538 %tp_V_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_139, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_30"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:539 %p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_139, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_62"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:540 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_139, i32 9

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:541 %zext_ln423_10 = zext i1 %tmp_77

]]></Node>
<StgValue><ssdm name="zext_ln423_10"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:542 %tp_V_31 = add i16 %zext_ln423_10, i16 %tp_V_30

]]></Node>
<StgValue><ssdm name="tp_V_31"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:543 %p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_31, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:544 %xor_ln942_20 = xor i1 %p_Result_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_20"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:545 %carry_21 = and i1 %p_Result_62, i1 %xor_ln942_20

]]></Node>
<StgValue><ssdm name="carry_21"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:546 %tmp_217 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_139, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:547 %Range2_all_ones_10 = icmp_eq  i5 %tmp_217, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:548 %tmp_218 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_139, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:549 %Range1_all_ones_20 = icmp_eq  i6 %tmp_218, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_20"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:550 %Range1_all_zeros_10 = icmp_eq  i6 %tmp_218, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:551 %deleted_zeros_10 = select i1 %carry_21, i1 %Range1_all_ones_20, i1 %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_10"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:552 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_139, i32 26

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:553 %xor_ln936_10 = xor i1 %tmp_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_10"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:554 %and_ln936_10 = and i1 %Range2_all_ones_10, i1 %xor_ln936_10

]]></Node>
<StgValue><ssdm name="and_ln936_10"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:555 %deleted_ones_20 = select i1 %carry_21, i1 %and_ln936_10, i1 %Range1_all_ones_20

]]></Node>
<StgValue><ssdm name="deleted_ones_20"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:556 %and_ln937_10 = and i1 %carry_21, i1 %Range1_all_ones_20

]]></Node>
<StgValue><ssdm name="and_ln937_10"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:557 %xor_ln941_31 = xor i1 %deleted_zeros_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_31"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:558 %or_ln941_10 = or i1 %p_Result_63, i1 %xor_ln941_31

]]></Node>
<StgValue><ssdm name="or_ln941_10"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:559 %xor_ln941_32 = xor i1 %p_Result_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_32"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:560 %overflow_21 = and i1 %or_ln941_10, i1 %xor_ln941_32

]]></Node>
<StgValue><ssdm name="overflow_21"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:561 %xor_ln942_21 = xor i1 %deleted_ones_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_21"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:562 %or_ln942_10 = or i1 %xor_ln942_20, i1 %xor_ln942_21

]]></Node>
<StgValue><ssdm name="or_ln942_10"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:563 %xor_ln942_138 = xor i1 %and_ln937_10, i1 %or_ln942_10

]]></Node>
<StgValue><ssdm name="xor_ln942_138"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:564 %underflow_10 = and i1 %xor_ln942_138, i1 %p_Result_61

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:566 %or_ln392_10 = or i1 %overflow_21, i1 %underflow_10

]]></Node>
<StgValue><ssdm name="or_ln392_10"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:585 %r_V_140 = mul i32 %sext_ln1319_11, i32 %sext_ln1317_11

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:586 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_140, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:587 %p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_140, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_66"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:588 %tp_V_33 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_140, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_33"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:589 %p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_140, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_67"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:590 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_140, i32 9

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:591 %zext_ln423_11 = zext i1 %tmp_84

]]></Node>
<StgValue><ssdm name="zext_ln423_11"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:592 %tp_V_34 = add i16 %zext_ln423_11, i16 %tp_V_33

]]></Node>
<StgValue><ssdm name="tp_V_34"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:593 %p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_34, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_68"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:594 %xor_ln942_22 = xor i1 %p_Result_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_22"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:595 %carry_23 = and i1 %p_Result_67, i1 %xor_ln942_22

]]></Node>
<StgValue><ssdm name="carry_23"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:596 %tmp_219 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_140, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:597 %Range2_all_ones_11 = icmp_eq  i5 %tmp_219, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:598 %tmp_220 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_140, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:599 %Range1_all_ones_22 = icmp_eq  i6 %tmp_220, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:600 %Range1_all_zeros_11 = icmp_eq  i6 %tmp_220, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:601 %deleted_zeros_11 = select i1 %carry_23, i1 %Range1_all_ones_22, i1 %Range1_all_zeros_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_11"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:602 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_140, i32 26

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:603 %xor_ln936_11 = xor i1 %tmp_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_11"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:604 %and_ln936_11 = and i1 %Range2_all_ones_11, i1 %xor_ln936_11

]]></Node>
<StgValue><ssdm name="and_ln936_11"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:605 %deleted_ones_22 = select i1 %carry_23, i1 %and_ln936_11, i1 %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="deleted_ones_22"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:606 %and_ln937_11 = and i1 %carry_23, i1 %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="and_ln937_11"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:607 %xor_ln941_34 = xor i1 %deleted_zeros_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_34"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:608 %or_ln941_11 = or i1 %p_Result_68, i1 %xor_ln941_34

]]></Node>
<StgValue><ssdm name="or_ln941_11"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:609 %xor_ln941_35 = xor i1 %p_Result_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_35"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:610 %overflow_23 = and i1 %or_ln941_11, i1 %xor_ln941_35

]]></Node>
<StgValue><ssdm name="overflow_23"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:611 %xor_ln942_23 = xor i1 %deleted_ones_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_23"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:612 %or_ln942_11 = or i1 %xor_ln942_22, i1 %xor_ln942_23

]]></Node>
<StgValue><ssdm name="or_ln942_11"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:613 %xor_ln942_139 = xor i1 %and_ln937_11, i1 %or_ln942_11

]]></Node>
<StgValue><ssdm name="xor_ln942_139"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:614 %underflow_11 = and i1 %xor_ln942_139, i1 %p_Result_66

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:616 %or_ln392_11 = or i1 %overflow_23, i1 %underflow_11

]]></Node>
<StgValue><ssdm name="or_ln392_11"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:643 %r_V_141 = mul i32 %sext_ln1319_12, i32 %sext_ln1317_12

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:693 %r_V_142 = mul i32 %sext_ln1319_13, i32 %sext_ln1317_13

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:743 %r_V_143 = mul i32 %sext_ln1319_14, i32 %sext_ln1317_14

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:793 %r_V_144 = mul i32 %sext_ln1319_15, i32 %sext_ln1317_15

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:849 %sext_ln1317_16 = sext i16 %di_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1317_16"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:850 %sext_ln1319_16 = sext i16 %wi_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1319_16"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:851 %r_V_145 = mul i32 %sext_ln1319_16, i32 %sext_ln1317_16

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:899 %sext_ln1317_17 = sext i16 %di_V_17

]]></Node>
<StgValue><ssdm name="sext_ln1317_17"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:900 %sext_ln1319_17 = sext i16 %wi_V_17

]]></Node>
<StgValue><ssdm name="sext_ln1319_17"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:901 %r_V_146 = mul i32 %sext_ln1319_17, i32 %sext_ln1317_17

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="934" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:565 %select_ln392_31 = select i1 %overflow_21, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_31"/></StgValue>
</operation>

<operation id="935" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:567 %tp_V_32 = select i1 %or_ln392_10, i16 %select_ln392_31, i16 %tp_V_31

]]></Node>
<StgValue><ssdm name="tp_V_32"/></StgValue>
</operation>

<operation id="936" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:569 %sext_ln859_20 = sext i16 %sum_V_20

]]></Node>
<StgValue><ssdm name="sext_ln859_20"/></StgValue>
</operation>

<operation id="937" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:570 %sext_ln859_21 = sext i16 %tp_V_32

]]></Node>
<StgValue><ssdm name="sext_ln859_21"/></StgValue>
</operation>

<operation id="938" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:571 %ret_V_10 = add i17 %sext_ln859_21, i17 %sext_ln859_20

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="939" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:572 %p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_10, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_64"/></StgValue>
</operation>

<operation id="940" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:573 %sum_V_21 = add i16 %tp_V_32, i16 %sum_V_20

]]></Node>
<StgValue><ssdm name="sum_V_21"/></StgValue>
</operation>

<operation id="941" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:574 %p_Result_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_21, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_65"/></StgValue>
</operation>

<operation id="942" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:575 %xor_ln941_33 = xor i1 %p_Result_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_33"/></StgValue>
</operation>

<operation id="943" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:576 %overflow_22 = and i1 %p_Result_65, i1 %xor_ln941_33

]]></Node>
<StgValue><ssdm name="overflow_22"/></StgValue>
</operation>

<operation id="944" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:577 %xor_ln348_11 = xor i1 %p_Result_64, i1 %p_Result_65

]]></Node>
<StgValue><ssdm name="xor_ln348_11"/></StgValue>
</operation>

<operation id="945" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:578 %select_ln392_33 = select i1 %overflow_22, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_33"/></StgValue>
</operation>

<operation id="946" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:579 %sum_V_22 = select i1 %xor_ln348_11, i16 %select_ln392_33, i16 %sum_V_21

]]></Node>
<StgValue><ssdm name="sum_V_22"/></StgValue>
</operation>

<operation id="947" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:615 %select_ln392_34 = select i1 %overflow_23, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_34"/></StgValue>
</operation>

<operation id="948" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:617 %tp_V_35 = select i1 %or_ln392_11, i16 %select_ln392_34, i16 %tp_V_34

]]></Node>
<StgValue><ssdm name="tp_V_35"/></StgValue>
</operation>

<operation id="949" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:619 %sext_ln859_22 = sext i16 %sum_V_22

]]></Node>
<StgValue><ssdm name="sext_ln859_22"/></StgValue>
</operation>

<operation id="950" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:620 %sext_ln859_23 = sext i16 %tp_V_35

]]></Node>
<StgValue><ssdm name="sext_ln859_23"/></StgValue>
</operation>

<operation id="951" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:621 %ret_V_11 = add i17 %sext_ln859_23, i17 %sext_ln859_22

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="952" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:622 %p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_11, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>

<operation id="953" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:623 %sum_V_23 = add i16 %tp_V_35, i16 %sum_V_22

]]></Node>
<StgValue><ssdm name="sum_V_23"/></StgValue>
</operation>

<operation id="954" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:624 %p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_23, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="955" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:625 %xor_ln941_36 = xor i1 %p_Result_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_36"/></StgValue>
</operation>

<operation id="956" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:626 %overflow_24 = and i1 %p_Result_70, i1 %xor_ln941_36

]]></Node>
<StgValue><ssdm name="overflow_24"/></StgValue>
</operation>

<operation id="957" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:627 %xor_ln348_12 = xor i1 %p_Result_69, i1 %p_Result_70

]]></Node>
<StgValue><ssdm name="xor_ln348_12"/></StgValue>
</operation>

<operation id="958" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:628 %select_ln392_36 = select i1 %overflow_24, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_36"/></StgValue>
</operation>

<operation id="959" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:629 %sum_V_24 = select i1 %xor_ln348_12, i16 %select_ln392_36, i16 %sum_V_23

]]></Node>
<StgValue><ssdm name="sum_V_24"/></StgValue>
</operation>

<operation id="960" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:643 %r_V_141 = mul i32 %sext_ln1319_12, i32 %sext_ln1317_12

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="961" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:644 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_141, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:645 %p_Result_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_141, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_71"/></StgValue>
</operation>

<operation id="963" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:646 %tp_V_36 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_141, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_36"/></StgValue>
</operation>

<operation id="964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:647 %p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_141, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_72"/></StgValue>
</operation>

<operation id="965" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:648 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_141, i32 9

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="966" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:649 %zext_ln423_12 = zext i1 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln423_12"/></StgValue>
</operation>

<operation id="967" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:650 %tp_V_37 = add i16 %zext_ln423_12, i16 %tp_V_36

]]></Node>
<StgValue><ssdm name="tp_V_37"/></StgValue>
</operation>

<operation id="968" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:651 %p_Result_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_37, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="969" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:652 %xor_ln942_24 = xor i1 %p_Result_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_24"/></StgValue>
</operation>

<operation id="970" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:653 %carry_25 = and i1 %p_Result_72, i1 %xor_ln942_24

]]></Node>
<StgValue><ssdm name="carry_25"/></StgValue>
</operation>

<operation id="971" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:654 %tmp_222 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_141, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="972" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:655 %Range2_all_ones_12 = icmp_eq  i5 %tmp_222, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12"/></StgValue>
</operation>

<operation id="973" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:656 %tmp_223 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_141, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="974" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:657 %Range1_all_ones_24 = icmp_eq  i6 %tmp_223, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_24"/></StgValue>
</operation>

<operation id="975" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:658 %Range1_all_zeros_12 = icmp_eq  i6 %tmp_223, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12"/></StgValue>
</operation>

<operation id="976" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:659 %deleted_zeros_12 = select i1 %carry_25, i1 %Range1_all_ones_24, i1 %Range1_all_zeros_12

]]></Node>
<StgValue><ssdm name="deleted_zeros_12"/></StgValue>
</operation>

<operation id="977" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:660 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_141, i32 26

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="978" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:661 %xor_ln936_12 = xor i1 %tmp_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_12"/></StgValue>
</operation>

<operation id="979" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:662 %and_ln936_12 = and i1 %Range2_all_ones_12, i1 %xor_ln936_12

]]></Node>
<StgValue><ssdm name="and_ln936_12"/></StgValue>
</operation>

<operation id="980" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:663 %deleted_ones_24 = select i1 %carry_25, i1 %and_ln936_12, i1 %Range1_all_ones_24

]]></Node>
<StgValue><ssdm name="deleted_ones_24"/></StgValue>
</operation>

<operation id="981" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:664 %and_ln937_12 = and i1 %carry_25, i1 %Range1_all_ones_24

]]></Node>
<StgValue><ssdm name="and_ln937_12"/></StgValue>
</operation>

<operation id="982" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:665 %xor_ln941_37 = xor i1 %deleted_zeros_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_37"/></StgValue>
</operation>

<operation id="983" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:666 %or_ln941_12 = or i1 %p_Result_73, i1 %xor_ln941_37

]]></Node>
<StgValue><ssdm name="or_ln941_12"/></StgValue>
</operation>

<operation id="984" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:667 %xor_ln941_38 = xor i1 %p_Result_71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_38"/></StgValue>
</operation>

<operation id="985" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:668 %overflow_25 = and i1 %or_ln941_12, i1 %xor_ln941_38

]]></Node>
<StgValue><ssdm name="overflow_25"/></StgValue>
</operation>

<operation id="986" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:669 %xor_ln942_25 = xor i1 %deleted_ones_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_25"/></StgValue>
</operation>

<operation id="987" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:670 %or_ln942_12 = or i1 %xor_ln942_24, i1 %xor_ln942_25

]]></Node>
<StgValue><ssdm name="or_ln942_12"/></StgValue>
</operation>

<operation id="988" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:671 %xor_ln942_140 = xor i1 %and_ln937_12, i1 %or_ln942_12

]]></Node>
<StgValue><ssdm name="xor_ln942_140"/></StgValue>
</operation>

<operation id="989" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:672 %underflow_12 = and i1 %xor_ln942_140, i1 %p_Result_71

]]></Node>
<StgValue><ssdm name="underflow_12"/></StgValue>
</operation>

<operation id="990" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:674 %or_ln392_12 = or i1 %overflow_25, i1 %underflow_12

]]></Node>
<StgValue><ssdm name="or_ln392_12"/></StgValue>
</operation>

<operation id="991" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:693 %r_V_142 = mul i32 %sext_ln1319_13, i32 %sext_ln1317_13

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="992" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:694 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_142, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="993" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:695 %p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_142, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_76"/></StgValue>
</operation>

<operation id="994" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:696 %tp_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_142, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_39"/></StgValue>
</operation>

<operation id="995" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:697 %p_Result_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_142, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_77"/></StgValue>
</operation>

<operation id="996" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:698 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_142, i32 9

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="997" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:699 %zext_ln423_13 = zext i1 %tmp_98

]]></Node>
<StgValue><ssdm name="zext_ln423_13"/></StgValue>
</operation>

<operation id="998" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:700 %tp_V_40 = add i16 %zext_ln423_13, i16 %tp_V_39

]]></Node>
<StgValue><ssdm name="tp_V_40"/></StgValue>
</operation>

<operation id="999" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:701 %p_Result_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_40, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_78"/></StgValue>
</operation>

<operation id="1000" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:702 %xor_ln942_26 = xor i1 %p_Result_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_26"/></StgValue>
</operation>

<operation id="1001" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:703 %carry_27 = and i1 %p_Result_77, i1 %xor_ln942_26

]]></Node>
<StgValue><ssdm name="carry_27"/></StgValue>
</operation>

<operation id="1002" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:704 %tmp_224 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_142, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1003" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:705 %Range2_all_ones_13 = icmp_eq  i5 %tmp_224, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_13"/></StgValue>
</operation>

<operation id="1004" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:706 %tmp_225 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_142, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1005" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:707 %Range1_all_ones_26 = icmp_eq  i6 %tmp_225, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_26"/></StgValue>
</operation>

<operation id="1006" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:708 %Range1_all_zeros_13 = icmp_eq  i6 %tmp_225, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13"/></StgValue>
</operation>

<operation id="1007" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:709 %deleted_zeros_13 = select i1 %carry_27, i1 %Range1_all_ones_26, i1 %Range1_all_zeros_13

]]></Node>
<StgValue><ssdm name="deleted_zeros_13"/></StgValue>
</operation>

<operation id="1008" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:710 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_142, i32 26

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1009" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:711 %xor_ln936_13 = xor i1 %tmp_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_13"/></StgValue>
</operation>

<operation id="1010" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:712 %and_ln936_13 = and i1 %Range2_all_ones_13, i1 %xor_ln936_13

]]></Node>
<StgValue><ssdm name="and_ln936_13"/></StgValue>
</operation>

<operation id="1011" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:713 %deleted_ones_26 = select i1 %carry_27, i1 %and_ln936_13, i1 %Range1_all_ones_26

]]></Node>
<StgValue><ssdm name="deleted_ones_26"/></StgValue>
</operation>

<operation id="1012" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:714 %and_ln937_13 = and i1 %carry_27, i1 %Range1_all_ones_26

]]></Node>
<StgValue><ssdm name="and_ln937_13"/></StgValue>
</operation>

<operation id="1013" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:715 %xor_ln941_40 = xor i1 %deleted_zeros_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_40"/></StgValue>
</operation>

<operation id="1014" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:716 %or_ln941_13 = or i1 %p_Result_78, i1 %xor_ln941_40

]]></Node>
<StgValue><ssdm name="or_ln941_13"/></StgValue>
</operation>

<operation id="1015" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:717 %xor_ln941_41 = xor i1 %p_Result_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_41"/></StgValue>
</operation>

<operation id="1016" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:718 %overflow_27 = and i1 %or_ln941_13, i1 %xor_ln941_41

]]></Node>
<StgValue><ssdm name="overflow_27"/></StgValue>
</operation>

<operation id="1017" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:719 %xor_ln942_27 = xor i1 %deleted_ones_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_27"/></StgValue>
</operation>

<operation id="1018" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:720 %or_ln942_13 = or i1 %xor_ln942_26, i1 %xor_ln942_27

]]></Node>
<StgValue><ssdm name="or_ln942_13"/></StgValue>
</operation>

<operation id="1019" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:721 %xor_ln942_141 = xor i1 %and_ln937_13, i1 %or_ln942_13

]]></Node>
<StgValue><ssdm name="xor_ln942_141"/></StgValue>
</operation>

<operation id="1020" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:722 %underflow_13 = and i1 %xor_ln942_141, i1 %p_Result_76

]]></Node>
<StgValue><ssdm name="underflow_13"/></StgValue>
</operation>

<operation id="1021" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:724 %or_ln392_13 = or i1 %overflow_27, i1 %underflow_13

]]></Node>
<StgValue><ssdm name="or_ln392_13"/></StgValue>
</operation>

<operation id="1022" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:743 %r_V_143 = mul i32 %sext_ln1319_14, i32 %sext_ln1317_14

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="1023" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:793 %r_V_144 = mul i32 %sext_ln1319_15, i32 %sext_ln1317_15

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="1024" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:851 %r_V_145 = mul i32 %sext_ln1319_16, i32 %sext_ln1317_16

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="1025" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:901 %r_V_146 = mul i32 %sext_ln1319_17, i32 %sext_ln1317_17

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="1026" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:949 %sext_ln1317_18 = sext i16 %di_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1317_18"/></StgValue>
</operation>

<operation id="1027" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:950 %sext_ln1319_18 = sext i16 %wi_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1319_18"/></StgValue>
</operation>

<operation id="1028" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:951 %r_V_147 = mul i32 %sext_ln1319_18, i32 %sext_ln1317_18

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="1029" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:999 %sext_ln1317_19 = sext i16 %di_V_19

]]></Node>
<StgValue><ssdm name="sext_ln1317_19"/></StgValue>
</operation>

<operation id="1030" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1000 %sext_ln1319_19 = sext i16 %wi_V_19

]]></Node>
<StgValue><ssdm name="sext_ln1319_19"/></StgValue>
</operation>

<operation id="1031" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1001 %r_V_148 = mul i32 %sext_ln1319_19, i32 %sext_ln1317_19

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1032" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:673 %select_ln392_37 = select i1 %overflow_25, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_37"/></StgValue>
</operation>

<operation id="1033" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:675 %tp_V_38 = select i1 %or_ln392_12, i16 %select_ln392_37, i16 %tp_V_37

]]></Node>
<StgValue><ssdm name="tp_V_38"/></StgValue>
</operation>

<operation id="1034" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:677 %sext_ln859_24 = sext i16 %sum_V_24

]]></Node>
<StgValue><ssdm name="sext_ln859_24"/></StgValue>
</operation>

<operation id="1035" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:678 %sext_ln859_25 = sext i16 %tp_V_38

]]></Node>
<StgValue><ssdm name="sext_ln859_25"/></StgValue>
</operation>

<operation id="1036" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:679 %ret_V_12 = add i17 %sext_ln859_25, i17 %sext_ln859_24

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="1037" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:680 %p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_12, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="1038" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:681 %sum_V_25 = add i16 %tp_V_38, i16 %sum_V_24

]]></Node>
<StgValue><ssdm name="sum_V_25"/></StgValue>
</operation>

<operation id="1039" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:682 %p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_25, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_75"/></StgValue>
</operation>

<operation id="1040" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:683 %xor_ln941_39 = xor i1 %p_Result_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_39"/></StgValue>
</operation>

<operation id="1041" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:684 %overflow_26 = and i1 %p_Result_75, i1 %xor_ln941_39

]]></Node>
<StgValue><ssdm name="overflow_26"/></StgValue>
</operation>

<operation id="1042" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:685 %xor_ln348_13 = xor i1 %p_Result_74, i1 %p_Result_75

]]></Node>
<StgValue><ssdm name="xor_ln348_13"/></StgValue>
</operation>

<operation id="1043" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:686 %select_ln392_39 = select i1 %overflow_26, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_39"/></StgValue>
</operation>

<operation id="1044" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:687 %sum_V_26 = select i1 %xor_ln348_13, i16 %select_ln392_39, i16 %sum_V_25

]]></Node>
<StgValue><ssdm name="sum_V_26"/></StgValue>
</operation>

<operation id="1045" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:723 %select_ln392_40 = select i1 %overflow_27, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_40"/></StgValue>
</operation>

<operation id="1046" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:725 %tp_V_41 = select i1 %or_ln392_13, i16 %select_ln392_40, i16 %tp_V_40

]]></Node>
<StgValue><ssdm name="tp_V_41"/></StgValue>
</operation>

<operation id="1047" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:727 %sext_ln859_26 = sext i16 %sum_V_26

]]></Node>
<StgValue><ssdm name="sext_ln859_26"/></StgValue>
</operation>

<operation id="1048" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:728 %sext_ln859_27 = sext i16 %tp_V_41

]]></Node>
<StgValue><ssdm name="sext_ln859_27"/></StgValue>
</operation>

<operation id="1049" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:729 %ret_V_13 = add i17 %sext_ln859_27, i17 %sext_ln859_26

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="1050" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:730 %p_Result_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_13, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_79"/></StgValue>
</operation>

<operation id="1051" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:731 %sum_V_27 = add i16 %tp_V_41, i16 %sum_V_26

]]></Node>
<StgValue><ssdm name="sum_V_27"/></StgValue>
</operation>

<operation id="1052" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:732 %p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_27, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="1053" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:733 %xor_ln941_42 = xor i1 %p_Result_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_42"/></StgValue>
</operation>

<operation id="1054" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:734 %overflow_28 = and i1 %p_Result_80, i1 %xor_ln941_42

]]></Node>
<StgValue><ssdm name="overflow_28"/></StgValue>
</operation>

<operation id="1055" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:735 %xor_ln348_14 = xor i1 %p_Result_79, i1 %p_Result_80

]]></Node>
<StgValue><ssdm name="xor_ln348_14"/></StgValue>
</operation>

<operation id="1056" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:736 %select_ln392_42 = select i1 %overflow_28, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_42"/></StgValue>
</operation>

<operation id="1057" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:737 %sum_V_28 = select i1 %xor_ln348_14, i16 %select_ln392_42, i16 %sum_V_27

]]></Node>
<StgValue><ssdm name="sum_V_28"/></StgValue>
</operation>

<operation id="1058" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:743 %r_V_143 = mul i32 %sext_ln1319_14, i32 %sext_ln1317_14

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="1059" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:744 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_143, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1060" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:745 %p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_143, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_81"/></StgValue>
</operation>

<operation id="1061" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:746 %tp_V_42 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_143, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_42"/></StgValue>
</operation>

<operation id="1062" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:747 %p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_143, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_82"/></StgValue>
</operation>

<operation id="1063" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:748 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_143, i32 9

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1064" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:749 %zext_ln423_14 = zext i1 %tmp_105

]]></Node>
<StgValue><ssdm name="zext_ln423_14"/></StgValue>
</operation>

<operation id="1065" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:750 %tp_V_43 = add i16 %zext_ln423_14, i16 %tp_V_42

]]></Node>
<StgValue><ssdm name="tp_V_43"/></StgValue>
</operation>

<operation id="1066" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:751 %p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_43, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_83"/></StgValue>
</operation>

<operation id="1067" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:752 %xor_ln942_28 = xor i1 %p_Result_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_28"/></StgValue>
</operation>

<operation id="1068" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:753 %carry_29 = and i1 %p_Result_82, i1 %xor_ln942_28

]]></Node>
<StgValue><ssdm name="carry_29"/></StgValue>
</operation>

<operation id="1069" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:754 %tmp_226 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_143, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1070" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:755 %Range2_all_ones_14 = icmp_eq  i5 %tmp_226, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_14"/></StgValue>
</operation>

<operation id="1071" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:756 %tmp_227 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_143, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1072" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:757 %Range1_all_ones_28 = icmp_eq  i6 %tmp_227, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_28"/></StgValue>
</operation>

<operation id="1073" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:758 %Range1_all_zeros_14 = icmp_eq  i6 %tmp_227, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14"/></StgValue>
</operation>

<operation id="1074" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:759 %deleted_zeros_14 = select i1 %carry_29, i1 %Range1_all_ones_28, i1 %Range1_all_zeros_14

]]></Node>
<StgValue><ssdm name="deleted_zeros_14"/></StgValue>
</operation>

<operation id="1075" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:760 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_143, i32 26

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1076" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:761 %xor_ln936_14 = xor i1 %tmp_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_14"/></StgValue>
</operation>

<operation id="1077" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:762 %and_ln936_14 = and i1 %Range2_all_ones_14, i1 %xor_ln936_14

]]></Node>
<StgValue><ssdm name="and_ln936_14"/></StgValue>
</operation>

<operation id="1078" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:763 %deleted_ones_28 = select i1 %carry_29, i1 %and_ln936_14, i1 %Range1_all_ones_28

]]></Node>
<StgValue><ssdm name="deleted_ones_28"/></StgValue>
</operation>

<operation id="1079" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:764 %and_ln937_14 = and i1 %carry_29, i1 %Range1_all_ones_28

]]></Node>
<StgValue><ssdm name="and_ln937_14"/></StgValue>
</operation>

<operation id="1080" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:765 %xor_ln941_43 = xor i1 %deleted_zeros_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_43"/></StgValue>
</operation>

<operation id="1081" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:766 %or_ln941_14 = or i1 %p_Result_83, i1 %xor_ln941_43

]]></Node>
<StgValue><ssdm name="or_ln941_14"/></StgValue>
</operation>

<operation id="1082" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:767 %xor_ln941_44 = xor i1 %p_Result_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_44"/></StgValue>
</operation>

<operation id="1083" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:768 %overflow_29 = and i1 %or_ln941_14, i1 %xor_ln941_44

]]></Node>
<StgValue><ssdm name="overflow_29"/></StgValue>
</operation>

<operation id="1084" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:769 %xor_ln942_29 = xor i1 %deleted_ones_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_29"/></StgValue>
</operation>

<operation id="1085" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:770 %or_ln942_14 = or i1 %xor_ln942_28, i1 %xor_ln942_29

]]></Node>
<StgValue><ssdm name="or_ln942_14"/></StgValue>
</operation>

<operation id="1086" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:771 %xor_ln942_142 = xor i1 %and_ln937_14, i1 %or_ln942_14

]]></Node>
<StgValue><ssdm name="xor_ln942_142"/></StgValue>
</operation>

<operation id="1087" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:772 %underflow_14 = and i1 %xor_ln942_142, i1 %p_Result_81

]]></Node>
<StgValue><ssdm name="underflow_14"/></StgValue>
</operation>

<operation id="1088" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:774 %or_ln392_14 = or i1 %overflow_29, i1 %underflow_14

]]></Node>
<StgValue><ssdm name="or_ln392_14"/></StgValue>
</operation>

<operation id="1089" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:793 %r_V_144 = mul i32 %sext_ln1319_15, i32 %sext_ln1317_15

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="1090" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:794 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_144, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1091" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:795 %p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_144, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_86"/></StgValue>
</operation>

<operation id="1092" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:796 %tp_V_45 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_144, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_45"/></StgValue>
</operation>

<operation id="1093" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:797 %p_Result_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_144, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_87"/></StgValue>
</operation>

<operation id="1094" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:798 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_144, i32 9

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1095" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:799 %zext_ln423_15 = zext i1 %tmp_112

]]></Node>
<StgValue><ssdm name="zext_ln423_15"/></StgValue>
</operation>

<operation id="1096" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:800 %tp_V_46 = add i16 %zext_ln423_15, i16 %tp_V_45

]]></Node>
<StgValue><ssdm name="tp_V_46"/></StgValue>
</operation>

<operation id="1097" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:801 %p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_46, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_88"/></StgValue>
</operation>

<operation id="1098" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:802 %xor_ln942_30 = xor i1 %p_Result_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_30"/></StgValue>
</operation>

<operation id="1099" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:803 %carry_31 = and i1 %p_Result_87, i1 %xor_ln942_30

]]></Node>
<StgValue><ssdm name="carry_31"/></StgValue>
</operation>

<operation id="1100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:804 %tmp_228 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_144, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1101" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:805 %Range2_all_ones_15 = icmp_eq  i5 %tmp_228, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_15"/></StgValue>
</operation>

<operation id="1102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:806 %tmp_229 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_144, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1103" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:807 %Range1_all_ones_30 = icmp_eq  i6 %tmp_229, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_30"/></StgValue>
</operation>

<operation id="1104" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:808 %Range1_all_zeros_15 = icmp_eq  i6 %tmp_229, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15"/></StgValue>
</operation>

<operation id="1105" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:809 %deleted_zeros_15 = select i1 %carry_31, i1 %Range1_all_ones_30, i1 %Range1_all_zeros_15

]]></Node>
<StgValue><ssdm name="deleted_zeros_15"/></StgValue>
</operation>

<operation id="1106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:810 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_144, i32 26

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1107" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:811 %xor_ln936_15 = xor i1 %tmp_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_15"/></StgValue>
</operation>

<operation id="1108" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:812 %and_ln936_15 = and i1 %Range2_all_ones_15, i1 %xor_ln936_15

]]></Node>
<StgValue><ssdm name="and_ln936_15"/></StgValue>
</operation>

<operation id="1109" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:813 %deleted_ones_30 = select i1 %carry_31, i1 %and_ln936_15, i1 %Range1_all_ones_30

]]></Node>
<StgValue><ssdm name="deleted_ones_30"/></StgValue>
</operation>

<operation id="1110" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:814 %and_ln937_15 = and i1 %carry_31, i1 %Range1_all_ones_30

]]></Node>
<StgValue><ssdm name="and_ln937_15"/></StgValue>
</operation>

<operation id="1111" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:815 %xor_ln941_46 = xor i1 %deleted_zeros_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_46"/></StgValue>
</operation>

<operation id="1112" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:816 %or_ln941_15 = or i1 %p_Result_88, i1 %xor_ln941_46

]]></Node>
<StgValue><ssdm name="or_ln941_15"/></StgValue>
</operation>

<operation id="1113" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:817 %xor_ln941_47 = xor i1 %p_Result_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_47"/></StgValue>
</operation>

<operation id="1114" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:818 %overflow_31 = and i1 %or_ln941_15, i1 %xor_ln941_47

]]></Node>
<StgValue><ssdm name="overflow_31"/></StgValue>
</operation>

<operation id="1115" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:819 %xor_ln942_31 = xor i1 %deleted_ones_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_31"/></StgValue>
</operation>

<operation id="1116" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:820 %or_ln942_15 = or i1 %xor_ln942_30, i1 %xor_ln942_31

]]></Node>
<StgValue><ssdm name="or_ln942_15"/></StgValue>
</operation>

<operation id="1117" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:821 %xor_ln942_143 = xor i1 %and_ln937_15, i1 %or_ln942_15

]]></Node>
<StgValue><ssdm name="xor_ln942_143"/></StgValue>
</operation>

<operation id="1118" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:822 %underflow_15 = and i1 %xor_ln942_143, i1 %p_Result_86

]]></Node>
<StgValue><ssdm name="underflow_15"/></StgValue>
</operation>

<operation id="1119" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:824 %or_ln392_15 = or i1 %overflow_31, i1 %underflow_15

]]></Node>
<StgValue><ssdm name="or_ln392_15"/></StgValue>
</operation>

<operation id="1120" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:851 %r_V_145 = mul i32 %sext_ln1319_16, i32 %sext_ln1317_16

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="1121" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:901 %r_V_146 = mul i32 %sext_ln1319_17, i32 %sext_ln1317_17

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="1122" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:951 %r_V_147 = mul i32 %sext_ln1319_18, i32 %sext_ln1317_18

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="1123" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1001 %r_V_148 = mul i32 %sext_ln1319_19, i32 %sext_ln1317_19

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="1124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1057 %sext_ln1317_20 = sext i16 %di_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1317_20"/></StgValue>
</operation>

<operation id="1125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1058 %sext_ln1319_20 = sext i16 %wi_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1319_20"/></StgValue>
</operation>

<operation id="1126" st_id="14" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1059 %r_V_149 = mul i32 %sext_ln1319_20, i32 %sext_ln1317_20

]]></Node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="1127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1107 %sext_ln1317_21 = sext i16 %di_V_21

]]></Node>
<StgValue><ssdm name="sext_ln1317_21"/></StgValue>
</operation>

<operation id="1128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1108 %sext_ln1319_21 = sext i16 %wi_V_21

]]></Node>
<StgValue><ssdm name="sext_ln1319_21"/></StgValue>
</operation>

<operation id="1129" st_id="14" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1109 %r_V_150 = mul i32 %sext_ln1319_21, i32 %sext_ln1317_21

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1130" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:773 %select_ln392_43 = select i1 %overflow_29, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_43"/></StgValue>
</operation>

<operation id="1131" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:775 %tp_V_44 = select i1 %or_ln392_14, i16 %select_ln392_43, i16 %tp_V_43

]]></Node>
<StgValue><ssdm name="tp_V_44"/></StgValue>
</operation>

<operation id="1132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:777 %sext_ln859_28 = sext i16 %sum_V_28

]]></Node>
<StgValue><ssdm name="sext_ln859_28"/></StgValue>
</operation>

<operation id="1133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:778 %sext_ln859_29 = sext i16 %tp_V_44

]]></Node>
<StgValue><ssdm name="sext_ln859_29"/></StgValue>
</operation>

<operation id="1134" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:779 %ret_V_14 = add i17 %sext_ln859_29, i17 %sext_ln859_28

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="1135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:780 %p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_14, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_84"/></StgValue>
</operation>

<operation id="1136" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:781 %sum_V_29 = add i16 %tp_V_44, i16 %sum_V_28

]]></Node>
<StgValue><ssdm name="sum_V_29"/></StgValue>
</operation>

<operation id="1137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:782 %p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_29, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_85"/></StgValue>
</operation>

<operation id="1138" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:783 %xor_ln941_45 = xor i1 %p_Result_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_45"/></StgValue>
</operation>

<operation id="1139" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:784 %overflow_30 = and i1 %p_Result_85, i1 %xor_ln941_45

]]></Node>
<StgValue><ssdm name="overflow_30"/></StgValue>
</operation>

<operation id="1140" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:785 %xor_ln348_15 = xor i1 %p_Result_84, i1 %p_Result_85

]]></Node>
<StgValue><ssdm name="xor_ln348_15"/></StgValue>
</operation>

<operation id="1141" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:786 %select_ln392_45 = select i1 %overflow_30, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_45"/></StgValue>
</operation>

<operation id="1142" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:787 %sum_V_30 = select i1 %xor_ln348_15, i16 %select_ln392_45, i16 %sum_V_29

]]></Node>
<StgValue><ssdm name="sum_V_30"/></StgValue>
</operation>

<operation id="1143" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:823 %select_ln392_46 = select i1 %overflow_31, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_46"/></StgValue>
</operation>

<operation id="1144" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:825 %tp_V_47 = select i1 %or_ln392_15, i16 %select_ln392_46, i16 %tp_V_46

]]></Node>
<StgValue><ssdm name="tp_V_47"/></StgValue>
</operation>

<operation id="1145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:827 %sext_ln859_30 = sext i16 %sum_V_30

]]></Node>
<StgValue><ssdm name="sext_ln859_30"/></StgValue>
</operation>

<operation id="1146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:828 %sext_ln859_31 = sext i16 %tp_V_47

]]></Node>
<StgValue><ssdm name="sext_ln859_31"/></StgValue>
</operation>

<operation id="1147" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:829 %ret_V_15 = add i17 %sext_ln859_31, i17 %sext_ln859_30

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="1148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:830 %p_Result_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_15, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_89"/></StgValue>
</operation>

<operation id="1149" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:831 %sum_V_31 = add i16 %tp_V_47, i16 %sum_V_30

]]></Node>
<StgValue><ssdm name="sum_V_31"/></StgValue>
</operation>

<operation id="1150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:832 %p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_31, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_90"/></StgValue>
</operation>

<operation id="1151" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:833 %xor_ln941_48 = xor i1 %p_Result_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_48"/></StgValue>
</operation>

<operation id="1152" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:834 %overflow_32 = and i1 %p_Result_90, i1 %xor_ln941_48

]]></Node>
<StgValue><ssdm name="overflow_32"/></StgValue>
</operation>

<operation id="1153" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:835 %xor_ln348_16 = xor i1 %p_Result_89, i1 %p_Result_90

]]></Node>
<StgValue><ssdm name="xor_ln348_16"/></StgValue>
</operation>

<operation id="1154" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:836 %select_ln392_48 = select i1 %overflow_32, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_48"/></StgValue>
</operation>

<operation id="1155" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:837 %sum_V_32 = select i1 %xor_ln348_16, i16 %select_ln392_48, i16 %sum_V_31

]]></Node>
<StgValue><ssdm name="sum_V_32"/></StgValue>
</operation>

<operation id="1156" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:851 %r_V_145 = mul i32 %sext_ln1319_16, i32 %sext_ln1317_16

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="1157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:852 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_145, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:853 %p_Result_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_145, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_91"/></StgValue>
</operation>

<operation id="1159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:854 %tp_V_48 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_145, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_48"/></StgValue>
</operation>

<operation id="1160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:855 %p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_145, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_92"/></StgValue>
</operation>

<operation id="1161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:856 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_145, i32 9

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:857 %zext_ln423_16 = zext i1 %tmp_119

]]></Node>
<StgValue><ssdm name="zext_ln423_16"/></StgValue>
</operation>

<operation id="1163" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:858 %tp_V_49 = add i16 %zext_ln423_16, i16 %tp_V_48

]]></Node>
<StgValue><ssdm name="tp_V_49"/></StgValue>
</operation>

<operation id="1164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:859 %p_Result_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_49, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_93"/></StgValue>
</operation>

<operation id="1165" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:860 %xor_ln942_32 = xor i1 %p_Result_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_32"/></StgValue>
</operation>

<operation id="1166" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:861 %carry_33 = and i1 %p_Result_92, i1 %xor_ln942_32

]]></Node>
<StgValue><ssdm name="carry_33"/></StgValue>
</operation>

<operation id="1167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:862 %tmp_231 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_145, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1168" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:863 %Range2_all_ones_16 = icmp_eq  i5 %tmp_231, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_16"/></StgValue>
</operation>

<operation id="1169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:864 %tmp_232 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_145, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1170" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:865 %Range1_all_ones_32 = icmp_eq  i6 %tmp_232, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_32"/></StgValue>
</operation>

<operation id="1171" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:866 %Range1_all_zeros_16 = icmp_eq  i6 %tmp_232, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16"/></StgValue>
</operation>

<operation id="1172" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:867 %deleted_zeros_16 = select i1 %carry_33, i1 %Range1_all_ones_32, i1 %Range1_all_zeros_16

]]></Node>
<StgValue><ssdm name="deleted_zeros_16"/></StgValue>
</operation>

<operation id="1173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:868 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_145, i32 26

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1174" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:869 %xor_ln936_16 = xor i1 %tmp_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_16"/></StgValue>
</operation>

<operation id="1175" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:870 %and_ln936_16 = and i1 %Range2_all_ones_16, i1 %xor_ln936_16

]]></Node>
<StgValue><ssdm name="and_ln936_16"/></StgValue>
</operation>

<operation id="1176" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:871 %deleted_ones_32 = select i1 %carry_33, i1 %and_ln936_16, i1 %Range1_all_ones_32

]]></Node>
<StgValue><ssdm name="deleted_ones_32"/></StgValue>
</operation>

<operation id="1177" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:872 %and_ln937_16 = and i1 %carry_33, i1 %Range1_all_ones_32

]]></Node>
<StgValue><ssdm name="and_ln937_16"/></StgValue>
</operation>

<operation id="1178" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:873 %xor_ln941_49 = xor i1 %deleted_zeros_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_49"/></StgValue>
</operation>

<operation id="1179" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:874 %or_ln941_16 = or i1 %p_Result_93, i1 %xor_ln941_49

]]></Node>
<StgValue><ssdm name="or_ln941_16"/></StgValue>
</operation>

<operation id="1180" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:875 %xor_ln941_50 = xor i1 %p_Result_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_50"/></StgValue>
</operation>

<operation id="1181" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:876 %overflow_33 = and i1 %or_ln941_16, i1 %xor_ln941_50

]]></Node>
<StgValue><ssdm name="overflow_33"/></StgValue>
</operation>

<operation id="1182" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:877 %xor_ln942_33 = xor i1 %deleted_ones_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_33"/></StgValue>
</operation>

<operation id="1183" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:878 %or_ln942_16 = or i1 %xor_ln942_32, i1 %xor_ln942_33

]]></Node>
<StgValue><ssdm name="or_ln942_16"/></StgValue>
</operation>

<operation id="1184" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:879 %xor_ln942_144 = xor i1 %and_ln937_16, i1 %or_ln942_16

]]></Node>
<StgValue><ssdm name="xor_ln942_144"/></StgValue>
</operation>

<operation id="1185" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:880 %underflow_16 = and i1 %xor_ln942_144, i1 %p_Result_91

]]></Node>
<StgValue><ssdm name="underflow_16"/></StgValue>
</operation>

<operation id="1186" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:882 %or_ln392_16 = or i1 %overflow_33, i1 %underflow_16

]]></Node>
<StgValue><ssdm name="or_ln392_16"/></StgValue>
</operation>

<operation id="1187" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:901 %r_V_146 = mul i32 %sext_ln1319_17, i32 %sext_ln1317_17

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="1188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:902 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_146, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:903 %p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_146, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_96"/></StgValue>
</operation>

<operation id="1190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:904 %tp_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_146, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_51"/></StgValue>
</operation>

<operation id="1191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:905 %p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_146, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_97"/></StgValue>
</operation>

<operation id="1192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:906 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_146, i32 9

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:907 %zext_ln423_17 = zext i1 %tmp_126

]]></Node>
<StgValue><ssdm name="zext_ln423_17"/></StgValue>
</operation>

<operation id="1194" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:908 %tp_V_52 = add i16 %zext_ln423_17, i16 %tp_V_51

]]></Node>
<StgValue><ssdm name="tp_V_52"/></StgValue>
</operation>

<operation id="1195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:909 %p_Result_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_52, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_98"/></StgValue>
</operation>

<operation id="1196" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:910 %xor_ln942_34 = xor i1 %p_Result_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_34"/></StgValue>
</operation>

<operation id="1197" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:911 %carry_35 = and i1 %p_Result_97, i1 %xor_ln942_34

]]></Node>
<StgValue><ssdm name="carry_35"/></StgValue>
</operation>

<operation id="1198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:912 %tmp_233 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_146, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1199" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:913 %Range2_all_ones_17 = icmp_eq  i5 %tmp_233, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_17"/></StgValue>
</operation>

<operation id="1200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:914 %tmp_234 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_146, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1201" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:915 %Range1_all_ones_34 = icmp_eq  i6 %tmp_234, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_34"/></StgValue>
</operation>

<operation id="1202" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:916 %Range1_all_zeros_17 = icmp_eq  i6 %tmp_234, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17"/></StgValue>
</operation>

<operation id="1203" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:917 %deleted_zeros_17 = select i1 %carry_35, i1 %Range1_all_ones_34, i1 %Range1_all_zeros_17

]]></Node>
<StgValue><ssdm name="deleted_zeros_17"/></StgValue>
</operation>

<operation id="1204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:918 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_146, i32 26

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1205" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:919 %xor_ln936_17 = xor i1 %tmp_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_17"/></StgValue>
</operation>

<operation id="1206" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:920 %and_ln936_17 = and i1 %Range2_all_ones_17, i1 %xor_ln936_17

]]></Node>
<StgValue><ssdm name="and_ln936_17"/></StgValue>
</operation>

<operation id="1207" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:921 %deleted_ones_34 = select i1 %carry_35, i1 %and_ln936_17, i1 %Range1_all_ones_34

]]></Node>
<StgValue><ssdm name="deleted_ones_34"/></StgValue>
</operation>

<operation id="1208" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:922 %and_ln937_17 = and i1 %carry_35, i1 %Range1_all_ones_34

]]></Node>
<StgValue><ssdm name="and_ln937_17"/></StgValue>
</operation>

<operation id="1209" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:923 %xor_ln941_52 = xor i1 %deleted_zeros_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_52"/></StgValue>
</operation>

<operation id="1210" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:924 %or_ln941_17 = or i1 %p_Result_98, i1 %xor_ln941_52

]]></Node>
<StgValue><ssdm name="or_ln941_17"/></StgValue>
</operation>

<operation id="1211" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:925 %xor_ln941_53 = xor i1 %p_Result_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_53"/></StgValue>
</operation>

<operation id="1212" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:926 %overflow_35 = and i1 %or_ln941_17, i1 %xor_ln941_53

]]></Node>
<StgValue><ssdm name="overflow_35"/></StgValue>
</operation>

<operation id="1213" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:927 %xor_ln942_35 = xor i1 %deleted_ones_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_35"/></StgValue>
</operation>

<operation id="1214" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:928 %or_ln942_17 = or i1 %xor_ln942_34, i1 %xor_ln942_35

]]></Node>
<StgValue><ssdm name="or_ln942_17"/></StgValue>
</operation>

<operation id="1215" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:929 %xor_ln942_145 = xor i1 %and_ln937_17, i1 %or_ln942_17

]]></Node>
<StgValue><ssdm name="xor_ln942_145"/></StgValue>
</operation>

<operation id="1216" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:930 %underflow_17 = and i1 %xor_ln942_145, i1 %p_Result_96

]]></Node>
<StgValue><ssdm name="underflow_17"/></StgValue>
</operation>

<operation id="1217" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:932 %or_ln392_17 = or i1 %overflow_35, i1 %underflow_17

]]></Node>
<StgValue><ssdm name="or_ln392_17"/></StgValue>
</operation>

<operation id="1218" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:951 %r_V_147 = mul i32 %sext_ln1319_18, i32 %sext_ln1317_18

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="1219" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1001 %r_V_148 = mul i32 %sext_ln1319_19, i32 %sext_ln1317_19

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="1220" st_id="15" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1059 %r_V_149 = mul i32 %sext_ln1319_20, i32 %sext_ln1317_20

]]></Node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="1221" st_id="15" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1109 %r_V_150 = mul i32 %sext_ln1319_21, i32 %sext_ln1317_21

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="1222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1157 %sext_ln1317_22 = sext i16 %di_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1317_22"/></StgValue>
</operation>

<operation id="1223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1158 %sext_ln1319_22 = sext i16 %wi_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1319_22"/></StgValue>
</operation>

<operation id="1224" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1159 %r_V_151 = mul i32 %sext_ln1319_22, i32 %sext_ln1317_22

]]></Node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="1225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1207 %sext_ln1317_23 = sext i16 %di_V_23

]]></Node>
<StgValue><ssdm name="sext_ln1317_23"/></StgValue>
</operation>

<operation id="1226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1208 %sext_ln1319_23 = sext i16 %wi_V_23

]]></Node>
<StgValue><ssdm name="sext_ln1319_23"/></StgValue>
</operation>

<operation id="1227" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1209 %r_V_152 = mul i32 %sext_ln1319_23, i32 %sext_ln1317_23

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1228" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:881 %select_ln392_49 = select i1 %overflow_33, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_49"/></StgValue>
</operation>

<operation id="1229" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:883 %tp_V_50 = select i1 %or_ln392_16, i16 %select_ln392_49, i16 %tp_V_49

]]></Node>
<StgValue><ssdm name="tp_V_50"/></StgValue>
</operation>

<operation id="1230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:885 %sext_ln859_32 = sext i16 %sum_V_32

]]></Node>
<StgValue><ssdm name="sext_ln859_32"/></StgValue>
</operation>

<operation id="1231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:886 %sext_ln859_33 = sext i16 %tp_V_50

]]></Node>
<StgValue><ssdm name="sext_ln859_33"/></StgValue>
</operation>

<operation id="1232" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:887 %ret_V_16 = add i17 %sext_ln859_33, i17 %sext_ln859_32

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="1233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:888 %p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_16, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_94"/></StgValue>
</operation>

<operation id="1234" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:889 %sum_V_33 = add i16 %tp_V_50, i16 %sum_V_32

]]></Node>
<StgValue><ssdm name="sum_V_33"/></StgValue>
</operation>

<operation id="1235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:890 %p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_33, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_95"/></StgValue>
</operation>

<operation id="1236" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:891 %xor_ln941_51 = xor i1 %p_Result_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_51"/></StgValue>
</operation>

<operation id="1237" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:892 %overflow_34 = and i1 %p_Result_95, i1 %xor_ln941_51

]]></Node>
<StgValue><ssdm name="overflow_34"/></StgValue>
</operation>

<operation id="1238" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:893 %xor_ln348_17 = xor i1 %p_Result_94, i1 %p_Result_95

]]></Node>
<StgValue><ssdm name="xor_ln348_17"/></StgValue>
</operation>

<operation id="1239" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:894 %select_ln392_51 = select i1 %overflow_34, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_51"/></StgValue>
</operation>

<operation id="1240" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:895 %sum_V_34 = select i1 %xor_ln348_17, i16 %select_ln392_51, i16 %sum_V_33

]]></Node>
<StgValue><ssdm name="sum_V_34"/></StgValue>
</operation>

<operation id="1241" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:931 %select_ln392_52 = select i1 %overflow_35, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_52"/></StgValue>
</operation>

<operation id="1242" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:933 %tp_V_53 = select i1 %or_ln392_17, i16 %select_ln392_52, i16 %tp_V_52

]]></Node>
<StgValue><ssdm name="tp_V_53"/></StgValue>
</operation>

<operation id="1243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:935 %sext_ln859_34 = sext i16 %sum_V_34

]]></Node>
<StgValue><ssdm name="sext_ln859_34"/></StgValue>
</operation>

<operation id="1244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:936 %sext_ln859_35 = sext i16 %tp_V_53

]]></Node>
<StgValue><ssdm name="sext_ln859_35"/></StgValue>
</operation>

<operation id="1245" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:937 %ret_V_17 = add i17 %sext_ln859_35, i17 %sext_ln859_34

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="1246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:938 %p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_17, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_99"/></StgValue>
</operation>

<operation id="1247" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:939 %sum_V_35 = add i16 %tp_V_53, i16 %sum_V_34

]]></Node>
<StgValue><ssdm name="sum_V_35"/></StgValue>
</operation>

<operation id="1248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:940 %p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_35, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_100"/></StgValue>
</operation>

<operation id="1249" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:941 %xor_ln941_54 = xor i1 %p_Result_99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_54"/></StgValue>
</operation>

<operation id="1250" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:942 %overflow_36 = and i1 %p_Result_100, i1 %xor_ln941_54

]]></Node>
<StgValue><ssdm name="overflow_36"/></StgValue>
</operation>

<operation id="1251" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:943 %xor_ln348_18 = xor i1 %p_Result_99, i1 %p_Result_100

]]></Node>
<StgValue><ssdm name="xor_ln348_18"/></StgValue>
</operation>

<operation id="1252" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:944 %select_ln392_54 = select i1 %overflow_36, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_54"/></StgValue>
</operation>

<operation id="1253" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:945 %sum_V_36 = select i1 %xor_ln348_18, i16 %select_ln392_54, i16 %sum_V_35

]]></Node>
<StgValue><ssdm name="sum_V_36"/></StgValue>
</operation>

<operation id="1254" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:951 %r_V_147 = mul i32 %sext_ln1319_18, i32 %sext_ln1317_18

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="1255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:952 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_147, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:953 %p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_147, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_101"/></StgValue>
</operation>

<operation id="1257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:954 %tp_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_147, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_54"/></StgValue>
</operation>

<operation id="1258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:955 %p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_147, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_102"/></StgValue>
</operation>

<operation id="1259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:956 %tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_147, i32 9

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:957 %zext_ln423_18 = zext i1 %tmp_133

]]></Node>
<StgValue><ssdm name="zext_ln423_18"/></StgValue>
</operation>

<operation id="1261" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:958 %tp_V_55 = add i16 %zext_ln423_18, i16 %tp_V_54

]]></Node>
<StgValue><ssdm name="tp_V_55"/></StgValue>
</operation>

<operation id="1262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:959 %p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_55, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_103"/></StgValue>
</operation>

<operation id="1263" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:960 %xor_ln942_36 = xor i1 %p_Result_103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_36"/></StgValue>
</operation>

<operation id="1264" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:961 %carry_37 = and i1 %p_Result_102, i1 %xor_ln942_36

]]></Node>
<StgValue><ssdm name="carry_37"/></StgValue>
</operation>

<operation id="1265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:962 %tmp_235 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_147, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1266" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:963 %Range2_all_ones_18 = icmp_eq  i5 %tmp_235, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_18"/></StgValue>
</operation>

<operation id="1267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:964 %tmp_236 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_147, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1268" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:965 %Range1_all_ones_36 = icmp_eq  i6 %tmp_236, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_36"/></StgValue>
</operation>

<operation id="1269" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:966 %Range1_all_zeros_18 = icmp_eq  i6 %tmp_236, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_18"/></StgValue>
</operation>

<operation id="1270" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:967 %deleted_zeros_18 = select i1 %carry_37, i1 %Range1_all_ones_36, i1 %Range1_all_zeros_18

]]></Node>
<StgValue><ssdm name="deleted_zeros_18"/></StgValue>
</operation>

<operation id="1271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:968 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_147, i32 26

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1272" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:969 %xor_ln936_18 = xor i1 %tmp_135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_18"/></StgValue>
</operation>

<operation id="1273" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:970 %and_ln936_18 = and i1 %Range2_all_ones_18, i1 %xor_ln936_18

]]></Node>
<StgValue><ssdm name="and_ln936_18"/></StgValue>
</operation>

<operation id="1274" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:971 %deleted_ones_36 = select i1 %carry_37, i1 %and_ln936_18, i1 %Range1_all_ones_36

]]></Node>
<StgValue><ssdm name="deleted_ones_36"/></StgValue>
</operation>

<operation id="1275" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:972 %and_ln937_18 = and i1 %carry_37, i1 %Range1_all_ones_36

]]></Node>
<StgValue><ssdm name="and_ln937_18"/></StgValue>
</operation>

<operation id="1276" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:973 %xor_ln941_55 = xor i1 %deleted_zeros_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_55"/></StgValue>
</operation>

<operation id="1277" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:974 %or_ln941_18 = or i1 %p_Result_103, i1 %xor_ln941_55

]]></Node>
<StgValue><ssdm name="or_ln941_18"/></StgValue>
</operation>

<operation id="1278" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:975 %xor_ln941_56 = xor i1 %p_Result_101, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_56"/></StgValue>
</operation>

<operation id="1279" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:976 %overflow_37 = and i1 %or_ln941_18, i1 %xor_ln941_56

]]></Node>
<StgValue><ssdm name="overflow_37"/></StgValue>
</operation>

<operation id="1280" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:977 %xor_ln942_37 = xor i1 %deleted_ones_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_37"/></StgValue>
</operation>

<operation id="1281" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:978 %or_ln942_18 = or i1 %xor_ln942_36, i1 %xor_ln942_37

]]></Node>
<StgValue><ssdm name="or_ln942_18"/></StgValue>
</operation>

<operation id="1282" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:979 %xor_ln942_146 = xor i1 %and_ln937_18, i1 %or_ln942_18

]]></Node>
<StgValue><ssdm name="xor_ln942_146"/></StgValue>
</operation>

<operation id="1283" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:980 %underflow_18 = and i1 %xor_ln942_146, i1 %p_Result_101

]]></Node>
<StgValue><ssdm name="underflow_18"/></StgValue>
</operation>

<operation id="1284" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:982 %or_ln392_18 = or i1 %overflow_37, i1 %underflow_18

]]></Node>
<StgValue><ssdm name="or_ln392_18"/></StgValue>
</operation>

<operation id="1285" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1001 %r_V_148 = mul i32 %sext_ln1319_19, i32 %sext_ln1317_19

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="1286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1002 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_148, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1003 %p_Result_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_148, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_106"/></StgValue>
</operation>

<operation id="1288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1004 %tp_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_148, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_57"/></StgValue>
</operation>

<operation id="1289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1005 %p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_148, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_107"/></StgValue>
</operation>

<operation id="1290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1006 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_148, i32 9

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1007 %zext_ln423_19 = zext i1 %tmp_140

]]></Node>
<StgValue><ssdm name="zext_ln423_19"/></StgValue>
</operation>

<operation id="1292" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1008 %tp_V_58 = add i16 %zext_ln423_19, i16 %tp_V_57

]]></Node>
<StgValue><ssdm name="tp_V_58"/></StgValue>
</operation>

<operation id="1293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1009 %p_Result_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_58, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_108"/></StgValue>
</operation>

<operation id="1294" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1010 %xor_ln942_38 = xor i1 %p_Result_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_38"/></StgValue>
</operation>

<operation id="1295" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1011 %carry_39 = and i1 %p_Result_107, i1 %xor_ln942_38

]]></Node>
<StgValue><ssdm name="carry_39"/></StgValue>
</operation>

<operation id="1296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1012 %tmp_237 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_148, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1297" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1013 %Range2_all_ones_19 = icmp_eq  i5 %tmp_237, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_19"/></StgValue>
</operation>

<operation id="1298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1014 %tmp_238 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_148, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1299" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1015 %Range1_all_ones_38 = icmp_eq  i6 %tmp_238, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_38"/></StgValue>
</operation>

<operation id="1300" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1016 %Range1_all_zeros_19 = icmp_eq  i6 %tmp_238, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_19"/></StgValue>
</operation>

<operation id="1301" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1017 %deleted_zeros_19 = select i1 %carry_39, i1 %Range1_all_ones_38, i1 %Range1_all_zeros_19

]]></Node>
<StgValue><ssdm name="deleted_zeros_19"/></StgValue>
</operation>

<operation id="1302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1018 %tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_148, i32 26

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1303" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1019 %xor_ln936_19 = xor i1 %tmp_142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_19"/></StgValue>
</operation>

<operation id="1304" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1020 %and_ln936_19 = and i1 %Range2_all_ones_19, i1 %xor_ln936_19

]]></Node>
<StgValue><ssdm name="and_ln936_19"/></StgValue>
</operation>

<operation id="1305" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1021 %deleted_ones_38 = select i1 %carry_39, i1 %and_ln936_19, i1 %Range1_all_ones_38

]]></Node>
<StgValue><ssdm name="deleted_ones_38"/></StgValue>
</operation>

<operation id="1306" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1022 %and_ln937_19 = and i1 %carry_39, i1 %Range1_all_ones_38

]]></Node>
<StgValue><ssdm name="and_ln937_19"/></StgValue>
</operation>

<operation id="1307" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1023 %xor_ln941_58 = xor i1 %deleted_zeros_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_58"/></StgValue>
</operation>

<operation id="1308" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1024 %or_ln941_19 = or i1 %p_Result_108, i1 %xor_ln941_58

]]></Node>
<StgValue><ssdm name="or_ln941_19"/></StgValue>
</operation>

<operation id="1309" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1025 %xor_ln941_59 = xor i1 %p_Result_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_59"/></StgValue>
</operation>

<operation id="1310" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1026 %overflow_39 = and i1 %or_ln941_19, i1 %xor_ln941_59

]]></Node>
<StgValue><ssdm name="overflow_39"/></StgValue>
</operation>

<operation id="1311" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1027 %xor_ln942_39 = xor i1 %deleted_ones_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_39"/></StgValue>
</operation>

<operation id="1312" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1028 %or_ln942_19 = or i1 %xor_ln942_38, i1 %xor_ln942_39

]]></Node>
<StgValue><ssdm name="or_ln942_19"/></StgValue>
</operation>

<operation id="1313" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1029 %xor_ln942_147 = xor i1 %and_ln937_19, i1 %or_ln942_19

]]></Node>
<StgValue><ssdm name="xor_ln942_147"/></StgValue>
</operation>

<operation id="1314" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1030 %underflow_19 = and i1 %xor_ln942_147, i1 %p_Result_106

]]></Node>
<StgValue><ssdm name="underflow_19"/></StgValue>
</operation>

<operation id="1315" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1032 %or_ln392_19 = or i1 %overflow_39, i1 %underflow_19

]]></Node>
<StgValue><ssdm name="or_ln392_19"/></StgValue>
</operation>

<operation id="1316" st_id="16" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1059 %r_V_149 = mul i32 %sext_ln1319_20, i32 %sext_ln1317_20

]]></Node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="1317" st_id="16" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1109 %r_V_150 = mul i32 %sext_ln1319_21, i32 %sext_ln1317_21

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="1318" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1159 %r_V_151 = mul i32 %sext_ln1319_22, i32 %sext_ln1317_22

]]></Node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="1319" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1209 %r_V_152 = mul i32 %sext_ln1319_23, i32 %sext_ln1317_23

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="1320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1265 %sext_ln1317_24 = sext i16 %di_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1317_24"/></StgValue>
</operation>

<operation id="1321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1266 %sext_ln1319_24 = sext i16 %wi_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1319_24"/></StgValue>
</operation>

<operation id="1322" st_id="16" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1267 %r_V_153 = mul i32 %sext_ln1319_24, i32 %sext_ln1317_24

]]></Node>
<StgValue><ssdm name="r_V_153"/></StgValue>
</operation>

<operation id="1323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1315 %sext_ln1317_25 = sext i16 %di_V_25

]]></Node>
<StgValue><ssdm name="sext_ln1317_25"/></StgValue>
</operation>

<operation id="1324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1316 %sext_ln1319_25 = sext i16 %wi_V_25

]]></Node>
<StgValue><ssdm name="sext_ln1319_25"/></StgValue>
</operation>

<operation id="1325" st_id="16" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1317 %r_V_154 = mul i32 %sext_ln1319_25, i32 %sext_ln1317_25

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1326" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:981 %select_ln392_55 = select i1 %overflow_37, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_55"/></StgValue>
</operation>

<operation id="1327" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:983 %tp_V_56 = select i1 %or_ln392_18, i16 %select_ln392_55, i16 %tp_V_55

]]></Node>
<StgValue><ssdm name="tp_V_56"/></StgValue>
</operation>

<operation id="1328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:985 %sext_ln859_36 = sext i16 %sum_V_36

]]></Node>
<StgValue><ssdm name="sext_ln859_36"/></StgValue>
</operation>

<operation id="1329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:986 %sext_ln859_37 = sext i16 %tp_V_56

]]></Node>
<StgValue><ssdm name="sext_ln859_37"/></StgValue>
</operation>

<operation id="1330" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:987 %ret_V_18 = add i17 %sext_ln859_37, i17 %sext_ln859_36

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="1331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:988 %p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_18, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_104"/></StgValue>
</operation>

<operation id="1332" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:989 %sum_V_37 = add i16 %tp_V_56, i16 %sum_V_36

]]></Node>
<StgValue><ssdm name="sum_V_37"/></StgValue>
</operation>

<operation id="1333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:990 %p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_37, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_105"/></StgValue>
</operation>

<operation id="1334" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:991 %xor_ln941_57 = xor i1 %p_Result_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_57"/></StgValue>
</operation>

<operation id="1335" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:992 %overflow_38 = and i1 %p_Result_105, i1 %xor_ln941_57

]]></Node>
<StgValue><ssdm name="overflow_38"/></StgValue>
</operation>

<operation id="1336" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:993 %xor_ln348_19 = xor i1 %p_Result_104, i1 %p_Result_105

]]></Node>
<StgValue><ssdm name="xor_ln348_19"/></StgValue>
</operation>

<operation id="1337" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:994 %select_ln392_57 = select i1 %overflow_38, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_57"/></StgValue>
</operation>

<operation id="1338" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:995 %sum_V_38 = select i1 %xor_ln348_19, i16 %select_ln392_57, i16 %sum_V_37

]]></Node>
<StgValue><ssdm name="sum_V_38"/></StgValue>
</operation>

<operation id="1339" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1031 %select_ln392_58 = select i1 %overflow_39, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_58"/></StgValue>
</operation>

<operation id="1340" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1033 %tp_V_59 = select i1 %or_ln392_19, i16 %select_ln392_58, i16 %tp_V_58

]]></Node>
<StgValue><ssdm name="tp_V_59"/></StgValue>
</operation>

<operation id="1341" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1035 %sext_ln859_38 = sext i16 %sum_V_38

]]></Node>
<StgValue><ssdm name="sext_ln859_38"/></StgValue>
</operation>

<operation id="1342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1036 %sext_ln859_39 = sext i16 %tp_V_59

]]></Node>
<StgValue><ssdm name="sext_ln859_39"/></StgValue>
</operation>

<operation id="1343" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1037 %ret_V_19 = add i17 %sext_ln859_39, i17 %sext_ln859_38

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="1344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1038 %p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_19, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_109"/></StgValue>
</operation>

<operation id="1345" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1039 %sum_V_39 = add i16 %tp_V_59, i16 %sum_V_38

]]></Node>
<StgValue><ssdm name="sum_V_39"/></StgValue>
</operation>

<operation id="1346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1040 %p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_39, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_110"/></StgValue>
</operation>

<operation id="1347" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1041 %xor_ln941_60 = xor i1 %p_Result_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_60"/></StgValue>
</operation>

<operation id="1348" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1042 %overflow_40 = and i1 %p_Result_110, i1 %xor_ln941_60

]]></Node>
<StgValue><ssdm name="overflow_40"/></StgValue>
</operation>

<operation id="1349" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1043 %xor_ln348_20 = xor i1 %p_Result_109, i1 %p_Result_110

]]></Node>
<StgValue><ssdm name="xor_ln348_20"/></StgValue>
</operation>

<operation id="1350" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1044 %select_ln392_60 = select i1 %overflow_40, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_60"/></StgValue>
</operation>

<operation id="1351" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1045 %sum_V_40 = select i1 %xor_ln348_20, i16 %select_ln392_60, i16 %sum_V_39

]]></Node>
<StgValue><ssdm name="sum_V_40"/></StgValue>
</operation>

<operation id="1352" st_id="17" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1059 %r_V_149 = mul i32 %sext_ln1319_20, i32 %sext_ln1317_20

]]></Node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="1353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1060 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_149, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1061 %p_Result_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_149, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_111"/></StgValue>
</operation>

<operation id="1355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1062 %tp_V_60 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_149, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_60"/></StgValue>
</operation>

<operation id="1356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1063 %p_Result_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_149, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_112"/></StgValue>
</operation>

<operation id="1357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1064 %tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_149, i32 9

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1065 %zext_ln423_20 = zext i1 %tmp_147

]]></Node>
<StgValue><ssdm name="zext_ln423_20"/></StgValue>
</operation>

<operation id="1359" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1066 %tp_V_61 = add i16 %zext_ln423_20, i16 %tp_V_60

]]></Node>
<StgValue><ssdm name="tp_V_61"/></StgValue>
</operation>

<operation id="1360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1067 %p_Result_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_61, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_113"/></StgValue>
</operation>

<operation id="1361" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1068 %xor_ln942_40 = xor i1 %p_Result_113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_40"/></StgValue>
</operation>

<operation id="1362" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1069 %carry_41 = and i1 %p_Result_112, i1 %xor_ln942_40

]]></Node>
<StgValue><ssdm name="carry_41"/></StgValue>
</operation>

<operation id="1363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1070 %tmp_240 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_149, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1364" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1071 %Range2_all_ones_20 = icmp_eq  i5 %tmp_240, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_20"/></StgValue>
</operation>

<operation id="1365" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1072 %tmp_241 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_149, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1366" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1073 %Range1_all_ones_40 = icmp_eq  i6 %tmp_241, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_40"/></StgValue>
</operation>

<operation id="1367" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1074 %Range1_all_zeros_20 = icmp_eq  i6 %tmp_241, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_20"/></StgValue>
</operation>

<operation id="1368" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1075 %deleted_zeros_20 = select i1 %carry_41, i1 %Range1_all_ones_40, i1 %Range1_all_zeros_20

]]></Node>
<StgValue><ssdm name="deleted_zeros_20"/></StgValue>
</operation>

<operation id="1369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1076 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_149, i32 26

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1370" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1077 %xor_ln936_20 = xor i1 %tmp_149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_20"/></StgValue>
</operation>

<operation id="1371" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1078 %and_ln936_20 = and i1 %Range2_all_ones_20, i1 %xor_ln936_20

]]></Node>
<StgValue><ssdm name="and_ln936_20"/></StgValue>
</operation>

<operation id="1372" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1079 %deleted_ones_40 = select i1 %carry_41, i1 %and_ln936_20, i1 %Range1_all_ones_40

]]></Node>
<StgValue><ssdm name="deleted_ones_40"/></StgValue>
</operation>

<operation id="1373" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1080 %and_ln937_20 = and i1 %carry_41, i1 %Range1_all_ones_40

]]></Node>
<StgValue><ssdm name="and_ln937_20"/></StgValue>
</operation>

<operation id="1374" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1081 %xor_ln941_61 = xor i1 %deleted_zeros_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_61"/></StgValue>
</operation>

<operation id="1375" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1082 %or_ln941_20 = or i1 %p_Result_113, i1 %xor_ln941_61

]]></Node>
<StgValue><ssdm name="or_ln941_20"/></StgValue>
</operation>

<operation id="1376" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1083 %xor_ln941_62 = xor i1 %p_Result_111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_62"/></StgValue>
</operation>

<operation id="1377" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1084 %overflow_41 = and i1 %or_ln941_20, i1 %xor_ln941_62

]]></Node>
<StgValue><ssdm name="overflow_41"/></StgValue>
</operation>

<operation id="1378" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1085 %xor_ln942_41 = xor i1 %deleted_ones_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_41"/></StgValue>
</operation>

<operation id="1379" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1086 %or_ln942_20 = or i1 %xor_ln942_40, i1 %xor_ln942_41

]]></Node>
<StgValue><ssdm name="or_ln942_20"/></StgValue>
</operation>

<operation id="1380" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1087 %xor_ln942_148 = xor i1 %and_ln937_20, i1 %or_ln942_20

]]></Node>
<StgValue><ssdm name="xor_ln942_148"/></StgValue>
</operation>

<operation id="1381" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1088 %underflow_20 = and i1 %xor_ln942_148, i1 %p_Result_111

]]></Node>
<StgValue><ssdm name="underflow_20"/></StgValue>
</operation>

<operation id="1382" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1090 %or_ln392_20 = or i1 %overflow_41, i1 %underflow_20

]]></Node>
<StgValue><ssdm name="or_ln392_20"/></StgValue>
</operation>

<operation id="1383" st_id="17" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1109 %r_V_150 = mul i32 %sext_ln1319_21, i32 %sext_ln1317_21

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="1384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1110 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_150, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1111 %p_Result_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_150, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_116"/></StgValue>
</operation>

<operation id="1386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1112 %tp_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_150, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_63"/></StgValue>
</operation>

<operation id="1387" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1113 %p_Result_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_150, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_117"/></StgValue>
</operation>

<operation id="1388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1114 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_150, i32 9

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1389" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1115 %zext_ln423_21 = zext i1 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln423_21"/></StgValue>
</operation>

<operation id="1390" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1116 %tp_V_64 = add i16 %zext_ln423_21, i16 %tp_V_63

]]></Node>
<StgValue><ssdm name="tp_V_64"/></StgValue>
</operation>

<operation id="1391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1117 %p_Result_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_64, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_118"/></StgValue>
</operation>

<operation id="1392" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1118 %xor_ln942_42 = xor i1 %p_Result_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_42"/></StgValue>
</operation>

<operation id="1393" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1119 %carry_43 = and i1 %p_Result_117, i1 %xor_ln942_42

]]></Node>
<StgValue><ssdm name="carry_43"/></StgValue>
</operation>

<operation id="1394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1120 %tmp_242 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_150, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1395" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1121 %Range2_all_ones_21 = icmp_eq  i5 %tmp_242, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21"/></StgValue>
</operation>

<operation id="1396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1122 %tmp_243 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_150, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1397" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1123 %Range1_all_ones_42 = icmp_eq  i6 %tmp_243, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_42"/></StgValue>
</operation>

<operation id="1398" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1124 %Range1_all_zeros_21 = icmp_eq  i6 %tmp_243, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21"/></StgValue>
</operation>

<operation id="1399" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1125 %deleted_zeros_21 = select i1 %carry_43, i1 %Range1_all_ones_42, i1 %Range1_all_zeros_21

]]></Node>
<StgValue><ssdm name="deleted_zeros_21"/></StgValue>
</operation>

<operation id="1400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1126 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_150, i32 26

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1401" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1127 %xor_ln936_21 = xor i1 %tmp_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_21"/></StgValue>
</operation>

<operation id="1402" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1128 %and_ln936_21 = and i1 %Range2_all_ones_21, i1 %xor_ln936_21

]]></Node>
<StgValue><ssdm name="and_ln936_21"/></StgValue>
</operation>

<operation id="1403" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1129 %deleted_ones_42 = select i1 %carry_43, i1 %and_ln936_21, i1 %Range1_all_ones_42

]]></Node>
<StgValue><ssdm name="deleted_ones_42"/></StgValue>
</operation>

<operation id="1404" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1130 %and_ln937_21 = and i1 %carry_43, i1 %Range1_all_ones_42

]]></Node>
<StgValue><ssdm name="and_ln937_21"/></StgValue>
</operation>

<operation id="1405" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1131 %xor_ln941_64 = xor i1 %deleted_zeros_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_64"/></StgValue>
</operation>

<operation id="1406" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1132 %or_ln941_21 = or i1 %p_Result_118, i1 %xor_ln941_64

]]></Node>
<StgValue><ssdm name="or_ln941_21"/></StgValue>
</operation>

<operation id="1407" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1133 %xor_ln941_65 = xor i1 %p_Result_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_65"/></StgValue>
</operation>

<operation id="1408" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1134 %overflow_43 = and i1 %or_ln941_21, i1 %xor_ln941_65

]]></Node>
<StgValue><ssdm name="overflow_43"/></StgValue>
</operation>

<operation id="1409" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1135 %xor_ln942_43 = xor i1 %deleted_ones_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_43"/></StgValue>
</operation>

<operation id="1410" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1136 %or_ln942_21 = or i1 %xor_ln942_42, i1 %xor_ln942_43

]]></Node>
<StgValue><ssdm name="or_ln942_21"/></StgValue>
</operation>

<operation id="1411" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1137 %xor_ln942_149 = xor i1 %and_ln937_21, i1 %or_ln942_21

]]></Node>
<StgValue><ssdm name="xor_ln942_149"/></StgValue>
</operation>

<operation id="1412" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1138 %underflow_21 = and i1 %xor_ln942_149, i1 %p_Result_116

]]></Node>
<StgValue><ssdm name="underflow_21"/></StgValue>
</operation>

<operation id="1413" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1140 %or_ln392_21 = or i1 %overflow_43, i1 %underflow_21

]]></Node>
<StgValue><ssdm name="or_ln392_21"/></StgValue>
</operation>

<operation id="1414" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1159 %r_V_151 = mul i32 %sext_ln1319_22, i32 %sext_ln1317_22

]]></Node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="1415" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1209 %r_V_152 = mul i32 %sext_ln1319_23, i32 %sext_ln1317_23

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="1416" st_id="17" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1267 %r_V_153 = mul i32 %sext_ln1319_24, i32 %sext_ln1317_24

]]></Node>
<StgValue><ssdm name="r_V_153"/></StgValue>
</operation>

<operation id="1417" st_id="17" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1317 %r_V_154 = mul i32 %sext_ln1319_25, i32 %sext_ln1317_25

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="1418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1365 %sext_ln1317_26 = sext i16 %di_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1317_26"/></StgValue>
</operation>

<operation id="1419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1366 %sext_ln1319_26 = sext i16 %wi_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1319_26"/></StgValue>
</operation>

<operation id="1420" st_id="17" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1367 %r_V_155 = mul i32 %sext_ln1319_26, i32 %sext_ln1317_26

]]></Node>
<StgValue><ssdm name="r_V_155"/></StgValue>
</operation>

<operation id="1421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1415 %sext_ln1317_27 = sext i16 %di_V_27

]]></Node>
<StgValue><ssdm name="sext_ln1317_27"/></StgValue>
</operation>

<operation id="1422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1416 %sext_ln1319_27 = sext i16 %wi_V_27

]]></Node>
<StgValue><ssdm name="sext_ln1319_27"/></StgValue>
</operation>

<operation id="1423" st_id="17" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1417 %r_V_156 = mul i32 %sext_ln1319_27, i32 %sext_ln1317_27

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1424" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1089 %select_ln392_61 = select i1 %overflow_41, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_61"/></StgValue>
</operation>

<operation id="1425" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1091 %tp_V_62 = select i1 %or_ln392_20, i16 %select_ln392_61, i16 %tp_V_61

]]></Node>
<StgValue><ssdm name="tp_V_62"/></StgValue>
</operation>

<operation id="1426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1093 %sext_ln859_40 = sext i16 %sum_V_40

]]></Node>
<StgValue><ssdm name="sext_ln859_40"/></StgValue>
</operation>

<operation id="1427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1094 %sext_ln859_41 = sext i16 %tp_V_62

]]></Node>
<StgValue><ssdm name="sext_ln859_41"/></StgValue>
</operation>

<operation id="1428" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1095 %ret_V_20 = add i17 %sext_ln859_41, i17 %sext_ln859_40

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="1429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1096 %p_Result_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_20, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_114"/></StgValue>
</operation>

<operation id="1430" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1097 %sum_V_41 = add i16 %tp_V_62, i16 %sum_V_40

]]></Node>
<StgValue><ssdm name="sum_V_41"/></StgValue>
</operation>

<operation id="1431" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1098 %p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_41, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_115"/></StgValue>
</operation>

<operation id="1432" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1099 %xor_ln941_63 = xor i1 %p_Result_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_63"/></StgValue>
</operation>

<operation id="1433" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1100 %overflow_42 = and i1 %p_Result_115, i1 %xor_ln941_63

]]></Node>
<StgValue><ssdm name="overflow_42"/></StgValue>
</operation>

<operation id="1434" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1101 %xor_ln348_21 = xor i1 %p_Result_114, i1 %p_Result_115

]]></Node>
<StgValue><ssdm name="xor_ln348_21"/></StgValue>
</operation>

<operation id="1435" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1102 %select_ln392_63 = select i1 %overflow_42, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_63"/></StgValue>
</operation>

<operation id="1436" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1103 %sum_V_42 = select i1 %xor_ln348_21, i16 %select_ln392_63, i16 %sum_V_41

]]></Node>
<StgValue><ssdm name="sum_V_42"/></StgValue>
</operation>

<operation id="1437" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1139 %select_ln392_64 = select i1 %overflow_43, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_64"/></StgValue>
</operation>

<operation id="1438" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1141 %tp_V_65 = select i1 %or_ln392_21, i16 %select_ln392_64, i16 %tp_V_64

]]></Node>
<StgValue><ssdm name="tp_V_65"/></StgValue>
</operation>

<operation id="1439" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1143 %sext_ln859_42 = sext i16 %sum_V_42

]]></Node>
<StgValue><ssdm name="sext_ln859_42"/></StgValue>
</operation>

<operation id="1440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1144 %sext_ln859_43 = sext i16 %tp_V_65

]]></Node>
<StgValue><ssdm name="sext_ln859_43"/></StgValue>
</operation>

<operation id="1441" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1145 %ret_V_21 = add i17 %sext_ln859_43, i17 %sext_ln859_42

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="1442" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1146 %p_Result_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_21, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_119"/></StgValue>
</operation>

<operation id="1443" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1147 %sum_V_43 = add i16 %tp_V_65, i16 %sum_V_42

]]></Node>
<StgValue><ssdm name="sum_V_43"/></StgValue>
</operation>

<operation id="1444" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1148 %p_Result_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_43, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_120"/></StgValue>
</operation>

<operation id="1445" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1149 %xor_ln941_66 = xor i1 %p_Result_119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_66"/></StgValue>
</operation>

<operation id="1446" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1150 %overflow_44 = and i1 %p_Result_120, i1 %xor_ln941_66

]]></Node>
<StgValue><ssdm name="overflow_44"/></StgValue>
</operation>

<operation id="1447" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1151 %xor_ln348_22 = xor i1 %p_Result_119, i1 %p_Result_120

]]></Node>
<StgValue><ssdm name="xor_ln348_22"/></StgValue>
</operation>

<operation id="1448" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1152 %select_ln392_66 = select i1 %overflow_44, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_66"/></StgValue>
</operation>

<operation id="1449" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1153 %sum_V_44 = select i1 %xor_ln348_22, i16 %select_ln392_66, i16 %sum_V_43

]]></Node>
<StgValue><ssdm name="sum_V_44"/></StgValue>
</operation>

<operation id="1450" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1159 %r_V_151 = mul i32 %sext_ln1319_22, i32 %sext_ln1317_22

]]></Node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="1451" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1160 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_151, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1161 %p_Result_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_151, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_121"/></StgValue>
</operation>

<operation id="1453" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1162 %tp_V_66 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_151, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_66"/></StgValue>
</operation>

<operation id="1454" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1163 %p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_151, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_122"/></StgValue>
</operation>

<operation id="1455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1164 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_151, i32 9

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1165 %zext_ln423_22 = zext i1 %tmp_161

]]></Node>
<StgValue><ssdm name="zext_ln423_22"/></StgValue>
</operation>

<operation id="1457" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1166 %tp_V_67 = add i16 %zext_ln423_22, i16 %tp_V_66

]]></Node>
<StgValue><ssdm name="tp_V_67"/></StgValue>
</operation>

<operation id="1458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1167 %p_Result_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_67, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_123"/></StgValue>
</operation>

<operation id="1459" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1168 %xor_ln942_44 = xor i1 %p_Result_123, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_44"/></StgValue>
</operation>

<operation id="1460" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1169 %carry_45 = and i1 %p_Result_122, i1 %xor_ln942_44

]]></Node>
<StgValue><ssdm name="carry_45"/></StgValue>
</operation>

<operation id="1461" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1170 %tmp_244 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_151, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1462" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1171 %Range2_all_ones_22 = icmp_eq  i5 %tmp_244, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_22"/></StgValue>
</operation>

<operation id="1463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1172 %tmp_245 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_151, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1464" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1173 %Range1_all_ones_44 = icmp_eq  i6 %tmp_245, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_44"/></StgValue>
</operation>

<operation id="1465" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1174 %Range1_all_zeros_22 = icmp_eq  i6 %tmp_245, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_22"/></StgValue>
</operation>

<operation id="1466" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1175 %deleted_zeros_22 = select i1 %carry_45, i1 %Range1_all_ones_44, i1 %Range1_all_zeros_22

]]></Node>
<StgValue><ssdm name="deleted_zeros_22"/></StgValue>
</operation>

<operation id="1467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1176 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_151, i32 26

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1468" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1177 %xor_ln936_22 = xor i1 %tmp_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_22"/></StgValue>
</operation>

<operation id="1469" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1178 %and_ln936_22 = and i1 %Range2_all_ones_22, i1 %xor_ln936_22

]]></Node>
<StgValue><ssdm name="and_ln936_22"/></StgValue>
</operation>

<operation id="1470" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1179 %deleted_ones_44 = select i1 %carry_45, i1 %and_ln936_22, i1 %Range1_all_ones_44

]]></Node>
<StgValue><ssdm name="deleted_ones_44"/></StgValue>
</operation>

<operation id="1471" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1180 %and_ln937_22 = and i1 %carry_45, i1 %Range1_all_ones_44

]]></Node>
<StgValue><ssdm name="and_ln937_22"/></StgValue>
</operation>

<operation id="1472" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1181 %xor_ln941_67 = xor i1 %deleted_zeros_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_67"/></StgValue>
</operation>

<operation id="1473" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1182 %or_ln941_22 = or i1 %p_Result_123, i1 %xor_ln941_67

]]></Node>
<StgValue><ssdm name="or_ln941_22"/></StgValue>
</operation>

<operation id="1474" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1183 %xor_ln941_68 = xor i1 %p_Result_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_68"/></StgValue>
</operation>

<operation id="1475" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1184 %overflow_45 = and i1 %or_ln941_22, i1 %xor_ln941_68

]]></Node>
<StgValue><ssdm name="overflow_45"/></StgValue>
</operation>

<operation id="1476" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1185 %xor_ln942_45 = xor i1 %deleted_ones_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_45"/></StgValue>
</operation>

<operation id="1477" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1186 %or_ln942_22 = or i1 %xor_ln942_44, i1 %xor_ln942_45

]]></Node>
<StgValue><ssdm name="or_ln942_22"/></StgValue>
</operation>

<operation id="1478" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1187 %xor_ln942_150 = xor i1 %and_ln937_22, i1 %or_ln942_22

]]></Node>
<StgValue><ssdm name="xor_ln942_150"/></StgValue>
</operation>

<operation id="1479" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1188 %underflow_22 = and i1 %xor_ln942_150, i1 %p_Result_121

]]></Node>
<StgValue><ssdm name="underflow_22"/></StgValue>
</operation>

<operation id="1480" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1190 %or_ln392_22 = or i1 %overflow_45, i1 %underflow_22

]]></Node>
<StgValue><ssdm name="or_ln392_22"/></StgValue>
</operation>

<operation id="1481" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1209 %r_V_152 = mul i32 %sext_ln1319_23, i32 %sext_ln1317_23

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="1482" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1210 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_152, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1483" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1211 %p_Result_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_152, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_126"/></StgValue>
</operation>

<operation id="1484" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1212 %tp_V_69 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_152, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_69"/></StgValue>
</operation>

<operation id="1485" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1213 %p_Result_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_152, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_127"/></StgValue>
</operation>

<operation id="1486" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1214 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_152, i32 9

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1487" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1215 %zext_ln423_23 = zext i1 %tmp_168

]]></Node>
<StgValue><ssdm name="zext_ln423_23"/></StgValue>
</operation>

<operation id="1488" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1216 %tp_V_70 = add i16 %zext_ln423_23, i16 %tp_V_69

]]></Node>
<StgValue><ssdm name="tp_V_70"/></StgValue>
</operation>

<operation id="1489" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1217 %p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_70, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_128"/></StgValue>
</operation>

<operation id="1490" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1218 %xor_ln942_46 = xor i1 %p_Result_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_46"/></StgValue>
</operation>

<operation id="1491" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1219 %carry_47 = and i1 %p_Result_127, i1 %xor_ln942_46

]]></Node>
<StgValue><ssdm name="carry_47"/></StgValue>
</operation>

<operation id="1492" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1220 %tmp_246 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_152, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1493" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1221 %Range2_all_ones_23 = icmp_eq  i5 %tmp_246, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_23"/></StgValue>
</operation>

<operation id="1494" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1222 %tmp_247 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_152, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1495" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1223 %Range1_all_ones_46 = icmp_eq  i6 %tmp_247, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_46"/></StgValue>
</operation>

<operation id="1496" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1224 %Range1_all_zeros_23 = icmp_eq  i6 %tmp_247, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_23"/></StgValue>
</operation>

<operation id="1497" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1225 %deleted_zeros_23 = select i1 %carry_47, i1 %Range1_all_ones_46, i1 %Range1_all_zeros_23

]]></Node>
<StgValue><ssdm name="deleted_zeros_23"/></StgValue>
</operation>

<operation id="1498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1226 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_152, i32 26

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1499" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1227 %xor_ln936_23 = xor i1 %tmp_170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_23"/></StgValue>
</operation>

<operation id="1500" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1228 %and_ln936_23 = and i1 %Range2_all_ones_23, i1 %xor_ln936_23

]]></Node>
<StgValue><ssdm name="and_ln936_23"/></StgValue>
</operation>

<operation id="1501" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1229 %deleted_ones_46 = select i1 %carry_47, i1 %and_ln936_23, i1 %Range1_all_ones_46

]]></Node>
<StgValue><ssdm name="deleted_ones_46"/></StgValue>
</operation>

<operation id="1502" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1230 %and_ln937_23 = and i1 %carry_47, i1 %Range1_all_ones_46

]]></Node>
<StgValue><ssdm name="and_ln937_23"/></StgValue>
</operation>

<operation id="1503" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1231 %xor_ln941_70 = xor i1 %deleted_zeros_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_70"/></StgValue>
</operation>

<operation id="1504" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1232 %or_ln941_23 = or i1 %p_Result_128, i1 %xor_ln941_70

]]></Node>
<StgValue><ssdm name="or_ln941_23"/></StgValue>
</operation>

<operation id="1505" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1233 %xor_ln941_71 = xor i1 %p_Result_126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_71"/></StgValue>
</operation>

<operation id="1506" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1234 %overflow_47 = and i1 %or_ln941_23, i1 %xor_ln941_71

]]></Node>
<StgValue><ssdm name="overflow_47"/></StgValue>
</operation>

<operation id="1507" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1235 %xor_ln942_47 = xor i1 %deleted_ones_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_47"/></StgValue>
</operation>

<operation id="1508" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1236 %or_ln942_23 = or i1 %xor_ln942_46, i1 %xor_ln942_47

]]></Node>
<StgValue><ssdm name="or_ln942_23"/></StgValue>
</operation>

<operation id="1509" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1237 %xor_ln942_151 = xor i1 %and_ln937_23, i1 %or_ln942_23

]]></Node>
<StgValue><ssdm name="xor_ln942_151"/></StgValue>
</operation>

<operation id="1510" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1238 %underflow_23 = and i1 %xor_ln942_151, i1 %p_Result_126

]]></Node>
<StgValue><ssdm name="underflow_23"/></StgValue>
</operation>

<operation id="1511" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1240 %or_ln392_23 = or i1 %overflow_47, i1 %underflow_23

]]></Node>
<StgValue><ssdm name="or_ln392_23"/></StgValue>
</operation>

<operation id="1512" st_id="18" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1267 %r_V_153 = mul i32 %sext_ln1319_24, i32 %sext_ln1317_24

]]></Node>
<StgValue><ssdm name="r_V_153"/></StgValue>
</operation>

<operation id="1513" st_id="18" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1317 %r_V_154 = mul i32 %sext_ln1319_25, i32 %sext_ln1317_25

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="1514" st_id="18" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1367 %r_V_155 = mul i32 %sext_ln1319_26, i32 %sext_ln1317_26

]]></Node>
<StgValue><ssdm name="r_V_155"/></StgValue>
</operation>

<operation id="1515" st_id="18" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1417 %r_V_156 = mul i32 %sext_ln1319_27, i32 %sext_ln1317_27

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="1516" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1473 %sext_ln1317_28 = sext i16 %di_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1317_28"/></StgValue>
</operation>

<operation id="1517" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1474 %sext_ln1319_28 = sext i16 %wi_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1319_28"/></StgValue>
</operation>

<operation id="1518" st_id="18" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1475 %r_V_157 = mul i32 %sext_ln1319_28, i32 %sext_ln1317_28

]]></Node>
<StgValue><ssdm name="r_V_157"/></StgValue>
</operation>

<operation id="1519" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1523 %sext_ln1317_29 = sext i16 %di_V_29

]]></Node>
<StgValue><ssdm name="sext_ln1317_29"/></StgValue>
</operation>

<operation id="1520" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1524 %sext_ln1319_29 = sext i16 %wi_V_29

]]></Node>
<StgValue><ssdm name="sext_ln1319_29"/></StgValue>
</operation>

<operation id="1521" st_id="18" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1525 %r_V_158 = mul i32 %sext_ln1319_29, i32 %sext_ln1317_29

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1522" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1189 %select_ln392_67 = select i1 %overflow_45, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_67"/></StgValue>
</operation>

<operation id="1523" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1191 %tp_V_68 = select i1 %or_ln392_22, i16 %select_ln392_67, i16 %tp_V_67

]]></Node>
<StgValue><ssdm name="tp_V_68"/></StgValue>
</operation>

<operation id="1524" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1193 %sext_ln859_44 = sext i16 %sum_V_44

]]></Node>
<StgValue><ssdm name="sext_ln859_44"/></StgValue>
</operation>

<operation id="1525" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1194 %sext_ln859_45 = sext i16 %tp_V_68

]]></Node>
<StgValue><ssdm name="sext_ln859_45"/></StgValue>
</operation>

<operation id="1526" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1195 %ret_V_22 = add i17 %sext_ln859_45, i17 %sext_ln859_44

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="1527" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1196 %p_Result_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_22, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_124"/></StgValue>
</operation>

<operation id="1528" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1197 %sum_V_45 = add i16 %tp_V_68, i16 %sum_V_44

]]></Node>
<StgValue><ssdm name="sum_V_45"/></StgValue>
</operation>

<operation id="1529" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1198 %p_Result_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_45, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_125"/></StgValue>
</operation>

<operation id="1530" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1199 %xor_ln941_69 = xor i1 %p_Result_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_69"/></StgValue>
</operation>

<operation id="1531" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1200 %overflow_46 = and i1 %p_Result_125, i1 %xor_ln941_69

]]></Node>
<StgValue><ssdm name="overflow_46"/></StgValue>
</operation>

<operation id="1532" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1201 %xor_ln348_23 = xor i1 %p_Result_124, i1 %p_Result_125

]]></Node>
<StgValue><ssdm name="xor_ln348_23"/></StgValue>
</operation>

<operation id="1533" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1202 %select_ln392_69 = select i1 %overflow_46, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_69"/></StgValue>
</operation>

<operation id="1534" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1203 %sum_V_46 = select i1 %xor_ln348_23, i16 %select_ln392_69, i16 %sum_V_45

]]></Node>
<StgValue><ssdm name="sum_V_46"/></StgValue>
</operation>

<operation id="1535" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1239 %select_ln392_70 = select i1 %overflow_47, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_70"/></StgValue>
</operation>

<operation id="1536" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1241 %tp_V_71 = select i1 %or_ln392_23, i16 %select_ln392_70, i16 %tp_V_70

]]></Node>
<StgValue><ssdm name="tp_V_71"/></StgValue>
</operation>

<operation id="1537" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1243 %sext_ln859_46 = sext i16 %sum_V_46

]]></Node>
<StgValue><ssdm name="sext_ln859_46"/></StgValue>
</operation>

<operation id="1538" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1244 %sext_ln859_47 = sext i16 %tp_V_71

]]></Node>
<StgValue><ssdm name="sext_ln859_47"/></StgValue>
</operation>

<operation id="1539" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1245 %ret_V_23 = add i17 %sext_ln859_47, i17 %sext_ln859_46

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="1540" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1246 %p_Result_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_23, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_129"/></StgValue>
</operation>

<operation id="1541" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1247 %sum_V_47 = add i16 %tp_V_71, i16 %sum_V_46

]]></Node>
<StgValue><ssdm name="sum_V_47"/></StgValue>
</operation>

<operation id="1542" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1248 %p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_47, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_130"/></StgValue>
</operation>

<operation id="1543" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1249 %xor_ln941_72 = xor i1 %p_Result_129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_72"/></StgValue>
</operation>

<operation id="1544" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1250 %overflow_48 = and i1 %p_Result_130, i1 %xor_ln941_72

]]></Node>
<StgValue><ssdm name="overflow_48"/></StgValue>
</operation>

<operation id="1545" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1251 %xor_ln348_24 = xor i1 %p_Result_129, i1 %p_Result_130

]]></Node>
<StgValue><ssdm name="xor_ln348_24"/></StgValue>
</operation>

<operation id="1546" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1252 %select_ln392_72 = select i1 %overflow_48, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_72"/></StgValue>
</operation>

<operation id="1547" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1253 %sum_V_48 = select i1 %xor_ln348_24, i16 %select_ln392_72, i16 %sum_V_47

]]></Node>
<StgValue><ssdm name="sum_V_48"/></StgValue>
</operation>

<operation id="1548" st_id="19" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1267 %r_V_153 = mul i32 %sext_ln1319_24, i32 %sext_ln1317_24

]]></Node>
<StgValue><ssdm name="r_V_153"/></StgValue>
</operation>

<operation id="1549" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1268 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_153, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1550" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1269 %p_Result_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_153, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_131"/></StgValue>
</operation>

<operation id="1551" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1270 %tp_V_72 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_153, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_72"/></StgValue>
</operation>

<operation id="1552" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1271 %p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_153, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_132"/></StgValue>
</operation>

<operation id="1553" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1272 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_153, i32 9

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1554" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1273 %zext_ln423_24 = zext i1 %tmp_175

]]></Node>
<StgValue><ssdm name="zext_ln423_24"/></StgValue>
</operation>

<operation id="1555" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1274 %tp_V_73 = add i16 %zext_ln423_24, i16 %tp_V_72

]]></Node>
<StgValue><ssdm name="tp_V_73"/></StgValue>
</operation>

<operation id="1556" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1275 %p_Result_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_73, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_133"/></StgValue>
</operation>

<operation id="1557" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1276 %xor_ln942_48 = xor i1 %p_Result_133, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_48"/></StgValue>
</operation>

<operation id="1558" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1277 %carry_49 = and i1 %p_Result_132, i1 %xor_ln942_48

]]></Node>
<StgValue><ssdm name="carry_49"/></StgValue>
</operation>

<operation id="1559" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1278 %tmp_249 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_153, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1560" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1279 %Range2_all_ones_24 = icmp_eq  i5 %tmp_249, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_24"/></StgValue>
</operation>

<operation id="1561" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1280 %tmp_250 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_153, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1562" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1281 %Range1_all_ones_48 = icmp_eq  i6 %tmp_250, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_48"/></StgValue>
</operation>

<operation id="1563" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1282 %Range1_all_zeros_24 = icmp_eq  i6 %tmp_250, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_24"/></StgValue>
</operation>

<operation id="1564" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1283 %deleted_zeros_24 = select i1 %carry_49, i1 %Range1_all_ones_48, i1 %Range1_all_zeros_24

]]></Node>
<StgValue><ssdm name="deleted_zeros_24"/></StgValue>
</operation>

<operation id="1565" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1284 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_153, i32 26

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1566" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1285 %xor_ln936_24 = xor i1 %tmp_177, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_24"/></StgValue>
</operation>

<operation id="1567" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1286 %and_ln936_24 = and i1 %Range2_all_ones_24, i1 %xor_ln936_24

]]></Node>
<StgValue><ssdm name="and_ln936_24"/></StgValue>
</operation>

<operation id="1568" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1287 %deleted_ones_48 = select i1 %carry_49, i1 %and_ln936_24, i1 %Range1_all_ones_48

]]></Node>
<StgValue><ssdm name="deleted_ones_48"/></StgValue>
</operation>

<operation id="1569" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1288 %and_ln937_24 = and i1 %carry_49, i1 %Range1_all_ones_48

]]></Node>
<StgValue><ssdm name="and_ln937_24"/></StgValue>
</operation>

<operation id="1570" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1289 %xor_ln941_73 = xor i1 %deleted_zeros_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_73"/></StgValue>
</operation>

<operation id="1571" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1290 %or_ln941_24 = or i1 %p_Result_133, i1 %xor_ln941_73

]]></Node>
<StgValue><ssdm name="or_ln941_24"/></StgValue>
</operation>

<operation id="1572" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1291 %xor_ln941_74 = xor i1 %p_Result_131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_74"/></StgValue>
</operation>

<operation id="1573" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1292 %overflow_49 = and i1 %or_ln941_24, i1 %xor_ln941_74

]]></Node>
<StgValue><ssdm name="overflow_49"/></StgValue>
</operation>

<operation id="1574" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1293 %xor_ln942_49 = xor i1 %deleted_ones_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_49"/></StgValue>
</operation>

<operation id="1575" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1294 %or_ln942_24 = or i1 %xor_ln942_48, i1 %xor_ln942_49

]]></Node>
<StgValue><ssdm name="or_ln942_24"/></StgValue>
</operation>

<operation id="1576" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1295 %xor_ln942_152 = xor i1 %and_ln937_24, i1 %or_ln942_24

]]></Node>
<StgValue><ssdm name="xor_ln942_152"/></StgValue>
</operation>

<operation id="1577" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1296 %underflow_24 = and i1 %xor_ln942_152, i1 %p_Result_131

]]></Node>
<StgValue><ssdm name="underflow_24"/></StgValue>
</operation>

<operation id="1578" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1298 %or_ln392_24 = or i1 %overflow_49, i1 %underflow_24

]]></Node>
<StgValue><ssdm name="or_ln392_24"/></StgValue>
</operation>

<operation id="1579" st_id="19" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1317 %r_V_154 = mul i32 %sext_ln1319_25, i32 %sext_ln1317_25

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="1580" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1318 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_154, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1581" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1319 %p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_154, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_136"/></StgValue>
</operation>

<operation id="1582" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1320 %tp_V_75 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_154, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_75"/></StgValue>
</operation>

<operation id="1583" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1321 %p_Result_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_154, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_137"/></StgValue>
</operation>

<operation id="1584" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1322 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_154, i32 9

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1585" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1323 %zext_ln423_25 = zext i1 %tmp_182

]]></Node>
<StgValue><ssdm name="zext_ln423_25"/></StgValue>
</operation>

<operation id="1586" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1324 %tp_V_76 = add i16 %zext_ln423_25, i16 %tp_V_75

]]></Node>
<StgValue><ssdm name="tp_V_76"/></StgValue>
</operation>

<operation id="1587" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1325 %p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_76, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_138"/></StgValue>
</operation>

<operation id="1588" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1326 %xor_ln942_50 = xor i1 %p_Result_138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_50"/></StgValue>
</operation>

<operation id="1589" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1327 %carry_51 = and i1 %p_Result_137, i1 %xor_ln942_50

]]></Node>
<StgValue><ssdm name="carry_51"/></StgValue>
</operation>

<operation id="1590" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1328 %tmp_251 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_154, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1591" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1329 %Range2_all_ones_25 = icmp_eq  i5 %tmp_251, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_25"/></StgValue>
</operation>

<operation id="1592" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1330 %tmp_252 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_154, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1593" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1331 %Range1_all_ones_50 = icmp_eq  i6 %tmp_252, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_50"/></StgValue>
</operation>

<operation id="1594" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1332 %Range1_all_zeros_25 = icmp_eq  i6 %tmp_252, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_25"/></StgValue>
</operation>

<operation id="1595" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1333 %deleted_zeros_25 = select i1 %carry_51, i1 %Range1_all_ones_50, i1 %Range1_all_zeros_25

]]></Node>
<StgValue><ssdm name="deleted_zeros_25"/></StgValue>
</operation>

<operation id="1596" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1334 %tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_154, i32 26

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1597" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1335 %xor_ln936_25 = xor i1 %tmp_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_25"/></StgValue>
</operation>

<operation id="1598" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1336 %and_ln936_25 = and i1 %Range2_all_ones_25, i1 %xor_ln936_25

]]></Node>
<StgValue><ssdm name="and_ln936_25"/></StgValue>
</operation>

<operation id="1599" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1337 %deleted_ones_50 = select i1 %carry_51, i1 %and_ln936_25, i1 %Range1_all_ones_50

]]></Node>
<StgValue><ssdm name="deleted_ones_50"/></StgValue>
</operation>

<operation id="1600" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1338 %and_ln937_25 = and i1 %carry_51, i1 %Range1_all_ones_50

]]></Node>
<StgValue><ssdm name="and_ln937_25"/></StgValue>
</operation>

<operation id="1601" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1339 %xor_ln941_76 = xor i1 %deleted_zeros_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_76"/></StgValue>
</operation>

<operation id="1602" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1340 %or_ln941_25 = or i1 %p_Result_138, i1 %xor_ln941_76

]]></Node>
<StgValue><ssdm name="or_ln941_25"/></StgValue>
</operation>

<operation id="1603" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1341 %xor_ln941_77 = xor i1 %p_Result_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_77"/></StgValue>
</operation>

<operation id="1604" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1342 %overflow_51 = and i1 %or_ln941_25, i1 %xor_ln941_77

]]></Node>
<StgValue><ssdm name="overflow_51"/></StgValue>
</operation>

<operation id="1605" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1343 %xor_ln942_51 = xor i1 %deleted_ones_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_51"/></StgValue>
</operation>

<operation id="1606" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1344 %or_ln942_25 = or i1 %xor_ln942_50, i1 %xor_ln942_51

]]></Node>
<StgValue><ssdm name="or_ln942_25"/></StgValue>
</operation>

<operation id="1607" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1345 %xor_ln942_153 = xor i1 %and_ln937_25, i1 %or_ln942_25

]]></Node>
<StgValue><ssdm name="xor_ln942_153"/></StgValue>
</operation>

<operation id="1608" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1346 %underflow_25 = and i1 %xor_ln942_153, i1 %p_Result_136

]]></Node>
<StgValue><ssdm name="underflow_25"/></StgValue>
</operation>

<operation id="1609" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1348 %or_ln392_25 = or i1 %overflow_51, i1 %underflow_25

]]></Node>
<StgValue><ssdm name="or_ln392_25"/></StgValue>
</operation>

<operation id="1610" st_id="19" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1367 %r_V_155 = mul i32 %sext_ln1319_26, i32 %sext_ln1317_26

]]></Node>
<StgValue><ssdm name="r_V_155"/></StgValue>
</operation>

<operation id="1611" st_id="19" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1417 %r_V_156 = mul i32 %sext_ln1319_27, i32 %sext_ln1317_27

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="1612" st_id="19" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1475 %r_V_157 = mul i32 %sext_ln1319_28, i32 %sext_ln1317_28

]]></Node>
<StgValue><ssdm name="r_V_157"/></StgValue>
</operation>

<operation id="1613" st_id="19" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1525 %r_V_158 = mul i32 %sext_ln1319_29, i32 %sext_ln1317_29

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>

<operation id="1614" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1573 %sext_ln1317_30 = sext i16 %di_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1317_30"/></StgValue>
</operation>

<operation id="1615" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1574 %sext_ln1319_30 = sext i16 %wi_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1319_30"/></StgValue>
</operation>

<operation id="1616" st_id="19" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1575 %r_V_159 = mul i32 %sext_ln1319_30, i32 %sext_ln1317_30

]]></Node>
<StgValue><ssdm name="r_V_159"/></StgValue>
</operation>

<operation id="1617" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1623 %sext_ln1317_31 = sext i16 %di_V_31

]]></Node>
<StgValue><ssdm name="sext_ln1317_31"/></StgValue>
</operation>

<operation id="1618" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1624 %sext_ln1319_31 = sext i16 %wi_V_31

]]></Node>
<StgValue><ssdm name="sext_ln1319_31"/></StgValue>
</operation>

<operation id="1619" st_id="19" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1625 %r_V_160 = mul i32 %sext_ln1319_31, i32 %sext_ln1317_31

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1620" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1297 %select_ln392_73 = select i1 %overflow_49, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_73"/></StgValue>
</operation>

<operation id="1621" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1299 %tp_V_74 = select i1 %or_ln392_24, i16 %select_ln392_73, i16 %tp_V_73

]]></Node>
<StgValue><ssdm name="tp_V_74"/></StgValue>
</operation>

<operation id="1622" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1301 %sext_ln859_48 = sext i16 %sum_V_48

]]></Node>
<StgValue><ssdm name="sext_ln859_48"/></StgValue>
</operation>

<operation id="1623" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1302 %sext_ln859_49 = sext i16 %tp_V_74

]]></Node>
<StgValue><ssdm name="sext_ln859_49"/></StgValue>
</operation>

<operation id="1624" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1303 %ret_V_24 = add i17 %sext_ln859_49, i17 %sext_ln859_48

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="1625" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1304 %p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_24, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_134"/></StgValue>
</operation>

<operation id="1626" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1305 %sum_V_49 = add i16 %tp_V_74, i16 %sum_V_48

]]></Node>
<StgValue><ssdm name="sum_V_49"/></StgValue>
</operation>

<operation id="1627" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1306 %p_Result_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_49, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_135"/></StgValue>
</operation>

<operation id="1628" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1307 %xor_ln941_75 = xor i1 %p_Result_134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_75"/></StgValue>
</operation>

<operation id="1629" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1308 %overflow_50 = and i1 %p_Result_135, i1 %xor_ln941_75

]]></Node>
<StgValue><ssdm name="overflow_50"/></StgValue>
</operation>

<operation id="1630" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1309 %xor_ln348_25 = xor i1 %p_Result_134, i1 %p_Result_135

]]></Node>
<StgValue><ssdm name="xor_ln348_25"/></StgValue>
</operation>

<operation id="1631" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1310 %select_ln392_75 = select i1 %overflow_50, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_75"/></StgValue>
</operation>

<operation id="1632" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1311 %sum_V_50 = select i1 %xor_ln348_25, i16 %select_ln392_75, i16 %sum_V_49

]]></Node>
<StgValue><ssdm name="sum_V_50"/></StgValue>
</operation>

<operation id="1633" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1347 %select_ln392_76 = select i1 %overflow_51, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_76"/></StgValue>
</operation>

<operation id="1634" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1349 %tp_V_77 = select i1 %or_ln392_25, i16 %select_ln392_76, i16 %tp_V_76

]]></Node>
<StgValue><ssdm name="tp_V_77"/></StgValue>
</operation>

<operation id="1635" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1351 %sext_ln859_50 = sext i16 %sum_V_50

]]></Node>
<StgValue><ssdm name="sext_ln859_50"/></StgValue>
</operation>

<operation id="1636" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1352 %sext_ln859_51 = sext i16 %tp_V_77

]]></Node>
<StgValue><ssdm name="sext_ln859_51"/></StgValue>
</operation>

<operation id="1637" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1353 %ret_V_25 = add i17 %sext_ln859_51, i17 %sext_ln859_50

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="1638" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1354 %p_Result_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_25, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_139"/></StgValue>
</operation>

<operation id="1639" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1355 %sum_V_51 = add i16 %tp_V_77, i16 %sum_V_50

]]></Node>
<StgValue><ssdm name="sum_V_51"/></StgValue>
</operation>

<operation id="1640" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1356 %p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_51, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_140"/></StgValue>
</operation>

<operation id="1641" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1357 %xor_ln941_78 = xor i1 %p_Result_139, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_78"/></StgValue>
</operation>

<operation id="1642" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1358 %overflow_52 = and i1 %p_Result_140, i1 %xor_ln941_78

]]></Node>
<StgValue><ssdm name="overflow_52"/></StgValue>
</operation>

<operation id="1643" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1359 %xor_ln348_26 = xor i1 %p_Result_139, i1 %p_Result_140

]]></Node>
<StgValue><ssdm name="xor_ln348_26"/></StgValue>
</operation>

<operation id="1644" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1360 %select_ln392_78 = select i1 %overflow_52, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_78"/></StgValue>
</operation>

<operation id="1645" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1361 %sum_V_52 = select i1 %xor_ln348_26, i16 %select_ln392_78, i16 %sum_V_51

]]></Node>
<StgValue><ssdm name="sum_V_52"/></StgValue>
</operation>

<operation id="1646" st_id="20" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1367 %r_V_155 = mul i32 %sext_ln1319_26, i32 %sext_ln1317_26

]]></Node>
<StgValue><ssdm name="r_V_155"/></StgValue>
</operation>

<operation id="1647" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1368 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_155, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1648" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1369 %p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_155, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_141"/></StgValue>
</operation>

<operation id="1649" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1370 %tp_V_78 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_155, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_78"/></StgValue>
</operation>

<operation id="1650" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1371 %p_Result_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_155, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_142"/></StgValue>
</operation>

<operation id="1651" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1372 %tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_155, i32 9

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1652" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1373 %zext_ln423_26 = zext i1 %tmp_189

]]></Node>
<StgValue><ssdm name="zext_ln423_26"/></StgValue>
</operation>

<operation id="1653" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1374 %tp_V_79 = add i16 %zext_ln423_26, i16 %tp_V_78

]]></Node>
<StgValue><ssdm name="tp_V_79"/></StgValue>
</operation>

<operation id="1654" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1375 %p_Result_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_79, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_143"/></StgValue>
</operation>

<operation id="1655" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1376 %xor_ln942_52 = xor i1 %p_Result_143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_52"/></StgValue>
</operation>

<operation id="1656" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1377 %carry_53 = and i1 %p_Result_142, i1 %xor_ln942_52

]]></Node>
<StgValue><ssdm name="carry_53"/></StgValue>
</operation>

<operation id="1657" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1378 %tmp_253 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_155, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1658" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1379 %Range2_all_ones_26 = icmp_eq  i5 %tmp_253, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_26"/></StgValue>
</operation>

<operation id="1659" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1380 %tmp_254 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_155, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1660" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1381 %Range1_all_ones_52 = icmp_eq  i6 %tmp_254, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_52"/></StgValue>
</operation>

<operation id="1661" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1382 %Range1_all_zeros_26 = icmp_eq  i6 %tmp_254, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_26"/></StgValue>
</operation>

<operation id="1662" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1383 %deleted_zeros_26 = select i1 %carry_53, i1 %Range1_all_ones_52, i1 %Range1_all_zeros_26

]]></Node>
<StgValue><ssdm name="deleted_zeros_26"/></StgValue>
</operation>

<operation id="1663" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1384 %tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_155, i32 26

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1664" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1385 %xor_ln936_26 = xor i1 %tmp_191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_26"/></StgValue>
</operation>

<operation id="1665" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1386 %and_ln936_26 = and i1 %Range2_all_ones_26, i1 %xor_ln936_26

]]></Node>
<StgValue><ssdm name="and_ln936_26"/></StgValue>
</operation>

<operation id="1666" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1387 %deleted_ones_52 = select i1 %carry_53, i1 %and_ln936_26, i1 %Range1_all_ones_52

]]></Node>
<StgValue><ssdm name="deleted_ones_52"/></StgValue>
</operation>

<operation id="1667" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1388 %and_ln937_26 = and i1 %carry_53, i1 %Range1_all_ones_52

]]></Node>
<StgValue><ssdm name="and_ln937_26"/></StgValue>
</operation>

<operation id="1668" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1389 %xor_ln941_79 = xor i1 %deleted_zeros_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_79"/></StgValue>
</operation>

<operation id="1669" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1390 %or_ln941_26 = or i1 %p_Result_143, i1 %xor_ln941_79

]]></Node>
<StgValue><ssdm name="or_ln941_26"/></StgValue>
</operation>

<operation id="1670" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1391 %xor_ln941_80 = xor i1 %p_Result_141, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_80"/></StgValue>
</operation>

<operation id="1671" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1392 %overflow_53 = and i1 %or_ln941_26, i1 %xor_ln941_80

]]></Node>
<StgValue><ssdm name="overflow_53"/></StgValue>
</operation>

<operation id="1672" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1393 %xor_ln942_53 = xor i1 %deleted_ones_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_53"/></StgValue>
</operation>

<operation id="1673" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1394 %or_ln942_26 = or i1 %xor_ln942_52, i1 %xor_ln942_53

]]></Node>
<StgValue><ssdm name="or_ln942_26"/></StgValue>
</operation>

<operation id="1674" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1395 %xor_ln942_154 = xor i1 %and_ln937_26, i1 %or_ln942_26

]]></Node>
<StgValue><ssdm name="xor_ln942_154"/></StgValue>
</operation>

<operation id="1675" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1396 %underflow_26 = and i1 %xor_ln942_154, i1 %p_Result_141

]]></Node>
<StgValue><ssdm name="underflow_26"/></StgValue>
</operation>

<operation id="1676" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1398 %or_ln392_26 = or i1 %overflow_53, i1 %underflow_26

]]></Node>
<StgValue><ssdm name="or_ln392_26"/></StgValue>
</operation>

<operation id="1677" st_id="20" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1417 %r_V_156 = mul i32 %sext_ln1319_27, i32 %sext_ln1317_27

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="1678" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1418 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_156, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1679" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1419 %p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_156, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_146"/></StgValue>
</operation>

<operation id="1680" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1420 %tp_V_81 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_156, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_81"/></StgValue>
</operation>

<operation id="1681" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1421 %p_Result_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_156, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_147"/></StgValue>
</operation>

<operation id="1682" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1422 %tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_156, i32 9

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1683" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1423 %zext_ln423_27 = zext i1 %tmp_255

]]></Node>
<StgValue><ssdm name="zext_ln423_27"/></StgValue>
</operation>

<operation id="1684" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1424 %tp_V_82 = add i16 %zext_ln423_27, i16 %tp_V_81

]]></Node>
<StgValue><ssdm name="tp_V_82"/></StgValue>
</operation>

<operation id="1685" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1425 %p_Result_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_82, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_148"/></StgValue>
</operation>

<operation id="1686" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1426 %xor_ln942_54 = xor i1 %p_Result_148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_54"/></StgValue>
</operation>

<operation id="1687" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1427 %carry_55 = and i1 %p_Result_147, i1 %xor_ln942_54

]]></Node>
<StgValue><ssdm name="carry_55"/></StgValue>
</operation>

<operation id="1688" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1428 %tmp_256 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_156, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1689" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1429 %Range2_all_ones_27 = icmp_eq  i5 %tmp_256, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_27"/></StgValue>
</operation>

<operation id="1690" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1430 %tmp_257 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_156, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1691" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1431 %Range1_all_ones_54 = icmp_eq  i6 %tmp_257, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_54"/></StgValue>
</operation>

<operation id="1692" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1432 %Range1_all_zeros_27 = icmp_eq  i6 %tmp_257, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_27"/></StgValue>
</operation>

<operation id="1693" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1433 %deleted_zeros_27 = select i1 %carry_55, i1 %Range1_all_ones_54, i1 %Range1_all_zeros_27

]]></Node>
<StgValue><ssdm name="deleted_zeros_27"/></StgValue>
</operation>

<operation id="1694" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1434 %tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_156, i32 26

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1695" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1435 %xor_ln936_27 = xor i1 %tmp_258, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_27"/></StgValue>
</operation>

<operation id="1696" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1436 %and_ln936_27 = and i1 %Range2_all_ones_27, i1 %xor_ln936_27

]]></Node>
<StgValue><ssdm name="and_ln936_27"/></StgValue>
</operation>

<operation id="1697" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1437 %deleted_ones_54 = select i1 %carry_55, i1 %and_ln936_27, i1 %Range1_all_ones_54

]]></Node>
<StgValue><ssdm name="deleted_ones_54"/></StgValue>
</operation>

<operation id="1698" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1438 %and_ln937_27 = and i1 %carry_55, i1 %Range1_all_ones_54

]]></Node>
<StgValue><ssdm name="and_ln937_27"/></StgValue>
</operation>

<operation id="1699" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1439 %xor_ln941_82 = xor i1 %deleted_zeros_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_82"/></StgValue>
</operation>

<operation id="1700" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1440 %or_ln941_27 = or i1 %p_Result_148, i1 %xor_ln941_82

]]></Node>
<StgValue><ssdm name="or_ln941_27"/></StgValue>
</operation>

<operation id="1701" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1441 %xor_ln941_83 = xor i1 %p_Result_146, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_83"/></StgValue>
</operation>

<operation id="1702" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1442 %overflow_55 = and i1 %or_ln941_27, i1 %xor_ln941_83

]]></Node>
<StgValue><ssdm name="overflow_55"/></StgValue>
</operation>

<operation id="1703" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1443 %xor_ln942_55 = xor i1 %deleted_ones_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_55"/></StgValue>
</operation>

<operation id="1704" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1444 %or_ln942_27 = or i1 %xor_ln942_54, i1 %xor_ln942_55

]]></Node>
<StgValue><ssdm name="or_ln942_27"/></StgValue>
</operation>

<operation id="1705" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1445 %xor_ln942_155 = xor i1 %and_ln937_27, i1 %or_ln942_27

]]></Node>
<StgValue><ssdm name="xor_ln942_155"/></StgValue>
</operation>

<operation id="1706" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1446 %underflow_27 = and i1 %xor_ln942_155, i1 %p_Result_146

]]></Node>
<StgValue><ssdm name="underflow_27"/></StgValue>
</operation>

<operation id="1707" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1448 %or_ln392_27 = or i1 %overflow_55, i1 %underflow_27

]]></Node>
<StgValue><ssdm name="or_ln392_27"/></StgValue>
</operation>

<operation id="1708" st_id="20" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1475 %r_V_157 = mul i32 %sext_ln1319_28, i32 %sext_ln1317_28

]]></Node>
<StgValue><ssdm name="r_V_157"/></StgValue>
</operation>

<operation id="1709" st_id="20" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1525 %r_V_158 = mul i32 %sext_ln1319_29, i32 %sext_ln1317_29

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>

<operation id="1710" st_id="20" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1575 %r_V_159 = mul i32 %sext_ln1319_30, i32 %sext_ln1317_30

]]></Node>
<StgValue><ssdm name="r_V_159"/></StgValue>
</operation>

<operation id="1711" st_id="20" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1625 %r_V_160 = mul i32 %sext_ln1319_31, i32 %sext_ln1317_31

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="1712" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1681 %sext_ln1317_32 = sext i16 %di_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1317_32"/></StgValue>
</operation>

<operation id="1713" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1682 %sext_ln1319_32 = sext i16 %wi_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1319_32"/></StgValue>
</operation>

<operation id="1714" st_id="20" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1683 %r_V_161 = mul i32 %sext_ln1319_32, i32 %sext_ln1317_32

]]></Node>
<StgValue><ssdm name="r_V_161"/></StgValue>
</operation>

<operation id="1715" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1731 %sext_ln1317_33 = sext i16 %di_V_33

]]></Node>
<StgValue><ssdm name="sext_ln1317_33"/></StgValue>
</operation>

<operation id="1716" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1732 %sext_ln1319_33 = sext i16 %wi_V_33

]]></Node>
<StgValue><ssdm name="sext_ln1319_33"/></StgValue>
</operation>

<operation id="1717" st_id="20" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1733 %r_V_162 = mul i32 %sext_ln1319_33, i32 %sext_ln1317_33

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1718" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1397 %select_ln392_79 = select i1 %overflow_53, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_79"/></StgValue>
</operation>

<operation id="1719" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1399 %tp_V_80 = select i1 %or_ln392_26, i16 %select_ln392_79, i16 %tp_V_79

]]></Node>
<StgValue><ssdm name="tp_V_80"/></StgValue>
</operation>

<operation id="1720" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1401 %sext_ln859_52 = sext i16 %sum_V_52

]]></Node>
<StgValue><ssdm name="sext_ln859_52"/></StgValue>
</operation>

<operation id="1721" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1402 %sext_ln859_53 = sext i16 %tp_V_80

]]></Node>
<StgValue><ssdm name="sext_ln859_53"/></StgValue>
</operation>

<operation id="1722" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1403 %ret_V_26 = add i17 %sext_ln859_53, i17 %sext_ln859_52

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="1723" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1404 %p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_26, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_144"/></StgValue>
</operation>

<operation id="1724" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1405 %sum_V_53 = add i16 %tp_V_80, i16 %sum_V_52

]]></Node>
<StgValue><ssdm name="sum_V_53"/></StgValue>
</operation>

<operation id="1725" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1406 %p_Result_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_53, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_145"/></StgValue>
</operation>

<operation id="1726" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1407 %xor_ln941_81 = xor i1 %p_Result_144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_81"/></StgValue>
</operation>

<operation id="1727" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1408 %overflow_54 = and i1 %p_Result_145, i1 %xor_ln941_81

]]></Node>
<StgValue><ssdm name="overflow_54"/></StgValue>
</operation>

<operation id="1728" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1409 %xor_ln348_27 = xor i1 %p_Result_144, i1 %p_Result_145

]]></Node>
<StgValue><ssdm name="xor_ln348_27"/></StgValue>
</operation>

<operation id="1729" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1410 %select_ln392_81 = select i1 %overflow_54, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_81"/></StgValue>
</operation>

<operation id="1730" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1411 %sum_V_54 = select i1 %xor_ln348_27, i16 %select_ln392_81, i16 %sum_V_53

]]></Node>
<StgValue><ssdm name="sum_V_54"/></StgValue>
</operation>

<operation id="1731" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1447 %select_ln392_82 = select i1 %overflow_55, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_82"/></StgValue>
</operation>

<operation id="1732" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1449 %tp_V_83 = select i1 %or_ln392_27, i16 %select_ln392_82, i16 %tp_V_82

]]></Node>
<StgValue><ssdm name="tp_V_83"/></StgValue>
</operation>

<operation id="1733" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1451 %sext_ln859_54 = sext i16 %sum_V_54

]]></Node>
<StgValue><ssdm name="sext_ln859_54"/></StgValue>
</operation>

<operation id="1734" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1452 %sext_ln859_55 = sext i16 %tp_V_83

]]></Node>
<StgValue><ssdm name="sext_ln859_55"/></StgValue>
</operation>

<operation id="1735" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1453 %ret_V_27 = add i17 %sext_ln859_55, i17 %sext_ln859_54

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="1736" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1454 %p_Result_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_27, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_149"/></StgValue>
</operation>

<operation id="1737" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1455 %sum_V_55 = add i16 %tp_V_83, i16 %sum_V_54

]]></Node>
<StgValue><ssdm name="sum_V_55"/></StgValue>
</operation>

<operation id="1738" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1456 %p_Result_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_55, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_150"/></StgValue>
</operation>

<operation id="1739" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1457 %xor_ln941_84 = xor i1 %p_Result_149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_84"/></StgValue>
</operation>

<operation id="1740" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1458 %overflow_56 = and i1 %p_Result_150, i1 %xor_ln941_84

]]></Node>
<StgValue><ssdm name="overflow_56"/></StgValue>
</operation>

<operation id="1741" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1459 %xor_ln348_28 = xor i1 %p_Result_149, i1 %p_Result_150

]]></Node>
<StgValue><ssdm name="xor_ln348_28"/></StgValue>
</operation>

<operation id="1742" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1460 %select_ln392_84 = select i1 %overflow_56, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_84"/></StgValue>
</operation>

<operation id="1743" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1461 %sum_V_56 = select i1 %xor_ln348_28, i16 %select_ln392_84, i16 %sum_V_55

]]></Node>
<StgValue><ssdm name="sum_V_56"/></StgValue>
</operation>

<operation id="1744" st_id="21" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1475 %r_V_157 = mul i32 %sext_ln1319_28, i32 %sext_ln1317_28

]]></Node>
<StgValue><ssdm name="r_V_157"/></StgValue>
</operation>

<operation id="1745" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1476 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_157, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1746" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1477 %p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_157, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_151"/></StgValue>
</operation>

<operation id="1747" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1478 %tp_V_84 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_157, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_84"/></StgValue>
</operation>

<operation id="1748" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1479 %p_Result_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_157, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_152"/></StgValue>
</operation>

<operation id="1749" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1480 %tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_157, i32 9

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1750" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1481 %zext_ln423_28 = zext i1 %tmp_263

]]></Node>
<StgValue><ssdm name="zext_ln423_28"/></StgValue>
</operation>

<operation id="1751" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1482 %tp_V_85 = add i16 %zext_ln423_28, i16 %tp_V_84

]]></Node>
<StgValue><ssdm name="tp_V_85"/></StgValue>
</operation>

<operation id="1752" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1483 %p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_85, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_153"/></StgValue>
</operation>

<operation id="1753" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1484 %xor_ln942_56 = xor i1 %p_Result_153, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_56"/></StgValue>
</operation>

<operation id="1754" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1485 %carry_57 = and i1 %p_Result_152, i1 %xor_ln942_56

]]></Node>
<StgValue><ssdm name="carry_57"/></StgValue>
</operation>

<operation id="1755" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1486 %tmp_260 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_157, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1756" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1487 %Range2_all_ones_28 = icmp_eq  i5 %tmp_260, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_28"/></StgValue>
</operation>

<operation id="1757" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1488 %tmp_261 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_157, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1758" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1489 %Range1_all_ones_56 = icmp_eq  i6 %tmp_261, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_56"/></StgValue>
</operation>

<operation id="1759" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1490 %Range1_all_zeros_28 = icmp_eq  i6 %tmp_261, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_28"/></StgValue>
</operation>

<operation id="1760" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1491 %deleted_zeros_28 = select i1 %carry_57, i1 %Range1_all_ones_56, i1 %Range1_all_zeros_28

]]></Node>
<StgValue><ssdm name="deleted_zeros_28"/></StgValue>
</operation>

<operation id="1761" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1492 %tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_157, i32 26

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1762" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1493 %xor_ln936_28 = xor i1 %tmp_265, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_28"/></StgValue>
</operation>

<operation id="1763" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1494 %and_ln936_28 = and i1 %Range2_all_ones_28, i1 %xor_ln936_28

]]></Node>
<StgValue><ssdm name="and_ln936_28"/></StgValue>
</operation>

<operation id="1764" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1495 %deleted_ones_56 = select i1 %carry_57, i1 %and_ln936_28, i1 %Range1_all_ones_56

]]></Node>
<StgValue><ssdm name="deleted_ones_56"/></StgValue>
</operation>

<operation id="1765" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1496 %and_ln937_28 = and i1 %carry_57, i1 %Range1_all_ones_56

]]></Node>
<StgValue><ssdm name="and_ln937_28"/></StgValue>
</operation>

<operation id="1766" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1497 %xor_ln941_85 = xor i1 %deleted_zeros_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_85"/></StgValue>
</operation>

<operation id="1767" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1498 %or_ln941_28 = or i1 %p_Result_153, i1 %xor_ln941_85

]]></Node>
<StgValue><ssdm name="or_ln941_28"/></StgValue>
</operation>

<operation id="1768" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1499 %xor_ln941_86 = xor i1 %p_Result_151, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_86"/></StgValue>
</operation>

<operation id="1769" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1500 %overflow_57 = and i1 %or_ln941_28, i1 %xor_ln941_86

]]></Node>
<StgValue><ssdm name="overflow_57"/></StgValue>
</operation>

<operation id="1770" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1501 %xor_ln942_57 = xor i1 %deleted_ones_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_57"/></StgValue>
</operation>

<operation id="1771" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1502 %or_ln942_28 = or i1 %xor_ln942_56, i1 %xor_ln942_57

]]></Node>
<StgValue><ssdm name="or_ln942_28"/></StgValue>
</operation>

<operation id="1772" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1503 %xor_ln942_156 = xor i1 %and_ln937_28, i1 %or_ln942_28

]]></Node>
<StgValue><ssdm name="xor_ln942_156"/></StgValue>
</operation>

<operation id="1773" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1504 %underflow_28 = and i1 %xor_ln942_156, i1 %p_Result_151

]]></Node>
<StgValue><ssdm name="underflow_28"/></StgValue>
</operation>

<operation id="1774" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1506 %or_ln392_28 = or i1 %overflow_57, i1 %underflow_28

]]></Node>
<StgValue><ssdm name="or_ln392_28"/></StgValue>
</operation>

<operation id="1775" st_id="21" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1525 %r_V_158 = mul i32 %sext_ln1319_29, i32 %sext_ln1317_29

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>

<operation id="1776" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1526 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_158, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1777" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1527 %p_Result_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_158, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_156"/></StgValue>
</operation>

<operation id="1778" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1528 %tp_V_87 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_158, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_87"/></StgValue>
</operation>

<operation id="1779" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1529 %p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_158, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_157"/></StgValue>
</operation>

<operation id="1780" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1530 %tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_158, i32 9

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1781" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1531 %zext_ln423_29 = zext i1 %tmp_270

]]></Node>
<StgValue><ssdm name="zext_ln423_29"/></StgValue>
</operation>

<operation id="1782" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1532 %tp_V_88 = add i16 %zext_ln423_29, i16 %tp_V_87

]]></Node>
<StgValue><ssdm name="tp_V_88"/></StgValue>
</operation>

<operation id="1783" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1533 %p_Result_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_88, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_158"/></StgValue>
</operation>

<operation id="1784" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1534 %xor_ln942_58 = xor i1 %p_Result_158, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_58"/></StgValue>
</operation>

<operation id="1785" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1535 %carry_59 = and i1 %p_Result_157, i1 %xor_ln942_58

]]></Node>
<StgValue><ssdm name="carry_59"/></StgValue>
</operation>

<operation id="1786" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1536 %tmp_262 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_158, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1787" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1537 %Range2_all_ones_29 = icmp_eq  i5 %tmp_262, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_29"/></StgValue>
</operation>

<operation id="1788" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1538 %tmp_264 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_158, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1789" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1539 %Range1_all_ones_58 = icmp_eq  i6 %tmp_264, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_58"/></StgValue>
</operation>

<operation id="1790" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1540 %Range1_all_zeros_29 = icmp_eq  i6 %tmp_264, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_29"/></StgValue>
</operation>

<operation id="1791" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1541 %deleted_zeros_29 = select i1 %carry_59, i1 %Range1_all_ones_58, i1 %Range1_all_zeros_29

]]></Node>
<StgValue><ssdm name="deleted_zeros_29"/></StgValue>
</operation>

<operation id="1792" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1542 %tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_158, i32 26

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1793" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1543 %xor_ln936_29 = xor i1 %tmp_272, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_29"/></StgValue>
</operation>

<operation id="1794" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1544 %and_ln936_29 = and i1 %Range2_all_ones_29, i1 %xor_ln936_29

]]></Node>
<StgValue><ssdm name="and_ln936_29"/></StgValue>
</operation>

<operation id="1795" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1545 %deleted_ones_58 = select i1 %carry_59, i1 %and_ln936_29, i1 %Range1_all_ones_58

]]></Node>
<StgValue><ssdm name="deleted_ones_58"/></StgValue>
</operation>

<operation id="1796" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1546 %and_ln937_29 = and i1 %carry_59, i1 %Range1_all_ones_58

]]></Node>
<StgValue><ssdm name="and_ln937_29"/></StgValue>
</operation>

<operation id="1797" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1547 %xor_ln941_88 = xor i1 %deleted_zeros_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_88"/></StgValue>
</operation>

<operation id="1798" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1548 %or_ln941_29 = or i1 %p_Result_158, i1 %xor_ln941_88

]]></Node>
<StgValue><ssdm name="or_ln941_29"/></StgValue>
</operation>

<operation id="1799" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1549 %xor_ln941_89 = xor i1 %p_Result_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_89"/></StgValue>
</operation>

<operation id="1800" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1550 %overflow_59 = and i1 %or_ln941_29, i1 %xor_ln941_89

]]></Node>
<StgValue><ssdm name="overflow_59"/></StgValue>
</operation>

<operation id="1801" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1551 %xor_ln942_59 = xor i1 %deleted_ones_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_59"/></StgValue>
</operation>

<operation id="1802" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1552 %or_ln942_29 = or i1 %xor_ln942_58, i1 %xor_ln942_59

]]></Node>
<StgValue><ssdm name="or_ln942_29"/></StgValue>
</operation>

<operation id="1803" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1553 %xor_ln942_157 = xor i1 %and_ln937_29, i1 %or_ln942_29

]]></Node>
<StgValue><ssdm name="xor_ln942_157"/></StgValue>
</operation>

<operation id="1804" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1554 %underflow_29 = and i1 %xor_ln942_157, i1 %p_Result_156

]]></Node>
<StgValue><ssdm name="underflow_29"/></StgValue>
</operation>

<operation id="1805" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1556 %or_ln392_29 = or i1 %overflow_59, i1 %underflow_29

]]></Node>
<StgValue><ssdm name="or_ln392_29"/></StgValue>
</operation>

<operation id="1806" st_id="21" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1575 %r_V_159 = mul i32 %sext_ln1319_30, i32 %sext_ln1317_30

]]></Node>
<StgValue><ssdm name="r_V_159"/></StgValue>
</operation>

<operation id="1807" st_id="21" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1625 %r_V_160 = mul i32 %sext_ln1319_31, i32 %sext_ln1317_31

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="1808" st_id="21" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1683 %r_V_161 = mul i32 %sext_ln1319_32, i32 %sext_ln1317_32

]]></Node>
<StgValue><ssdm name="r_V_161"/></StgValue>
</operation>

<operation id="1809" st_id="21" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1733 %r_V_162 = mul i32 %sext_ln1319_33, i32 %sext_ln1317_33

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>

<operation id="1810" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1781 %sext_ln1317_34 = sext i16 %di_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1317_34"/></StgValue>
</operation>

<operation id="1811" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1782 %sext_ln1319_34 = sext i16 %wi_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1319_34"/></StgValue>
</operation>

<operation id="1812" st_id="21" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1783 %r_V_163 = mul i32 %sext_ln1319_34, i32 %sext_ln1317_34

]]></Node>
<StgValue><ssdm name="r_V_163"/></StgValue>
</operation>

<operation id="1813" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1831 %sext_ln1317_35 = sext i16 %di_V_35

]]></Node>
<StgValue><ssdm name="sext_ln1317_35"/></StgValue>
</operation>

<operation id="1814" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1832 %sext_ln1319_35 = sext i16 %wi_V_35

]]></Node>
<StgValue><ssdm name="sext_ln1319_35"/></StgValue>
</operation>

<operation id="1815" st_id="21" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1833 %r_V_164 = mul i32 %sext_ln1319_35, i32 %sext_ln1317_35

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1816" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1505 %select_ln392_85 = select i1 %overflow_57, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_85"/></StgValue>
</operation>

<operation id="1817" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1507 %tp_V_86 = select i1 %or_ln392_28, i16 %select_ln392_85, i16 %tp_V_85

]]></Node>
<StgValue><ssdm name="tp_V_86"/></StgValue>
</operation>

<operation id="1818" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1509 %sext_ln859_56 = sext i16 %sum_V_56

]]></Node>
<StgValue><ssdm name="sext_ln859_56"/></StgValue>
</operation>

<operation id="1819" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1510 %sext_ln859_57 = sext i16 %tp_V_86

]]></Node>
<StgValue><ssdm name="sext_ln859_57"/></StgValue>
</operation>

<operation id="1820" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1511 %ret_V_28 = add i17 %sext_ln859_57, i17 %sext_ln859_56

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="1821" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1512 %p_Result_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_28, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_154"/></StgValue>
</operation>

<operation id="1822" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1513 %sum_V_57 = add i16 %tp_V_86, i16 %sum_V_56

]]></Node>
<StgValue><ssdm name="sum_V_57"/></StgValue>
</operation>

<operation id="1823" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1514 %p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_57, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_155"/></StgValue>
</operation>

<operation id="1824" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1515 %xor_ln941_87 = xor i1 %p_Result_154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_87"/></StgValue>
</operation>

<operation id="1825" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1516 %overflow_58 = and i1 %p_Result_155, i1 %xor_ln941_87

]]></Node>
<StgValue><ssdm name="overflow_58"/></StgValue>
</operation>

<operation id="1826" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1517 %xor_ln348_29 = xor i1 %p_Result_154, i1 %p_Result_155

]]></Node>
<StgValue><ssdm name="xor_ln348_29"/></StgValue>
</operation>

<operation id="1827" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1518 %select_ln392_87 = select i1 %overflow_58, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_87"/></StgValue>
</operation>

<operation id="1828" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1519 %sum_V_58 = select i1 %xor_ln348_29, i16 %select_ln392_87, i16 %sum_V_57

]]></Node>
<StgValue><ssdm name="sum_V_58"/></StgValue>
</operation>

<operation id="1829" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1555 %select_ln392_88 = select i1 %overflow_59, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_88"/></StgValue>
</operation>

<operation id="1830" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1557 %tp_V_89 = select i1 %or_ln392_29, i16 %select_ln392_88, i16 %tp_V_88

]]></Node>
<StgValue><ssdm name="tp_V_89"/></StgValue>
</operation>

<operation id="1831" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1559 %sext_ln859_58 = sext i16 %sum_V_58

]]></Node>
<StgValue><ssdm name="sext_ln859_58"/></StgValue>
</operation>

<operation id="1832" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1560 %sext_ln859_59 = sext i16 %tp_V_89

]]></Node>
<StgValue><ssdm name="sext_ln859_59"/></StgValue>
</operation>

<operation id="1833" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1561 %ret_V_29 = add i17 %sext_ln859_59, i17 %sext_ln859_58

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="1834" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1562 %p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_29, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_159"/></StgValue>
</operation>

<operation id="1835" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1563 %sum_V_59 = add i16 %tp_V_89, i16 %sum_V_58

]]></Node>
<StgValue><ssdm name="sum_V_59"/></StgValue>
</operation>

<operation id="1836" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1564 %p_Result_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_59, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_160"/></StgValue>
</operation>

<operation id="1837" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1565 %xor_ln941_90 = xor i1 %p_Result_159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_90"/></StgValue>
</operation>

<operation id="1838" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1566 %overflow_60 = and i1 %p_Result_160, i1 %xor_ln941_90

]]></Node>
<StgValue><ssdm name="overflow_60"/></StgValue>
</operation>

<operation id="1839" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1567 %xor_ln348_30 = xor i1 %p_Result_159, i1 %p_Result_160

]]></Node>
<StgValue><ssdm name="xor_ln348_30"/></StgValue>
</operation>

<operation id="1840" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1568 %select_ln392_90 = select i1 %overflow_60, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_90"/></StgValue>
</operation>

<operation id="1841" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1569 %sum_V_60 = select i1 %xor_ln348_30, i16 %select_ln392_90, i16 %sum_V_59

]]></Node>
<StgValue><ssdm name="sum_V_60"/></StgValue>
</operation>

<operation id="1842" st_id="22" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1575 %r_V_159 = mul i32 %sext_ln1319_30, i32 %sext_ln1317_30

]]></Node>
<StgValue><ssdm name="r_V_159"/></StgValue>
</operation>

<operation id="1843" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1576 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_159, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1844" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1577 %p_Result_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_159, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_161"/></StgValue>
</operation>

<operation id="1845" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1578 %tp_V_90 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_159, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_90"/></StgValue>
</operation>

<operation id="1846" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1579 %p_Result_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_159, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_162"/></StgValue>
</operation>

<operation id="1847" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1580 %tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_159, i32 9

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1848" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1581 %zext_ln423_30 = zext i1 %tmp_285

]]></Node>
<StgValue><ssdm name="zext_ln423_30"/></StgValue>
</operation>

<operation id="1849" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1582 %tp_V_91 = add i16 %zext_ln423_30, i16 %tp_V_90

]]></Node>
<StgValue><ssdm name="tp_V_91"/></StgValue>
</operation>

<operation id="1850" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1583 %p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_91, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_163"/></StgValue>
</operation>

<operation id="1851" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1584 %xor_ln942_60 = xor i1 %p_Result_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_60"/></StgValue>
</operation>

<operation id="1852" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1585 %carry_61 = and i1 %p_Result_162, i1 %xor_ln942_60

]]></Node>
<StgValue><ssdm name="carry_61"/></StgValue>
</operation>

<operation id="1853" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1586 %tmp_266 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_159, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1854" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1587 %Range2_all_ones_30 = icmp_eq  i5 %tmp_266, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_30"/></StgValue>
</operation>

<operation id="1855" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1588 %tmp_267 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_159, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1856" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1589 %Range1_all_ones_60 = icmp_eq  i6 %tmp_267, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_60"/></StgValue>
</operation>

<operation id="1857" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1590 %Range1_all_zeros_30 = icmp_eq  i6 %tmp_267, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_30"/></StgValue>
</operation>

<operation id="1858" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1591 %deleted_zeros_30 = select i1 %carry_61, i1 %Range1_all_ones_60, i1 %Range1_all_zeros_30

]]></Node>
<StgValue><ssdm name="deleted_zeros_30"/></StgValue>
</operation>

<operation id="1859" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1592 %tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_159, i32 26

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1860" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1593 %xor_ln936_30 = xor i1 %tmp_287, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_30"/></StgValue>
</operation>

<operation id="1861" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1594 %and_ln936_30 = and i1 %Range2_all_ones_30, i1 %xor_ln936_30

]]></Node>
<StgValue><ssdm name="and_ln936_30"/></StgValue>
</operation>

<operation id="1862" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1595 %deleted_ones_60 = select i1 %carry_61, i1 %and_ln936_30, i1 %Range1_all_ones_60

]]></Node>
<StgValue><ssdm name="deleted_ones_60"/></StgValue>
</operation>

<operation id="1863" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1596 %and_ln937_30 = and i1 %carry_61, i1 %Range1_all_ones_60

]]></Node>
<StgValue><ssdm name="and_ln937_30"/></StgValue>
</operation>

<operation id="1864" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1597 %xor_ln941_91 = xor i1 %deleted_zeros_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_91"/></StgValue>
</operation>

<operation id="1865" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1598 %or_ln941_30 = or i1 %p_Result_163, i1 %xor_ln941_91

]]></Node>
<StgValue><ssdm name="or_ln941_30"/></StgValue>
</operation>

<operation id="1866" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1599 %xor_ln941_92 = xor i1 %p_Result_161, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_92"/></StgValue>
</operation>

<operation id="1867" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1600 %overflow_61 = and i1 %or_ln941_30, i1 %xor_ln941_92

]]></Node>
<StgValue><ssdm name="overflow_61"/></StgValue>
</operation>

<operation id="1868" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1601 %xor_ln942_61 = xor i1 %deleted_ones_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_61"/></StgValue>
</operation>

<operation id="1869" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1602 %or_ln942_30 = or i1 %xor_ln942_60, i1 %xor_ln942_61

]]></Node>
<StgValue><ssdm name="or_ln942_30"/></StgValue>
</operation>

<operation id="1870" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1603 %xor_ln942_158 = xor i1 %and_ln937_30, i1 %or_ln942_30

]]></Node>
<StgValue><ssdm name="xor_ln942_158"/></StgValue>
</operation>

<operation id="1871" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1604 %underflow_30 = and i1 %xor_ln942_158, i1 %p_Result_161

]]></Node>
<StgValue><ssdm name="underflow_30"/></StgValue>
</operation>

<operation id="1872" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1606 %or_ln392_30 = or i1 %overflow_61, i1 %underflow_30

]]></Node>
<StgValue><ssdm name="or_ln392_30"/></StgValue>
</operation>

<operation id="1873" st_id="22" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1625 %r_V_160 = mul i32 %sext_ln1319_31, i32 %sext_ln1317_31

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="1874" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1626 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_160, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1875" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1627 %p_Result_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_160, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_166"/></StgValue>
</operation>

<operation id="1876" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1628 %tp_V_93 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_160, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_93"/></StgValue>
</operation>

<operation id="1877" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1629 %p_Result_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_160, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_167"/></StgValue>
</operation>

<operation id="1878" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1630 %tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_160, i32 9

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1879" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1631 %zext_ln423_31 = zext i1 %tmp_292

]]></Node>
<StgValue><ssdm name="zext_ln423_31"/></StgValue>
</operation>

<operation id="1880" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1632 %tp_V_94 = add i16 %zext_ln423_31, i16 %tp_V_93

]]></Node>
<StgValue><ssdm name="tp_V_94"/></StgValue>
</operation>

<operation id="1881" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1633 %p_Result_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_94, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_168"/></StgValue>
</operation>

<operation id="1882" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1634 %xor_ln942_62 = xor i1 %p_Result_168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_62"/></StgValue>
</operation>

<operation id="1883" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1635 %carry_63 = and i1 %p_Result_167, i1 %xor_ln942_62

]]></Node>
<StgValue><ssdm name="carry_63"/></StgValue>
</operation>

<operation id="1884" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1636 %tmp_268 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_160, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1885" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1637 %Range2_all_ones_31 = icmp_eq  i5 %tmp_268, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_31"/></StgValue>
</operation>

<operation id="1886" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1638 %tmp_269 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_160, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1887" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1639 %Range1_all_ones_62 = icmp_eq  i6 %tmp_269, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_62"/></StgValue>
</operation>

<operation id="1888" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1640 %Range1_all_zeros_31 = icmp_eq  i6 %tmp_269, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_31"/></StgValue>
</operation>

<operation id="1889" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1641 %deleted_zeros_31 = select i1 %carry_63, i1 %Range1_all_ones_62, i1 %Range1_all_zeros_31

]]></Node>
<StgValue><ssdm name="deleted_zeros_31"/></StgValue>
</operation>

<operation id="1890" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1642 %tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_160, i32 26

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1891" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1643 %xor_ln936_31 = xor i1 %tmp_294, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_31"/></StgValue>
</operation>

<operation id="1892" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1644 %and_ln936_31 = and i1 %Range2_all_ones_31, i1 %xor_ln936_31

]]></Node>
<StgValue><ssdm name="and_ln936_31"/></StgValue>
</operation>

<operation id="1893" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1645 %deleted_ones_62 = select i1 %carry_63, i1 %and_ln936_31, i1 %Range1_all_ones_62

]]></Node>
<StgValue><ssdm name="deleted_ones_62"/></StgValue>
</operation>

<operation id="1894" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1646 %and_ln937_31 = and i1 %carry_63, i1 %Range1_all_ones_62

]]></Node>
<StgValue><ssdm name="and_ln937_31"/></StgValue>
</operation>

<operation id="1895" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1647 %xor_ln941_94 = xor i1 %deleted_zeros_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_94"/></StgValue>
</operation>

<operation id="1896" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1648 %or_ln941_31 = or i1 %p_Result_168, i1 %xor_ln941_94

]]></Node>
<StgValue><ssdm name="or_ln941_31"/></StgValue>
</operation>

<operation id="1897" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1649 %xor_ln941_95 = xor i1 %p_Result_166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_95"/></StgValue>
</operation>

<operation id="1898" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1650 %overflow_63 = and i1 %or_ln941_31, i1 %xor_ln941_95

]]></Node>
<StgValue><ssdm name="overflow_63"/></StgValue>
</operation>

<operation id="1899" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1651 %xor_ln942_63 = xor i1 %deleted_ones_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_63"/></StgValue>
</operation>

<operation id="1900" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1652 %or_ln942_31 = or i1 %xor_ln942_62, i1 %xor_ln942_63

]]></Node>
<StgValue><ssdm name="or_ln942_31"/></StgValue>
</operation>

<operation id="1901" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1653 %xor_ln942_159 = xor i1 %and_ln937_31, i1 %or_ln942_31

]]></Node>
<StgValue><ssdm name="xor_ln942_159"/></StgValue>
</operation>

<operation id="1902" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1654 %underflow_31 = and i1 %xor_ln942_159, i1 %p_Result_166

]]></Node>
<StgValue><ssdm name="underflow_31"/></StgValue>
</operation>

<operation id="1903" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1656 %or_ln392_31 = or i1 %overflow_63, i1 %underflow_31

]]></Node>
<StgValue><ssdm name="or_ln392_31"/></StgValue>
</operation>

<operation id="1904" st_id="22" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1683 %r_V_161 = mul i32 %sext_ln1319_32, i32 %sext_ln1317_32

]]></Node>
<StgValue><ssdm name="r_V_161"/></StgValue>
</operation>

<operation id="1905" st_id="22" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1733 %r_V_162 = mul i32 %sext_ln1319_33, i32 %sext_ln1317_33

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>

<operation id="1906" st_id="22" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1783 %r_V_163 = mul i32 %sext_ln1319_34, i32 %sext_ln1317_34

]]></Node>
<StgValue><ssdm name="r_V_163"/></StgValue>
</operation>

<operation id="1907" st_id="22" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1833 %r_V_164 = mul i32 %sext_ln1319_35, i32 %sext_ln1317_35

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="1908" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1889 %sext_ln1317_36 = sext i16 %di_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1317_36"/></StgValue>
</operation>

<operation id="1909" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1890 %sext_ln1319_36 = sext i16 %wi_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1319_36"/></StgValue>
</operation>

<operation id="1910" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1891 %r_V_165 = mul i32 %sext_ln1319_36, i32 %sext_ln1317_36

]]></Node>
<StgValue><ssdm name="r_V_165"/></StgValue>
</operation>

<operation id="1911" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1939 %sext_ln1317_37 = sext i16 %di_V_37

]]></Node>
<StgValue><ssdm name="sext_ln1317_37"/></StgValue>
</operation>

<operation id="1912" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1940 %sext_ln1319_37 = sext i16 %wi_V_37

]]></Node>
<StgValue><ssdm name="sext_ln1319_37"/></StgValue>
</operation>

<operation id="1913" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1941 %r_V_166 = mul i32 %sext_ln1319_37, i32 %sext_ln1317_37

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1914" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1605 %select_ln392_91 = select i1 %overflow_61, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_91"/></StgValue>
</operation>

<operation id="1915" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1607 %tp_V_92 = select i1 %or_ln392_30, i16 %select_ln392_91, i16 %tp_V_91

]]></Node>
<StgValue><ssdm name="tp_V_92"/></StgValue>
</operation>

<operation id="1916" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1609 %sext_ln859_60 = sext i16 %sum_V_60

]]></Node>
<StgValue><ssdm name="sext_ln859_60"/></StgValue>
</operation>

<operation id="1917" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1610 %sext_ln859_61 = sext i16 %tp_V_92

]]></Node>
<StgValue><ssdm name="sext_ln859_61"/></StgValue>
</operation>

<operation id="1918" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1611 %ret_V_30 = add i17 %sext_ln859_61, i17 %sext_ln859_60

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="1919" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1612 %p_Result_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_30, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_164"/></StgValue>
</operation>

<operation id="1920" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1613 %sum_V_61 = add i16 %tp_V_92, i16 %sum_V_60

]]></Node>
<StgValue><ssdm name="sum_V_61"/></StgValue>
</operation>

<operation id="1921" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1614 %p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_61, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_165"/></StgValue>
</operation>

<operation id="1922" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1615 %xor_ln941_93 = xor i1 %p_Result_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_93"/></StgValue>
</operation>

<operation id="1923" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1616 %overflow_62 = and i1 %p_Result_165, i1 %xor_ln941_93

]]></Node>
<StgValue><ssdm name="overflow_62"/></StgValue>
</operation>

<operation id="1924" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1617 %xor_ln348_31 = xor i1 %p_Result_164, i1 %p_Result_165

]]></Node>
<StgValue><ssdm name="xor_ln348_31"/></StgValue>
</operation>

<operation id="1925" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1618 %select_ln392_93 = select i1 %overflow_62, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_93"/></StgValue>
</operation>

<operation id="1926" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1619 %sum_V_62 = select i1 %xor_ln348_31, i16 %select_ln392_93, i16 %sum_V_61

]]></Node>
<StgValue><ssdm name="sum_V_62"/></StgValue>
</operation>

<operation id="1927" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1655 %select_ln392_94 = select i1 %overflow_63, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_94"/></StgValue>
</operation>

<operation id="1928" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1657 %tp_V_95 = select i1 %or_ln392_31, i16 %select_ln392_94, i16 %tp_V_94

]]></Node>
<StgValue><ssdm name="tp_V_95"/></StgValue>
</operation>

<operation id="1929" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1659 %sext_ln859_62 = sext i16 %sum_V_62

]]></Node>
<StgValue><ssdm name="sext_ln859_62"/></StgValue>
</operation>

<operation id="1930" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1660 %sext_ln859_63 = sext i16 %tp_V_95

]]></Node>
<StgValue><ssdm name="sext_ln859_63"/></StgValue>
</operation>

<operation id="1931" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1661 %ret_V_31 = add i17 %sext_ln859_63, i17 %sext_ln859_62

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="1932" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1662 %p_Result_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_31, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_169"/></StgValue>
</operation>

<operation id="1933" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1663 %sum_V_63 = add i16 %tp_V_95, i16 %sum_V_62

]]></Node>
<StgValue><ssdm name="sum_V_63"/></StgValue>
</operation>

<operation id="1934" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1664 %p_Result_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_63, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_170"/></StgValue>
</operation>

<operation id="1935" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1665 %xor_ln941_96 = xor i1 %p_Result_169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_96"/></StgValue>
</operation>

<operation id="1936" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1666 %overflow_64 = and i1 %p_Result_170, i1 %xor_ln941_96

]]></Node>
<StgValue><ssdm name="overflow_64"/></StgValue>
</operation>

<operation id="1937" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1667 %xor_ln348_32 = xor i1 %p_Result_169, i1 %p_Result_170

]]></Node>
<StgValue><ssdm name="xor_ln348_32"/></StgValue>
</operation>

<operation id="1938" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1668 %select_ln392_96 = select i1 %overflow_64, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_96"/></StgValue>
</operation>

<operation id="1939" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1669 %sum_V_64 = select i1 %xor_ln348_32, i16 %select_ln392_96, i16 %sum_V_63

]]></Node>
<StgValue><ssdm name="sum_V_64"/></StgValue>
</operation>

<operation id="1940" st_id="23" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1683 %r_V_161 = mul i32 %sext_ln1319_32, i32 %sext_ln1317_32

]]></Node>
<StgValue><ssdm name="r_V_161"/></StgValue>
</operation>

<operation id="1941" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1684 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_161, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1942" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1685 %p_Result_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_161, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_171"/></StgValue>
</operation>

<operation id="1943" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1686 %tp_V_96 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_161, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_96"/></StgValue>
</operation>

<operation id="1944" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1687 %p_Result_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_161, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_172"/></StgValue>
</operation>

<operation id="1945" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1688 %tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_161, i32 9

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1946" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1689 %zext_ln423_32 = zext i1 %tmp_299

]]></Node>
<StgValue><ssdm name="zext_ln423_32"/></StgValue>
</operation>

<operation id="1947" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1690 %tp_V_97 = add i16 %zext_ln423_32, i16 %tp_V_96

]]></Node>
<StgValue><ssdm name="tp_V_97"/></StgValue>
</operation>

<operation id="1948" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1691 %p_Result_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_97, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_173"/></StgValue>
</operation>

<operation id="1949" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1692 %xor_ln942_64 = xor i1 %p_Result_173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_64"/></StgValue>
</operation>

<operation id="1950" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1693 %carry_65 = and i1 %p_Result_172, i1 %xor_ln942_64

]]></Node>
<StgValue><ssdm name="carry_65"/></StgValue>
</operation>

<operation id="1951" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1694 %tmp_273 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_161, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1952" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1695 %Range2_all_ones_32 = icmp_eq  i5 %tmp_273, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_32"/></StgValue>
</operation>

<operation id="1953" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1696 %tmp_274 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_161, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1954" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1697 %Range1_all_ones_64 = icmp_eq  i6 %tmp_274, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_64"/></StgValue>
</operation>

<operation id="1955" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1698 %Range1_all_zeros_32 = icmp_eq  i6 %tmp_274, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_32"/></StgValue>
</operation>

<operation id="1956" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1699 %deleted_zeros_32 = select i1 %carry_65, i1 %Range1_all_ones_64, i1 %Range1_all_zeros_32

]]></Node>
<StgValue><ssdm name="deleted_zeros_32"/></StgValue>
</operation>

<operation id="1957" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1700 %tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_161, i32 26

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1958" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1701 %xor_ln936_32 = xor i1 %tmp_301, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_32"/></StgValue>
</operation>

<operation id="1959" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1702 %and_ln936_32 = and i1 %Range2_all_ones_32, i1 %xor_ln936_32

]]></Node>
<StgValue><ssdm name="and_ln936_32"/></StgValue>
</operation>

<operation id="1960" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1703 %deleted_ones_64 = select i1 %carry_65, i1 %and_ln936_32, i1 %Range1_all_ones_64

]]></Node>
<StgValue><ssdm name="deleted_ones_64"/></StgValue>
</operation>

<operation id="1961" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1704 %and_ln937_32 = and i1 %carry_65, i1 %Range1_all_ones_64

]]></Node>
<StgValue><ssdm name="and_ln937_32"/></StgValue>
</operation>

<operation id="1962" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1705 %xor_ln941_97 = xor i1 %deleted_zeros_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_97"/></StgValue>
</operation>

<operation id="1963" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1706 %or_ln941_32 = or i1 %p_Result_173, i1 %xor_ln941_97

]]></Node>
<StgValue><ssdm name="or_ln941_32"/></StgValue>
</operation>

<operation id="1964" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1707 %xor_ln941_98 = xor i1 %p_Result_171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_98"/></StgValue>
</operation>

<operation id="1965" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1708 %overflow_65 = and i1 %or_ln941_32, i1 %xor_ln941_98

]]></Node>
<StgValue><ssdm name="overflow_65"/></StgValue>
</operation>

<operation id="1966" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1709 %xor_ln942_65 = xor i1 %deleted_ones_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_65"/></StgValue>
</operation>

<operation id="1967" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1710 %or_ln942_32 = or i1 %xor_ln942_64, i1 %xor_ln942_65

]]></Node>
<StgValue><ssdm name="or_ln942_32"/></StgValue>
</operation>

<operation id="1968" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1711 %xor_ln942_160 = xor i1 %and_ln937_32, i1 %or_ln942_32

]]></Node>
<StgValue><ssdm name="xor_ln942_160"/></StgValue>
</operation>

<operation id="1969" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1712 %underflow_32 = and i1 %xor_ln942_160, i1 %p_Result_171

]]></Node>
<StgValue><ssdm name="underflow_32"/></StgValue>
</operation>

<operation id="1970" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1714 %or_ln392_32 = or i1 %overflow_65, i1 %underflow_32

]]></Node>
<StgValue><ssdm name="or_ln392_32"/></StgValue>
</operation>

<operation id="1971" st_id="23" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1733 %r_V_162 = mul i32 %sext_ln1319_33, i32 %sext_ln1317_33

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>

<operation id="1972" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1734 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_162, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1973" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1735 %p_Result_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_162, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_176"/></StgValue>
</operation>

<operation id="1974" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1736 %tp_V_99 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_162, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_99"/></StgValue>
</operation>

<operation id="1975" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1737 %p_Result_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_162, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_177"/></StgValue>
</operation>

<operation id="1976" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1738 %tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_162, i32 9

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1977" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1739 %zext_ln423_33 = zext i1 %tmp_306

]]></Node>
<StgValue><ssdm name="zext_ln423_33"/></StgValue>
</operation>

<operation id="1978" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1740 %tp_V_100 = add i16 %zext_ln423_33, i16 %tp_V_99

]]></Node>
<StgValue><ssdm name="tp_V_100"/></StgValue>
</operation>

<operation id="1979" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1741 %p_Result_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_100, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_178"/></StgValue>
</operation>

<operation id="1980" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1742 %xor_ln942_66 = xor i1 %p_Result_178, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_66"/></StgValue>
</operation>

<operation id="1981" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1743 %carry_67 = and i1 %p_Result_177, i1 %xor_ln942_66

]]></Node>
<StgValue><ssdm name="carry_67"/></StgValue>
</operation>

<operation id="1982" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1744 %tmp_275 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_162, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1983" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1745 %Range2_all_ones_33 = icmp_eq  i5 %tmp_275, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_33"/></StgValue>
</operation>

<operation id="1984" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1746 %tmp_283 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_162, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1985" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1747 %Range1_all_ones_66 = icmp_eq  i6 %tmp_283, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_66"/></StgValue>
</operation>

<operation id="1986" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1748 %Range1_all_zeros_33 = icmp_eq  i6 %tmp_283, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_33"/></StgValue>
</operation>

<operation id="1987" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1749 %deleted_zeros_33 = select i1 %carry_67, i1 %Range1_all_ones_66, i1 %Range1_all_zeros_33

]]></Node>
<StgValue><ssdm name="deleted_zeros_33"/></StgValue>
</operation>

<operation id="1988" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1750 %tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_162, i32 26

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1989" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1751 %xor_ln936_33 = xor i1 %tmp_308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_33"/></StgValue>
</operation>

<operation id="1990" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1752 %and_ln936_33 = and i1 %Range2_all_ones_33, i1 %xor_ln936_33

]]></Node>
<StgValue><ssdm name="and_ln936_33"/></StgValue>
</operation>

<operation id="1991" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1753 %deleted_ones_66 = select i1 %carry_67, i1 %and_ln936_33, i1 %Range1_all_ones_66

]]></Node>
<StgValue><ssdm name="deleted_ones_66"/></StgValue>
</operation>

<operation id="1992" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1754 %and_ln937_33 = and i1 %carry_67, i1 %Range1_all_ones_66

]]></Node>
<StgValue><ssdm name="and_ln937_33"/></StgValue>
</operation>

<operation id="1993" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1755 %xor_ln941_100 = xor i1 %deleted_zeros_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_100"/></StgValue>
</operation>

<operation id="1994" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1756 %or_ln941_33 = or i1 %p_Result_178, i1 %xor_ln941_100

]]></Node>
<StgValue><ssdm name="or_ln941_33"/></StgValue>
</operation>

<operation id="1995" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1757 %xor_ln941_101 = xor i1 %p_Result_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_101"/></StgValue>
</operation>

<operation id="1996" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1758 %overflow_67 = and i1 %or_ln941_33, i1 %xor_ln941_101

]]></Node>
<StgValue><ssdm name="overflow_67"/></StgValue>
</operation>

<operation id="1997" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1759 %xor_ln942_67 = xor i1 %deleted_ones_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_67"/></StgValue>
</operation>

<operation id="1998" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1760 %or_ln942_33 = or i1 %xor_ln942_66, i1 %xor_ln942_67

]]></Node>
<StgValue><ssdm name="or_ln942_33"/></StgValue>
</operation>

<operation id="1999" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1761 %xor_ln942_161 = xor i1 %and_ln937_33, i1 %or_ln942_33

]]></Node>
<StgValue><ssdm name="xor_ln942_161"/></StgValue>
</operation>

<operation id="2000" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1762 %underflow_33 = and i1 %xor_ln942_161, i1 %p_Result_176

]]></Node>
<StgValue><ssdm name="underflow_33"/></StgValue>
</operation>

<operation id="2001" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1764 %or_ln392_33 = or i1 %overflow_67, i1 %underflow_33

]]></Node>
<StgValue><ssdm name="or_ln392_33"/></StgValue>
</operation>

<operation id="2002" st_id="23" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1783 %r_V_163 = mul i32 %sext_ln1319_34, i32 %sext_ln1317_34

]]></Node>
<StgValue><ssdm name="r_V_163"/></StgValue>
</operation>

<operation id="2003" st_id="23" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1833 %r_V_164 = mul i32 %sext_ln1319_35, i32 %sext_ln1317_35

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="2004" st_id="23" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1891 %r_V_165 = mul i32 %sext_ln1319_36, i32 %sext_ln1317_36

]]></Node>
<StgValue><ssdm name="r_V_165"/></StgValue>
</operation>

<operation id="2005" st_id="23" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1941 %r_V_166 = mul i32 %sext_ln1319_37, i32 %sext_ln1317_37

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>

<operation id="2006" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1989 %sext_ln1317_38 = sext i16 %di_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1317_38"/></StgValue>
</operation>

<operation id="2007" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1990 %sext_ln1319_38 = sext i16 %wi_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1319_38"/></StgValue>
</operation>

<operation id="2008" st_id="23" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1991 %r_V_167 = mul i32 %sext_ln1319_38, i32 %sext_ln1317_38

]]></Node>
<StgValue><ssdm name="r_V_167"/></StgValue>
</operation>

<operation id="2009" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2039 %sext_ln1317_39 = sext i16 %di_V_39

]]></Node>
<StgValue><ssdm name="sext_ln1317_39"/></StgValue>
</operation>

<operation id="2010" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2040 %sext_ln1319_39 = sext i16 %wi_V_39

]]></Node>
<StgValue><ssdm name="sext_ln1319_39"/></StgValue>
</operation>

<operation id="2011" st_id="23" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2041 %r_V_168 = mul i32 %sext_ln1319_39, i32 %sext_ln1317_39

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2012" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1713 %select_ln392_97 = select i1 %overflow_65, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_97"/></StgValue>
</operation>

<operation id="2013" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1715 %tp_V_98 = select i1 %or_ln392_32, i16 %select_ln392_97, i16 %tp_V_97

]]></Node>
<StgValue><ssdm name="tp_V_98"/></StgValue>
</operation>

<operation id="2014" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1717 %sext_ln859_64 = sext i16 %sum_V_64

]]></Node>
<StgValue><ssdm name="sext_ln859_64"/></StgValue>
</operation>

<operation id="2015" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1718 %sext_ln859_65 = sext i16 %tp_V_98

]]></Node>
<StgValue><ssdm name="sext_ln859_65"/></StgValue>
</operation>

<operation id="2016" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1719 %ret_V_32 = add i17 %sext_ln859_65, i17 %sext_ln859_64

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="2017" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1720 %p_Result_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_32, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_174"/></StgValue>
</operation>

<operation id="2018" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1721 %sum_V_65 = add i16 %tp_V_98, i16 %sum_V_64

]]></Node>
<StgValue><ssdm name="sum_V_65"/></StgValue>
</operation>

<operation id="2019" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1722 %p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_65, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_175"/></StgValue>
</operation>

<operation id="2020" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1723 %xor_ln941_99 = xor i1 %p_Result_174, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_99"/></StgValue>
</operation>

<operation id="2021" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1724 %overflow_66 = and i1 %p_Result_175, i1 %xor_ln941_99

]]></Node>
<StgValue><ssdm name="overflow_66"/></StgValue>
</operation>

<operation id="2022" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1725 %xor_ln348_33 = xor i1 %p_Result_174, i1 %p_Result_175

]]></Node>
<StgValue><ssdm name="xor_ln348_33"/></StgValue>
</operation>

<operation id="2023" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1726 %select_ln392_99 = select i1 %overflow_66, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_99"/></StgValue>
</operation>

<operation id="2024" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1727 %sum_V_66 = select i1 %xor_ln348_33, i16 %select_ln392_99, i16 %sum_V_65

]]></Node>
<StgValue><ssdm name="sum_V_66"/></StgValue>
</operation>

<operation id="2025" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1763 %select_ln392_100 = select i1 %overflow_67, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_100"/></StgValue>
</operation>

<operation id="2026" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1765 %tp_V_101 = select i1 %or_ln392_33, i16 %select_ln392_100, i16 %tp_V_100

]]></Node>
<StgValue><ssdm name="tp_V_101"/></StgValue>
</operation>

<operation id="2027" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1767 %sext_ln859_66 = sext i16 %sum_V_66

]]></Node>
<StgValue><ssdm name="sext_ln859_66"/></StgValue>
</operation>

<operation id="2028" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1768 %sext_ln859_67 = sext i16 %tp_V_101

]]></Node>
<StgValue><ssdm name="sext_ln859_67"/></StgValue>
</operation>

<operation id="2029" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1769 %ret_V_33 = add i17 %sext_ln859_67, i17 %sext_ln859_66

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="2030" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1770 %p_Result_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_33, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_179"/></StgValue>
</operation>

<operation id="2031" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1771 %sum_V_67 = add i16 %tp_V_101, i16 %sum_V_66

]]></Node>
<StgValue><ssdm name="sum_V_67"/></StgValue>
</operation>

<operation id="2032" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1772 %p_Result_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_67, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_180"/></StgValue>
</operation>

<operation id="2033" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1773 %xor_ln941_102 = xor i1 %p_Result_179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_102"/></StgValue>
</operation>

<operation id="2034" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1774 %overflow_68 = and i1 %p_Result_180, i1 %xor_ln941_102

]]></Node>
<StgValue><ssdm name="overflow_68"/></StgValue>
</operation>

<operation id="2035" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1775 %xor_ln348_34 = xor i1 %p_Result_179, i1 %p_Result_180

]]></Node>
<StgValue><ssdm name="xor_ln348_34"/></StgValue>
</operation>

<operation id="2036" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1776 %select_ln392_102 = select i1 %overflow_68, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_102"/></StgValue>
</operation>

<operation id="2037" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1777 %sum_V_68 = select i1 %xor_ln348_34, i16 %select_ln392_102, i16 %sum_V_67

]]></Node>
<StgValue><ssdm name="sum_V_68"/></StgValue>
</operation>

<operation id="2038" st_id="24" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1783 %r_V_163 = mul i32 %sext_ln1319_34, i32 %sext_ln1317_34

]]></Node>
<StgValue><ssdm name="r_V_163"/></StgValue>
</operation>

<operation id="2039" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1784 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_163, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2040" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1785 %p_Result_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_163, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_181"/></StgValue>
</operation>

<operation id="2041" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1786 %tp_V_102 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_163, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_102"/></StgValue>
</operation>

<operation id="2042" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1787 %p_Result_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_163, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_182"/></StgValue>
</operation>

<operation id="2043" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1788 %tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_163, i32 9

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2044" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1789 %zext_ln423_34 = zext i1 %tmp_313

]]></Node>
<StgValue><ssdm name="zext_ln423_34"/></StgValue>
</operation>

<operation id="2045" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1790 %tp_V_103 = add i16 %zext_ln423_34, i16 %tp_V_102

]]></Node>
<StgValue><ssdm name="tp_V_103"/></StgValue>
</operation>

<operation id="2046" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1791 %p_Result_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_103, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_183"/></StgValue>
</operation>

<operation id="2047" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1792 %xor_ln942_68 = xor i1 %p_Result_183, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_68"/></StgValue>
</operation>

<operation id="2048" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1793 %carry_69 = and i1 %p_Result_182, i1 %xor_ln942_68

]]></Node>
<StgValue><ssdm name="carry_69"/></StgValue>
</operation>

<operation id="2049" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1794 %tmp_284 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_163, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="2050" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1795 %Range2_all_ones_34 = icmp_eq  i5 %tmp_284, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_34"/></StgValue>
</operation>

<operation id="2051" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1796 %tmp_286 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_163, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="2052" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1797 %Range1_all_ones_68 = icmp_eq  i6 %tmp_286, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_68"/></StgValue>
</operation>

<operation id="2053" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1798 %Range1_all_zeros_34 = icmp_eq  i6 %tmp_286, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_34"/></StgValue>
</operation>

<operation id="2054" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1799 %deleted_zeros_34 = select i1 %carry_69, i1 %Range1_all_ones_68, i1 %Range1_all_zeros_34

]]></Node>
<StgValue><ssdm name="deleted_zeros_34"/></StgValue>
</operation>

<operation id="2055" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1800 %tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_163, i32 26

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2056" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1801 %xor_ln936_34 = xor i1 %tmp_315, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_34"/></StgValue>
</operation>

<operation id="2057" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1802 %and_ln936_34 = and i1 %Range2_all_ones_34, i1 %xor_ln936_34

]]></Node>
<StgValue><ssdm name="and_ln936_34"/></StgValue>
</operation>

<operation id="2058" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1803 %deleted_ones_68 = select i1 %carry_69, i1 %and_ln936_34, i1 %Range1_all_ones_68

]]></Node>
<StgValue><ssdm name="deleted_ones_68"/></StgValue>
</operation>

<operation id="2059" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1804 %and_ln937_34 = and i1 %carry_69, i1 %Range1_all_ones_68

]]></Node>
<StgValue><ssdm name="and_ln937_34"/></StgValue>
</operation>

<operation id="2060" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1805 %xor_ln941_103 = xor i1 %deleted_zeros_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_103"/></StgValue>
</operation>

<operation id="2061" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1806 %or_ln941_34 = or i1 %p_Result_183, i1 %xor_ln941_103

]]></Node>
<StgValue><ssdm name="or_ln941_34"/></StgValue>
</operation>

<operation id="2062" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1807 %xor_ln941_104 = xor i1 %p_Result_181, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_104"/></StgValue>
</operation>

<operation id="2063" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1808 %overflow_69 = and i1 %or_ln941_34, i1 %xor_ln941_104

]]></Node>
<StgValue><ssdm name="overflow_69"/></StgValue>
</operation>

<operation id="2064" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1809 %xor_ln942_69 = xor i1 %deleted_ones_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_69"/></StgValue>
</operation>

<operation id="2065" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1810 %or_ln942_34 = or i1 %xor_ln942_68, i1 %xor_ln942_69

]]></Node>
<StgValue><ssdm name="or_ln942_34"/></StgValue>
</operation>

<operation id="2066" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1811 %xor_ln942_162 = xor i1 %and_ln937_34, i1 %or_ln942_34

]]></Node>
<StgValue><ssdm name="xor_ln942_162"/></StgValue>
</operation>

<operation id="2067" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1812 %underflow_34 = and i1 %xor_ln942_162, i1 %p_Result_181

]]></Node>
<StgValue><ssdm name="underflow_34"/></StgValue>
</operation>

<operation id="2068" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1814 %or_ln392_34 = or i1 %overflow_69, i1 %underflow_34

]]></Node>
<StgValue><ssdm name="or_ln392_34"/></StgValue>
</operation>

<operation id="2069" st_id="24" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1833 %r_V_164 = mul i32 %sext_ln1319_35, i32 %sext_ln1317_35

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="2070" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1834 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_164, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2071" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1835 %p_Result_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_164, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_186"/></StgValue>
</operation>

<operation id="2072" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1836 %tp_V_105 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_164, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_105"/></StgValue>
</operation>

<operation id="2073" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1837 %p_Result_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_164, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_187"/></StgValue>
</operation>

<operation id="2074" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1838 %tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_164, i32 9

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="2075" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1839 %zext_ln423_35 = zext i1 %tmp_320

]]></Node>
<StgValue><ssdm name="zext_ln423_35"/></StgValue>
</operation>

<operation id="2076" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1840 %tp_V_106 = add i16 %zext_ln423_35, i16 %tp_V_105

]]></Node>
<StgValue><ssdm name="tp_V_106"/></StgValue>
</operation>

<operation id="2077" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1841 %p_Result_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_106, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_188"/></StgValue>
</operation>

<operation id="2078" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1842 %xor_ln942_70 = xor i1 %p_Result_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_70"/></StgValue>
</operation>

<operation id="2079" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1843 %carry_71 = and i1 %p_Result_187, i1 %xor_ln942_70

]]></Node>
<StgValue><ssdm name="carry_71"/></StgValue>
</operation>

<operation id="2080" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1844 %tmp_288 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_164, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="2081" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1845 %Range2_all_ones_35 = icmp_eq  i5 %tmp_288, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_35"/></StgValue>
</operation>

<operation id="2082" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1846 %tmp_289 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_164, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2083" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1847 %Range1_all_ones_70 = icmp_eq  i6 %tmp_289, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_70"/></StgValue>
</operation>

<operation id="2084" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1848 %Range1_all_zeros_35 = icmp_eq  i6 %tmp_289, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_35"/></StgValue>
</operation>

<operation id="2085" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1849 %deleted_zeros_35 = select i1 %carry_71, i1 %Range1_all_ones_70, i1 %Range1_all_zeros_35

]]></Node>
<StgValue><ssdm name="deleted_zeros_35"/></StgValue>
</operation>

<operation id="2086" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1850 %tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_164, i32 26

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2087" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1851 %xor_ln936_35 = xor i1 %tmp_322, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_35"/></StgValue>
</operation>

<operation id="2088" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1852 %and_ln936_35 = and i1 %Range2_all_ones_35, i1 %xor_ln936_35

]]></Node>
<StgValue><ssdm name="and_ln936_35"/></StgValue>
</operation>

<operation id="2089" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1853 %deleted_ones_70 = select i1 %carry_71, i1 %and_ln936_35, i1 %Range1_all_ones_70

]]></Node>
<StgValue><ssdm name="deleted_ones_70"/></StgValue>
</operation>

<operation id="2090" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1854 %and_ln937_35 = and i1 %carry_71, i1 %Range1_all_ones_70

]]></Node>
<StgValue><ssdm name="and_ln937_35"/></StgValue>
</operation>

<operation id="2091" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1855 %xor_ln941_106 = xor i1 %deleted_zeros_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_106"/></StgValue>
</operation>

<operation id="2092" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1856 %or_ln941_35 = or i1 %p_Result_188, i1 %xor_ln941_106

]]></Node>
<StgValue><ssdm name="or_ln941_35"/></StgValue>
</operation>

<operation id="2093" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1857 %xor_ln941_107 = xor i1 %p_Result_186, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_107"/></StgValue>
</operation>

<operation id="2094" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1858 %overflow_71 = and i1 %or_ln941_35, i1 %xor_ln941_107

]]></Node>
<StgValue><ssdm name="overflow_71"/></StgValue>
</operation>

<operation id="2095" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1859 %xor_ln942_71 = xor i1 %deleted_ones_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_71"/></StgValue>
</operation>

<operation id="2096" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1860 %or_ln942_35 = or i1 %xor_ln942_70, i1 %xor_ln942_71

]]></Node>
<StgValue><ssdm name="or_ln942_35"/></StgValue>
</operation>

<operation id="2097" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1861 %xor_ln942_163 = xor i1 %and_ln937_35, i1 %or_ln942_35

]]></Node>
<StgValue><ssdm name="xor_ln942_163"/></StgValue>
</operation>

<operation id="2098" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1862 %underflow_35 = and i1 %xor_ln942_163, i1 %p_Result_186

]]></Node>
<StgValue><ssdm name="underflow_35"/></StgValue>
</operation>

<operation id="2099" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1864 %or_ln392_35 = or i1 %overflow_71, i1 %underflow_35

]]></Node>
<StgValue><ssdm name="or_ln392_35"/></StgValue>
</operation>

<operation id="2100" st_id="24" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1891 %r_V_165 = mul i32 %sext_ln1319_36, i32 %sext_ln1317_36

]]></Node>
<StgValue><ssdm name="r_V_165"/></StgValue>
</operation>

<operation id="2101" st_id="24" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1941 %r_V_166 = mul i32 %sext_ln1319_37, i32 %sext_ln1317_37

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>

<operation id="2102" st_id="24" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1991 %r_V_167 = mul i32 %sext_ln1319_38, i32 %sext_ln1317_38

]]></Node>
<StgValue><ssdm name="r_V_167"/></StgValue>
</operation>

<operation id="2103" st_id="24" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2041 %r_V_168 = mul i32 %sext_ln1319_39, i32 %sext_ln1317_39

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="2104" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2097 %sext_ln1317_40 = sext i16 %di_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1317_40"/></StgValue>
</operation>

<operation id="2105" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2098 %sext_ln1319_40 = sext i16 %wi_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1319_40"/></StgValue>
</operation>

<operation id="2106" st_id="24" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2099 %r_V_169 = mul i32 %sext_ln1319_40, i32 %sext_ln1317_40

]]></Node>
<StgValue><ssdm name="r_V_169"/></StgValue>
</operation>

<operation id="2107" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2147 %sext_ln1317_41 = sext i16 %di_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1317_41"/></StgValue>
</operation>

<operation id="2108" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2148 %sext_ln1319_41 = sext i16 %wi_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1319_41"/></StgValue>
</operation>

<operation id="2109" st_id="24" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2149 %r_V_170 = mul i32 %sext_ln1319_41, i32 %sext_ln1317_41

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2110" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1813 %select_ln392_103 = select i1 %overflow_69, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_103"/></StgValue>
</operation>

<operation id="2111" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1815 %tp_V_104 = select i1 %or_ln392_34, i16 %select_ln392_103, i16 %tp_V_103

]]></Node>
<StgValue><ssdm name="tp_V_104"/></StgValue>
</operation>

<operation id="2112" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1817 %sext_ln859_68 = sext i16 %sum_V_68

]]></Node>
<StgValue><ssdm name="sext_ln859_68"/></StgValue>
</operation>

<operation id="2113" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1818 %sext_ln859_69 = sext i16 %tp_V_104

]]></Node>
<StgValue><ssdm name="sext_ln859_69"/></StgValue>
</operation>

<operation id="2114" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1819 %ret_V_34 = add i17 %sext_ln859_69, i17 %sext_ln859_68

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="2115" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1820 %p_Result_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_34, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_184"/></StgValue>
</operation>

<operation id="2116" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1821 %sum_V_69 = add i16 %tp_V_104, i16 %sum_V_68

]]></Node>
<StgValue><ssdm name="sum_V_69"/></StgValue>
</operation>

<operation id="2117" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1822 %p_Result_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_69, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_185"/></StgValue>
</operation>

<operation id="2118" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1823 %xor_ln941_105 = xor i1 %p_Result_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_105"/></StgValue>
</operation>

<operation id="2119" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1824 %overflow_70 = and i1 %p_Result_185, i1 %xor_ln941_105

]]></Node>
<StgValue><ssdm name="overflow_70"/></StgValue>
</operation>

<operation id="2120" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1825 %xor_ln348_35 = xor i1 %p_Result_184, i1 %p_Result_185

]]></Node>
<StgValue><ssdm name="xor_ln348_35"/></StgValue>
</operation>

<operation id="2121" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1826 %select_ln392_105 = select i1 %overflow_70, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_105"/></StgValue>
</operation>

<operation id="2122" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1827 %sum_V_70 = select i1 %xor_ln348_35, i16 %select_ln392_105, i16 %sum_V_69

]]></Node>
<StgValue><ssdm name="sum_V_70"/></StgValue>
</operation>

<operation id="2123" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1863 %select_ln392_106 = select i1 %overflow_71, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_106"/></StgValue>
</operation>

<operation id="2124" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1865 %tp_V_107 = select i1 %or_ln392_35, i16 %select_ln392_106, i16 %tp_V_106

]]></Node>
<StgValue><ssdm name="tp_V_107"/></StgValue>
</operation>

<operation id="2125" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1867 %sext_ln859_70 = sext i16 %sum_V_70

]]></Node>
<StgValue><ssdm name="sext_ln859_70"/></StgValue>
</operation>

<operation id="2126" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1868 %sext_ln859_71 = sext i16 %tp_V_107

]]></Node>
<StgValue><ssdm name="sext_ln859_71"/></StgValue>
</operation>

<operation id="2127" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1869 %ret_V_35 = add i17 %sext_ln859_71, i17 %sext_ln859_70

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="2128" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1870 %p_Result_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_35, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_189"/></StgValue>
</operation>

<operation id="2129" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1871 %sum_V_71 = add i16 %tp_V_107, i16 %sum_V_70

]]></Node>
<StgValue><ssdm name="sum_V_71"/></StgValue>
</operation>

<operation id="2130" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1872 %p_Result_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_71, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_190"/></StgValue>
</operation>

<operation id="2131" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1873 %xor_ln941_108 = xor i1 %p_Result_189, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_108"/></StgValue>
</operation>

<operation id="2132" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1874 %overflow_72 = and i1 %p_Result_190, i1 %xor_ln941_108

]]></Node>
<StgValue><ssdm name="overflow_72"/></StgValue>
</operation>

<operation id="2133" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1875 %xor_ln348_36 = xor i1 %p_Result_189, i1 %p_Result_190

]]></Node>
<StgValue><ssdm name="xor_ln348_36"/></StgValue>
</operation>

<operation id="2134" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1876 %select_ln392_108 = select i1 %overflow_72, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_108"/></StgValue>
</operation>

<operation id="2135" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1877 %sum_V_72 = select i1 %xor_ln348_36, i16 %select_ln392_108, i16 %sum_V_71

]]></Node>
<StgValue><ssdm name="sum_V_72"/></StgValue>
</operation>

<operation id="2136" st_id="25" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1891 %r_V_165 = mul i32 %sext_ln1319_36, i32 %sext_ln1317_36

]]></Node>
<StgValue><ssdm name="r_V_165"/></StgValue>
</operation>

<operation id="2137" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1892 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_165, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2138" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1893 %p_Result_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_165, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_191"/></StgValue>
</operation>

<operation id="2139" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1894 %tp_V_108 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_165, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_108"/></StgValue>
</operation>

<operation id="2140" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1895 %p_Result_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_165, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_192"/></StgValue>
</operation>

<operation id="2141" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1896 %tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_165, i32 9

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="2142" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1897 %zext_ln423_36 = zext i1 %tmp_327

]]></Node>
<StgValue><ssdm name="zext_ln423_36"/></StgValue>
</operation>

<operation id="2143" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1898 %tp_V_109 = add i16 %zext_ln423_36, i16 %tp_V_108

]]></Node>
<StgValue><ssdm name="tp_V_109"/></StgValue>
</operation>

<operation id="2144" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1899 %p_Result_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_109, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_193"/></StgValue>
</operation>

<operation id="2145" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1900 %xor_ln942_72 = xor i1 %p_Result_193, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_72"/></StgValue>
</operation>

<operation id="2146" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1901 %carry_73 = and i1 %p_Result_192, i1 %xor_ln942_72

]]></Node>
<StgValue><ssdm name="carry_73"/></StgValue>
</operation>

<operation id="2147" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1902 %tmp_290 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_165, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="2148" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1903 %Range2_all_ones_36 = icmp_eq  i5 %tmp_290, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_36"/></StgValue>
</operation>

<operation id="2149" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1904 %tmp_291 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_165, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="2150" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1905 %Range1_all_ones_72 = icmp_eq  i6 %tmp_291, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_72"/></StgValue>
</operation>

<operation id="2151" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1906 %Range1_all_zeros_36 = icmp_eq  i6 %tmp_291, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_36"/></StgValue>
</operation>

<operation id="2152" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1907 %deleted_zeros_36 = select i1 %carry_73, i1 %Range1_all_ones_72, i1 %Range1_all_zeros_36

]]></Node>
<StgValue><ssdm name="deleted_zeros_36"/></StgValue>
</operation>

<operation id="2153" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1908 %tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_165, i32 26

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="2154" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1909 %xor_ln936_36 = xor i1 %tmp_329, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_36"/></StgValue>
</operation>

<operation id="2155" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1910 %and_ln936_36 = and i1 %Range2_all_ones_36, i1 %xor_ln936_36

]]></Node>
<StgValue><ssdm name="and_ln936_36"/></StgValue>
</operation>

<operation id="2156" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1911 %deleted_ones_72 = select i1 %carry_73, i1 %and_ln936_36, i1 %Range1_all_ones_72

]]></Node>
<StgValue><ssdm name="deleted_ones_72"/></StgValue>
</operation>

<operation id="2157" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1912 %and_ln937_36 = and i1 %carry_73, i1 %Range1_all_ones_72

]]></Node>
<StgValue><ssdm name="and_ln937_36"/></StgValue>
</operation>

<operation id="2158" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1913 %xor_ln941_109 = xor i1 %deleted_zeros_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_109"/></StgValue>
</operation>

<operation id="2159" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1914 %or_ln941_36 = or i1 %p_Result_193, i1 %xor_ln941_109

]]></Node>
<StgValue><ssdm name="or_ln941_36"/></StgValue>
</operation>

<operation id="2160" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1915 %xor_ln941_110 = xor i1 %p_Result_191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_110"/></StgValue>
</operation>

<operation id="2161" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1916 %overflow_73 = and i1 %or_ln941_36, i1 %xor_ln941_110

]]></Node>
<StgValue><ssdm name="overflow_73"/></StgValue>
</operation>

<operation id="2162" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1917 %xor_ln942_73 = xor i1 %deleted_ones_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_73"/></StgValue>
</operation>

<operation id="2163" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1918 %or_ln942_36 = or i1 %xor_ln942_72, i1 %xor_ln942_73

]]></Node>
<StgValue><ssdm name="or_ln942_36"/></StgValue>
</operation>

<operation id="2164" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1919 %xor_ln942_164 = xor i1 %and_ln937_36, i1 %or_ln942_36

]]></Node>
<StgValue><ssdm name="xor_ln942_164"/></StgValue>
</operation>

<operation id="2165" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1920 %underflow_36 = and i1 %xor_ln942_164, i1 %p_Result_191

]]></Node>
<StgValue><ssdm name="underflow_36"/></StgValue>
</operation>

<operation id="2166" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1922 %or_ln392_36 = or i1 %overflow_73, i1 %underflow_36

]]></Node>
<StgValue><ssdm name="or_ln392_36"/></StgValue>
</operation>

<operation id="2167" st_id="25" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1941 %r_V_166 = mul i32 %sext_ln1319_37, i32 %sext_ln1317_37

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>

<operation id="2168" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1942 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_166, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1943 %p_Result_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_166, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_196"/></StgValue>
</operation>

<operation id="2170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1944 %tp_V_111 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_166, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_111"/></StgValue>
</operation>

<operation id="2171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1945 %p_Result_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_166, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_197"/></StgValue>
</operation>

<operation id="2172" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1946 %tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_166, i32 9

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="2173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1947 %zext_ln423_37 = zext i1 %tmp_334

]]></Node>
<StgValue><ssdm name="zext_ln423_37"/></StgValue>
</operation>

<operation id="2174" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1948 %tp_V_112 = add i16 %zext_ln423_37, i16 %tp_V_111

]]></Node>
<StgValue><ssdm name="tp_V_112"/></StgValue>
</operation>

<operation id="2175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1949 %p_Result_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_112, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_198"/></StgValue>
</operation>

<operation id="2176" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1950 %xor_ln942_74 = xor i1 %p_Result_198, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_74"/></StgValue>
</operation>

<operation id="2177" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1951 %carry_75 = and i1 %p_Result_197, i1 %xor_ln942_74

]]></Node>
<StgValue><ssdm name="carry_75"/></StgValue>
</operation>

<operation id="2178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1952 %tmp_293 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_166, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="2179" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1953 %Range2_all_ones_37 = icmp_eq  i5 %tmp_293, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_37"/></StgValue>
</operation>

<operation id="2180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1954 %tmp_295 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_166, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="2181" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1955 %Range1_all_ones_74 = icmp_eq  i6 %tmp_295, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_74"/></StgValue>
</operation>

<operation id="2182" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1956 %Range1_all_zeros_37 = icmp_eq  i6 %tmp_295, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_37"/></StgValue>
</operation>

<operation id="2183" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1957 %deleted_zeros_37 = select i1 %carry_75, i1 %Range1_all_ones_74, i1 %Range1_all_zeros_37

]]></Node>
<StgValue><ssdm name="deleted_zeros_37"/></StgValue>
</operation>

<operation id="2184" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1958 %tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_166, i32 26

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="2185" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1959 %xor_ln936_37 = xor i1 %tmp_336, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_37"/></StgValue>
</operation>

<operation id="2186" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1960 %and_ln936_37 = and i1 %Range2_all_ones_37, i1 %xor_ln936_37

]]></Node>
<StgValue><ssdm name="and_ln936_37"/></StgValue>
</operation>

<operation id="2187" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1961 %deleted_ones_74 = select i1 %carry_75, i1 %and_ln936_37, i1 %Range1_all_ones_74

]]></Node>
<StgValue><ssdm name="deleted_ones_74"/></StgValue>
</operation>

<operation id="2188" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1962 %and_ln937_37 = and i1 %carry_75, i1 %Range1_all_ones_74

]]></Node>
<StgValue><ssdm name="and_ln937_37"/></StgValue>
</operation>

<operation id="2189" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1963 %xor_ln941_112 = xor i1 %deleted_zeros_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_112"/></StgValue>
</operation>

<operation id="2190" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1964 %or_ln941_37 = or i1 %p_Result_198, i1 %xor_ln941_112

]]></Node>
<StgValue><ssdm name="or_ln941_37"/></StgValue>
</operation>

<operation id="2191" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1965 %xor_ln941_113 = xor i1 %p_Result_196, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_113"/></StgValue>
</operation>

<operation id="2192" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1966 %overflow_75 = and i1 %or_ln941_37, i1 %xor_ln941_113

]]></Node>
<StgValue><ssdm name="overflow_75"/></StgValue>
</operation>

<operation id="2193" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1967 %xor_ln942_75 = xor i1 %deleted_ones_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_75"/></StgValue>
</operation>

<operation id="2194" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1968 %or_ln942_37 = or i1 %xor_ln942_74, i1 %xor_ln942_75

]]></Node>
<StgValue><ssdm name="or_ln942_37"/></StgValue>
</operation>

<operation id="2195" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1969 %xor_ln942_165 = xor i1 %and_ln937_37, i1 %or_ln942_37

]]></Node>
<StgValue><ssdm name="xor_ln942_165"/></StgValue>
</operation>

<operation id="2196" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1970 %underflow_37 = and i1 %xor_ln942_165, i1 %p_Result_196

]]></Node>
<StgValue><ssdm name="underflow_37"/></StgValue>
</operation>

<operation id="2197" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1972 %or_ln392_37 = or i1 %overflow_75, i1 %underflow_37

]]></Node>
<StgValue><ssdm name="or_ln392_37"/></StgValue>
</operation>

<operation id="2198" st_id="25" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1991 %r_V_167 = mul i32 %sext_ln1319_38, i32 %sext_ln1317_38

]]></Node>
<StgValue><ssdm name="r_V_167"/></StgValue>
</operation>

<operation id="2199" st_id="25" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2041 %r_V_168 = mul i32 %sext_ln1319_39, i32 %sext_ln1317_39

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="2200" st_id="25" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2099 %r_V_169 = mul i32 %sext_ln1319_40, i32 %sext_ln1317_40

]]></Node>
<StgValue><ssdm name="r_V_169"/></StgValue>
</operation>

<operation id="2201" st_id="25" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2149 %r_V_170 = mul i32 %sext_ln1319_41, i32 %sext_ln1317_41

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>

<operation id="2202" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2197 %sext_ln1317_42 = sext i16 %di_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1317_42"/></StgValue>
</operation>

<operation id="2203" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2198 %sext_ln1319_42 = sext i16 %wi_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1319_42"/></StgValue>
</operation>

<operation id="2204" st_id="25" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2199 %r_V_171 = mul i32 %sext_ln1319_42, i32 %sext_ln1317_42

]]></Node>
<StgValue><ssdm name="r_V_171"/></StgValue>
</operation>

<operation id="2205" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2247 %sext_ln1317_43 = sext i16 %di_V_43

]]></Node>
<StgValue><ssdm name="sext_ln1317_43"/></StgValue>
</operation>

<operation id="2206" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2248 %sext_ln1319_43 = sext i16 %wi_V_43

]]></Node>
<StgValue><ssdm name="sext_ln1319_43"/></StgValue>
</operation>

<operation id="2207" st_id="25" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2249 %r_V_172 = mul i32 %sext_ln1319_43, i32 %sext_ln1317_43

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="2208" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1921 %select_ln392_109 = select i1 %overflow_73, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_109"/></StgValue>
</operation>

<operation id="2209" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1923 %tp_V_110 = select i1 %or_ln392_36, i16 %select_ln392_109, i16 %tp_V_109

]]></Node>
<StgValue><ssdm name="tp_V_110"/></StgValue>
</operation>

<operation id="2210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1925 %sext_ln859_72 = sext i16 %sum_V_72

]]></Node>
<StgValue><ssdm name="sext_ln859_72"/></StgValue>
</operation>

<operation id="2211" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1926 %sext_ln859_73 = sext i16 %tp_V_110

]]></Node>
<StgValue><ssdm name="sext_ln859_73"/></StgValue>
</operation>

<operation id="2212" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1927 %ret_V_36 = add i17 %sext_ln859_73, i17 %sext_ln859_72

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="2213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1928 %p_Result_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_36, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_194"/></StgValue>
</operation>

<operation id="2214" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1929 %sum_V_73 = add i16 %tp_V_110, i16 %sum_V_72

]]></Node>
<StgValue><ssdm name="sum_V_73"/></StgValue>
</operation>

<operation id="2215" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1930 %p_Result_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_73, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_195"/></StgValue>
</operation>

<operation id="2216" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1931 %xor_ln941_111 = xor i1 %p_Result_194, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_111"/></StgValue>
</operation>

<operation id="2217" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1932 %overflow_74 = and i1 %p_Result_195, i1 %xor_ln941_111

]]></Node>
<StgValue><ssdm name="overflow_74"/></StgValue>
</operation>

<operation id="2218" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1933 %xor_ln348_37 = xor i1 %p_Result_194, i1 %p_Result_195

]]></Node>
<StgValue><ssdm name="xor_ln348_37"/></StgValue>
</operation>

<operation id="2219" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1934 %select_ln392_111 = select i1 %overflow_74, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_111"/></StgValue>
</operation>

<operation id="2220" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1935 %sum_V_74 = select i1 %xor_ln348_37, i16 %select_ln392_111, i16 %sum_V_73

]]></Node>
<StgValue><ssdm name="sum_V_74"/></StgValue>
</operation>

<operation id="2221" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1971 %select_ln392_112 = select i1 %overflow_75, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_112"/></StgValue>
</operation>

<operation id="2222" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1973 %tp_V_113 = select i1 %or_ln392_37, i16 %select_ln392_112, i16 %tp_V_112

]]></Node>
<StgValue><ssdm name="tp_V_113"/></StgValue>
</operation>

<operation id="2223" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1975 %sext_ln859_74 = sext i16 %sum_V_74

]]></Node>
<StgValue><ssdm name="sext_ln859_74"/></StgValue>
</operation>

<operation id="2224" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1976 %sext_ln859_75 = sext i16 %tp_V_113

]]></Node>
<StgValue><ssdm name="sext_ln859_75"/></StgValue>
</operation>

<operation id="2225" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1977 %ret_V_37 = add i17 %sext_ln859_75, i17 %sext_ln859_74

]]></Node>
<StgValue><ssdm name="ret_V_37"/></StgValue>
</operation>

<operation id="2226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1978 %p_Result_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_37, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_199"/></StgValue>
</operation>

<operation id="2227" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1979 %sum_V_75 = add i16 %tp_V_113, i16 %sum_V_74

]]></Node>
<StgValue><ssdm name="sum_V_75"/></StgValue>
</operation>

<operation id="2228" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1980 %p_Result_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_75, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_200"/></StgValue>
</operation>

<operation id="2229" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1981 %xor_ln941_114 = xor i1 %p_Result_199, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_114"/></StgValue>
</operation>

<operation id="2230" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1982 %overflow_76 = and i1 %p_Result_200, i1 %xor_ln941_114

]]></Node>
<StgValue><ssdm name="overflow_76"/></StgValue>
</operation>

<operation id="2231" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1983 %xor_ln348_38 = xor i1 %p_Result_199, i1 %p_Result_200

]]></Node>
<StgValue><ssdm name="xor_ln348_38"/></StgValue>
</operation>

<operation id="2232" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1984 %select_ln392_114 = select i1 %overflow_76, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_114"/></StgValue>
</operation>

<operation id="2233" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1985 %sum_V_76 = select i1 %xor_ln348_38, i16 %select_ln392_114, i16 %sum_V_75

]]></Node>
<StgValue><ssdm name="sum_V_76"/></StgValue>
</operation>

<operation id="2234" st_id="26" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1991 %r_V_167 = mul i32 %sext_ln1319_38, i32 %sext_ln1317_38

]]></Node>
<StgValue><ssdm name="r_V_167"/></StgValue>
</operation>

<operation id="2235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1992 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_167, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2236" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1993 %p_Result_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_167, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_201"/></StgValue>
</operation>

<operation id="2237" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1994 %tp_V_114 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_167, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_114"/></StgValue>
</operation>

<operation id="2238" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1995 %p_Result_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_167, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_202"/></StgValue>
</operation>

<operation id="2239" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1996 %tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_167, i32 9

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="2240" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1997 %zext_ln423_38 = zext i1 %tmp_341

]]></Node>
<StgValue><ssdm name="zext_ln423_38"/></StgValue>
</operation>

<operation id="2241" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1998 %tp_V_115 = add i16 %zext_ln423_38, i16 %tp_V_114

]]></Node>
<StgValue><ssdm name="tp_V_115"/></StgValue>
</operation>

<operation id="2242" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1999 %p_Result_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_115, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_203"/></StgValue>
</operation>

<operation id="2243" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2000 %xor_ln942_76 = xor i1 %p_Result_203, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_76"/></StgValue>
</operation>

<operation id="2244" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2001 %carry_77 = and i1 %p_Result_202, i1 %xor_ln942_76

]]></Node>
<StgValue><ssdm name="carry_77"/></StgValue>
</operation>

<operation id="2245" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2002 %tmp_296 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_167, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="2246" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2003 %Range2_all_ones_38 = icmp_eq  i5 %tmp_296, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_38"/></StgValue>
</operation>

<operation id="2247" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2004 %tmp_297 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_167, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="2248" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2005 %Range1_all_ones_76 = icmp_eq  i6 %tmp_297, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_76"/></StgValue>
</operation>

<operation id="2249" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2006 %Range1_all_zeros_38 = icmp_eq  i6 %tmp_297, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_38"/></StgValue>
</operation>

<operation id="2250" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2007 %deleted_zeros_38 = select i1 %carry_77, i1 %Range1_all_ones_76, i1 %Range1_all_zeros_38

]]></Node>
<StgValue><ssdm name="deleted_zeros_38"/></StgValue>
</operation>

<operation id="2251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2008 %tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_167, i32 26

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="2252" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2009 %xor_ln936_38 = xor i1 %tmp_343, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_38"/></StgValue>
</operation>

<operation id="2253" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2010 %and_ln936_38 = and i1 %Range2_all_ones_38, i1 %xor_ln936_38

]]></Node>
<StgValue><ssdm name="and_ln936_38"/></StgValue>
</operation>

<operation id="2254" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2011 %deleted_ones_76 = select i1 %carry_77, i1 %and_ln936_38, i1 %Range1_all_ones_76

]]></Node>
<StgValue><ssdm name="deleted_ones_76"/></StgValue>
</operation>

<operation id="2255" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2012 %and_ln937_38 = and i1 %carry_77, i1 %Range1_all_ones_76

]]></Node>
<StgValue><ssdm name="and_ln937_38"/></StgValue>
</operation>

<operation id="2256" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2013 %xor_ln941_115 = xor i1 %deleted_zeros_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_115"/></StgValue>
</operation>

<operation id="2257" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2014 %or_ln941_38 = or i1 %p_Result_203, i1 %xor_ln941_115

]]></Node>
<StgValue><ssdm name="or_ln941_38"/></StgValue>
</operation>

<operation id="2258" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2015 %xor_ln941_116 = xor i1 %p_Result_201, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_116"/></StgValue>
</operation>

<operation id="2259" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2016 %overflow_77 = and i1 %or_ln941_38, i1 %xor_ln941_116

]]></Node>
<StgValue><ssdm name="overflow_77"/></StgValue>
</operation>

<operation id="2260" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2017 %xor_ln942_77 = xor i1 %deleted_ones_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_77"/></StgValue>
</operation>

<operation id="2261" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2018 %or_ln942_38 = or i1 %xor_ln942_76, i1 %xor_ln942_77

]]></Node>
<StgValue><ssdm name="or_ln942_38"/></StgValue>
</operation>

<operation id="2262" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2019 %xor_ln942_166 = xor i1 %and_ln937_38, i1 %or_ln942_38

]]></Node>
<StgValue><ssdm name="xor_ln942_166"/></StgValue>
</operation>

<operation id="2263" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2020 %underflow_38 = and i1 %xor_ln942_166, i1 %p_Result_201

]]></Node>
<StgValue><ssdm name="underflow_38"/></StgValue>
</operation>

<operation id="2264" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2022 %or_ln392_38 = or i1 %overflow_77, i1 %underflow_38

]]></Node>
<StgValue><ssdm name="or_ln392_38"/></StgValue>
</operation>

<operation id="2265" st_id="26" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2041 %r_V_168 = mul i32 %sext_ln1319_39, i32 %sext_ln1317_39

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="2266" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2042 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_168, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2267" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2043 %p_Result_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_168, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_206"/></StgValue>
</operation>

<operation id="2268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2044 %tp_V_117 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_168, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_117"/></StgValue>
</operation>

<operation id="2269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2045 %p_Result_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_168, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_207"/></StgValue>
</operation>

<operation id="2270" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2046 %tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_168, i32 9

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="2271" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2047 %zext_ln423_39 = zext i1 %tmp_348

]]></Node>
<StgValue><ssdm name="zext_ln423_39"/></StgValue>
</operation>

<operation id="2272" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2048 %tp_V_118 = add i16 %zext_ln423_39, i16 %tp_V_117

]]></Node>
<StgValue><ssdm name="tp_V_118"/></StgValue>
</operation>

<operation id="2273" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2049 %p_Result_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_118, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_208"/></StgValue>
</operation>

<operation id="2274" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2050 %xor_ln942_78 = xor i1 %p_Result_208, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_78"/></StgValue>
</operation>

<operation id="2275" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2051 %carry_79 = and i1 %p_Result_207, i1 %xor_ln942_78

]]></Node>
<StgValue><ssdm name="carry_79"/></StgValue>
</operation>

<operation id="2276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2052 %tmp_298 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_168, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="2277" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2053 %Range2_all_ones_39 = icmp_eq  i5 %tmp_298, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_39"/></StgValue>
</operation>

<operation id="2278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2054 %tmp_300 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_168, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="2279" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2055 %Range1_all_ones_78 = icmp_eq  i6 %tmp_300, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_78"/></StgValue>
</operation>

<operation id="2280" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2056 %Range1_all_zeros_39 = icmp_eq  i6 %tmp_300, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_39"/></StgValue>
</operation>

<operation id="2281" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2057 %deleted_zeros_39 = select i1 %carry_79, i1 %Range1_all_ones_78, i1 %Range1_all_zeros_39

]]></Node>
<StgValue><ssdm name="deleted_zeros_39"/></StgValue>
</operation>

<operation id="2282" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2058 %tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_168, i32 26

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2283" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2059 %xor_ln936_39 = xor i1 %tmp_350, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_39"/></StgValue>
</operation>

<operation id="2284" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2060 %and_ln936_39 = and i1 %Range2_all_ones_39, i1 %xor_ln936_39

]]></Node>
<StgValue><ssdm name="and_ln936_39"/></StgValue>
</operation>

<operation id="2285" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2061 %deleted_ones_78 = select i1 %carry_79, i1 %and_ln936_39, i1 %Range1_all_ones_78

]]></Node>
<StgValue><ssdm name="deleted_ones_78"/></StgValue>
</operation>

<operation id="2286" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2062 %and_ln937_39 = and i1 %carry_79, i1 %Range1_all_ones_78

]]></Node>
<StgValue><ssdm name="and_ln937_39"/></StgValue>
</operation>

<operation id="2287" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2063 %xor_ln941_118 = xor i1 %deleted_zeros_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_118"/></StgValue>
</operation>

<operation id="2288" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2064 %or_ln941_39 = or i1 %p_Result_208, i1 %xor_ln941_118

]]></Node>
<StgValue><ssdm name="or_ln941_39"/></StgValue>
</operation>

<operation id="2289" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2065 %xor_ln941_119 = xor i1 %p_Result_206, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_119"/></StgValue>
</operation>

<operation id="2290" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2066 %overflow_79 = and i1 %or_ln941_39, i1 %xor_ln941_119

]]></Node>
<StgValue><ssdm name="overflow_79"/></StgValue>
</operation>

<operation id="2291" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2067 %xor_ln942_79 = xor i1 %deleted_ones_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_79"/></StgValue>
</operation>

<operation id="2292" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2068 %or_ln942_39 = or i1 %xor_ln942_78, i1 %xor_ln942_79

]]></Node>
<StgValue><ssdm name="or_ln942_39"/></StgValue>
</operation>

<operation id="2293" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2069 %xor_ln942_167 = xor i1 %and_ln937_39, i1 %or_ln942_39

]]></Node>
<StgValue><ssdm name="xor_ln942_167"/></StgValue>
</operation>

<operation id="2294" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2070 %underflow_39 = and i1 %xor_ln942_167, i1 %p_Result_206

]]></Node>
<StgValue><ssdm name="underflow_39"/></StgValue>
</operation>

<operation id="2295" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2072 %or_ln392_39 = or i1 %overflow_79, i1 %underflow_39

]]></Node>
<StgValue><ssdm name="or_ln392_39"/></StgValue>
</operation>

<operation id="2296" st_id="26" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2099 %r_V_169 = mul i32 %sext_ln1319_40, i32 %sext_ln1317_40

]]></Node>
<StgValue><ssdm name="r_V_169"/></StgValue>
</operation>

<operation id="2297" st_id="26" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2149 %r_V_170 = mul i32 %sext_ln1319_41, i32 %sext_ln1317_41

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>

<operation id="2298" st_id="26" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2199 %r_V_171 = mul i32 %sext_ln1319_42, i32 %sext_ln1317_42

]]></Node>
<StgValue><ssdm name="r_V_171"/></StgValue>
</operation>

<operation id="2299" st_id="26" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2249 %r_V_172 = mul i32 %sext_ln1319_43, i32 %sext_ln1317_43

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>

<operation id="2300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2305 %sext_ln1317_44 = sext i16 %di_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1317_44"/></StgValue>
</operation>

<operation id="2301" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2306 %sext_ln1319_44 = sext i16 %wi_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1319_44"/></StgValue>
</operation>

<operation id="2302" st_id="26" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2307 %r_V_173 = mul i32 %sext_ln1319_44, i32 %sext_ln1317_44

]]></Node>
<StgValue><ssdm name="r_V_173"/></StgValue>
</operation>

<operation id="2303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2355 %sext_ln1317_45 = sext i16 %di_V_45

]]></Node>
<StgValue><ssdm name="sext_ln1317_45"/></StgValue>
</operation>

<operation id="2304" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2356 %sext_ln1319_45 = sext i16 %wi_V_45

]]></Node>
<StgValue><ssdm name="sext_ln1319_45"/></StgValue>
</operation>

<operation id="2305" st_id="26" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2357 %r_V_174 = mul i32 %sext_ln1319_45, i32 %sext_ln1317_45

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="2306" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2021 %select_ln392_115 = select i1 %overflow_77, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_115"/></StgValue>
</operation>

<operation id="2307" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2023 %tp_V_116 = select i1 %or_ln392_38, i16 %select_ln392_115, i16 %tp_V_115

]]></Node>
<StgValue><ssdm name="tp_V_116"/></StgValue>
</operation>

<operation id="2308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2025 %sext_ln859_76 = sext i16 %sum_V_76

]]></Node>
<StgValue><ssdm name="sext_ln859_76"/></StgValue>
</operation>

<operation id="2309" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2026 %sext_ln859_77 = sext i16 %tp_V_116

]]></Node>
<StgValue><ssdm name="sext_ln859_77"/></StgValue>
</operation>

<operation id="2310" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2027 %ret_V_38 = add i17 %sext_ln859_77, i17 %sext_ln859_76

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="2311" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2028 %p_Result_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_38, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_204"/></StgValue>
</operation>

<operation id="2312" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2029 %sum_V_77 = add i16 %tp_V_116, i16 %sum_V_76

]]></Node>
<StgValue><ssdm name="sum_V_77"/></StgValue>
</operation>

<operation id="2313" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2030 %p_Result_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_77, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_205"/></StgValue>
</operation>

<operation id="2314" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2031 %xor_ln941_117 = xor i1 %p_Result_204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_117"/></StgValue>
</operation>

<operation id="2315" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2032 %overflow_78 = and i1 %p_Result_205, i1 %xor_ln941_117

]]></Node>
<StgValue><ssdm name="overflow_78"/></StgValue>
</operation>

<operation id="2316" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2033 %xor_ln348_39 = xor i1 %p_Result_204, i1 %p_Result_205

]]></Node>
<StgValue><ssdm name="xor_ln348_39"/></StgValue>
</operation>

<operation id="2317" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2034 %select_ln392_117 = select i1 %overflow_78, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_117"/></StgValue>
</operation>

<operation id="2318" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2035 %sum_V_78 = select i1 %xor_ln348_39, i16 %select_ln392_117, i16 %sum_V_77

]]></Node>
<StgValue><ssdm name="sum_V_78"/></StgValue>
</operation>

<operation id="2319" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2071 %select_ln392_118 = select i1 %overflow_79, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_118"/></StgValue>
</operation>

<operation id="2320" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2073 %tp_V_119 = select i1 %or_ln392_39, i16 %select_ln392_118, i16 %tp_V_118

]]></Node>
<StgValue><ssdm name="tp_V_119"/></StgValue>
</operation>

<operation id="2321" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2075 %sext_ln859_78 = sext i16 %sum_V_78

]]></Node>
<StgValue><ssdm name="sext_ln859_78"/></StgValue>
</operation>

<operation id="2322" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2076 %sext_ln859_79 = sext i16 %tp_V_119

]]></Node>
<StgValue><ssdm name="sext_ln859_79"/></StgValue>
</operation>

<operation id="2323" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2077 %ret_V_39 = add i17 %sext_ln859_79, i17 %sext_ln859_78

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="2324" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2078 %p_Result_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_39, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_209"/></StgValue>
</operation>

<operation id="2325" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2079 %sum_V_79 = add i16 %tp_V_119, i16 %sum_V_78

]]></Node>
<StgValue><ssdm name="sum_V_79"/></StgValue>
</operation>

<operation id="2326" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2080 %p_Result_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_79, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_210"/></StgValue>
</operation>

<operation id="2327" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2081 %xor_ln941_120 = xor i1 %p_Result_209, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_120"/></StgValue>
</operation>

<operation id="2328" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2082 %overflow_80 = and i1 %p_Result_210, i1 %xor_ln941_120

]]></Node>
<StgValue><ssdm name="overflow_80"/></StgValue>
</operation>

<operation id="2329" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2083 %xor_ln348_40 = xor i1 %p_Result_209, i1 %p_Result_210

]]></Node>
<StgValue><ssdm name="xor_ln348_40"/></StgValue>
</operation>

<operation id="2330" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2084 %select_ln392_120 = select i1 %overflow_80, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_120"/></StgValue>
</operation>

<operation id="2331" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2085 %sum_V_80 = select i1 %xor_ln348_40, i16 %select_ln392_120, i16 %sum_V_79

]]></Node>
<StgValue><ssdm name="sum_V_80"/></StgValue>
</operation>

<operation id="2332" st_id="27" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2099 %r_V_169 = mul i32 %sext_ln1319_40, i32 %sext_ln1317_40

]]></Node>
<StgValue><ssdm name="r_V_169"/></StgValue>
</operation>

<operation id="2333" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2100 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_169, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2334" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2101 %p_Result_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_169, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_211"/></StgValue>
</operation>

<operation id="2335" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2102 %tp_V_120 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_169, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_120"/></StgValue>
</operation>

<operation id="2336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2103 %p_Result_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_169, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_212"/></StgValue>
</operation>

<operation id="2337" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2104 %tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_169, i32 9

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2338" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2105 %zext_ln423_40 = zext i1 %tmp_355

]]></Node>
<StgValue><ssdm name="zext_ln423_40"/></StgValue>
</operation>

<operation id="2339" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2106 %tp_V_121 = add i16 %zext_ln423_40, i16 %tp_V_120

]]></Node>
<StgValue><ssdm name="tp_V_121"/></StgValue>
</operation>

<operation id="2340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2107 %p_Result_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_121, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_213"/></StgValue>
</operation>

<operation id="2341" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2108 %xor_ln942_80 = xor i1 %p_Result_213, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_80"/></StgValue>
</operation>

<operation id="2342" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2109 %carry_81 = and i1 %p_Result_212, i1 %xor_ln942_80

]]></Node>
<StgValue><ssdm name="carry_81"/></StgValue>
</operation>

<operation id="2343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2110 %tmp_302 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_169, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="2344" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2111 %Range2_all_ones_40 = icmp_eq  i5 %tmp_302, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_40"/></StgValue>
</operation>

<operation id="2345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2112 %tmp_303 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_169, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="2346" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2113 %Range1_all_ones_80 = icmp_eq  i6 %tmp_303, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_80"/></StgValue>
</operation>

<operation id="2347" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2114 %Range1_all_zeros_40 = icmp_eq  i6 %tmp_303, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_40"/></StgValue>
</operation>

<operation id="2348" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2115 %deleted_zeros_40 = select i1 %carry_81, i1 %Range1_all_ones_80, i1 %Range1_all_zeros_40

]]></Node>
<StgValue><ssdm name="deleted_zeros_40"/></StgValue>
</operation>

<operation id="2349" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2116 %tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_169, i32 26

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="2350" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2117 %xor_ln936_40 = xor i1 %tmp_357, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_40"/></StgValue>
</operation>

<operation id="2351" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2118 %and_ln936_40 = and i1 %Range2_all_ones_40, i1 %xor_ln936_40

]]></Node>
<StgValue><ssdm name="and_ln936_40"/></StgValue>
</operation>

<operation id="2352" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2119 %deleted_ones_80 = select i1 %carry_81, i1 %and_ln936_40, i1 %Range1_all_ones_80

]]></Node>
<StgValue><ssdm name="deleted_ones_80"/></StgValue>
</operation>

<operation id="2353" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2120 %and_ln937_40 = and i1 %carry_81, i1 %Range1_all_ones_80

]]></Node>
<StgValue><ssdm name="and_ln937_40"/></StgValue>
</operation>

<operation id="2354" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2121 %xor_ln941_121 = xor i1 %deleted_zeros_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_121"/></StgValue>
</operation>

<operation id="2355" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2122 %or_ln941_40 = or i1 %p_Result_213, i1 %xor_ln941_121

]]></Node>
<StgValue><ssdm name="or_ln941_40"/></StgValue>
</operation>

<operation id="2356" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2123 %xor_ln941_122 = xor i1 %p_Result_211, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_122"/></StgValue>
</operation>

<operation id="2357" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2124 %overflow_81 = and i1 %or_ln941_40, i1 %xor_ln941_122

]]></Node>
<StgValue><ssdm name="overflow_81"/></StgValue>
</operation>

<operation id="2358" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2125 %xor_ln942_81 = xor i1 %deleted_ones_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_81"/></StgValue>
</operation>

<operation id="2359" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2126 %or_ln942_40 = or i1 %xor_ln942_80, i1 %xor_ln942_81

]]></Node>
<StgValue><ssdm name="or_ln942_40"/></StgValue>
</operation>

<operation id="2360" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2127 %xor_ln942_168 = xor i1 %and_ln937_40, i1 %or_ln942_40

]]></Node>
<StgValue><ssdm name="xor_ln942_168"/></StgValue>
</operation>

<operation id="2361" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2128 %underflow_40 = and i1 %xor_ln942_168, i1 %p_Result_211

]]></Node>
<StgValue><ssdm name="underflow_40"/></StgValue>
</operation>

<operation id="2362" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2130 %or_ln392_40 = or i1 %overflow_81, i1 %underflow_40

]]></Node>
<StgValue><ssdm name="or_ln392_40"/></StgValue>
</operation>

<operation id="2363" st_id="27" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2149 %r_V_170 = mul i32 %sext_ln1319_41, i32 %sext_ln1317_41

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>

<operation id="2364" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2150 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_170, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2365" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2151 %p_Result_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_170, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_216"/></StgValue>
</operation>

<operation id="2366" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2152 %tp_V_123 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_170, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_123"/></StgValue>
</operation>

<operation id="2367" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2153 %p_Result_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_170, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_217"/></StgValue>
</operation>

<operation id="2368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2154 %tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_170, i32 9

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="2369" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2155 %zext_ln423_41 = zext i1 %tmp_362

]]></Node>
<StgValue><ssdm name="zext_ln423_41"/></StgValue>
</operation>

<operation id="2370" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2156 %tp_V_124 = add i16 %zext_ln423_41, i16 %tp_V_123

]]></Node>
<StgValue><ssdm name="tp_V_124"/></StgValue>
</operation>

<operation id="2371" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2157 %p_Result_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_124, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_218"/></StgValue>
</operation>

<operation id="2372" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2158 %xor_ln942_82 = xor i1 %p_Result_218, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_82"/></StgValue>
</operation>

<operation id="2373" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2159 %carry_83 = and i1 %p_Result_217, i1 %xor_ln942_82

]]></Node>
<StgValue><ssdm name="carry_83"/></StgValue>
</operation>

<operation id="2374" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2160 %tmp_304 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_170, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="2375" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2161 %Range2_all_ones_41 = icmp_eq  i5 %tmp_304, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_41"/></StgValue>
</operation>

<operation id="2376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2162 %tmp_305 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_170, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2377" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2163 %Range1_all_ones_82 = icmp_eq  i6 %tmp_305, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_82"/></StgValue>
</operation>

<operation id="2378" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2164 %Range1_all_zeros_41 = icmp_eq  i6 %tmp_305, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_41"/></StgValue>
</operation>

<operation id="2379" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2165 %deleted_zeros_41 = select i1 %carry_83, i1 %Range1_all_ones_82, i1 %Range1_all_zeros_41

]]></Node>
<StgValue><ssdm name="deleted_zeros_41"/></StgValue>
</operation>

<operation id="2380" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2166 %tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_170, i32 26

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2381" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2167 %xor_ln936_41 = xor i1 %tmp_364, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_41"/></StgValue>
</operation>

<operation id="2382" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2168 %and_ln936_41 = and i1 %Range2_all_ones_41, i1 %xor_ln936_41

]]></Node>
<StgValue><ssdm name="and_ln936_41"/></StgValue>
</operation>

<operation id="2383" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2169 %deleted_ones_82 = select i1 %carry_83, i1 %and_ln936_41, i1 %Range1_all_ones_82

]]></Node>
<StgValue><ssdm name="deleted_ones_82"/></StgValue>
</operation>

<operation id="2384" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2170 %and_ln937_41 = and i1 %carry_83, i1 %Range1_all_ones_82

]]></Node>
<StgValue><ssdm name="and_ln937_41"/></StgValue>
</operation>

<operation id="2385" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2171 %xor_ln941_124 = xor i1 %deleted_zeros_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_124"/></StgValue>
</operation>

<operation id="2386" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2172 %or_ln941_41 = or i1 %p_Result_218, i1 %xor_ln941_124

]]></Node>
<StgValue><ssdm name="or_ln941_41"/></StgValue>
</operation>

<operation id="2387" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2173 %xor_ln941_125 = xor i1 %p_Result_216, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_125"/></StgValue>
</operation>

<operation id="2388" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2174 %overflow_83 = and i1 %or_ln941_41, i1 %xor_ln941_125

]]></Node>
<StgValue><ssdm name="overflow_83"/></StgValue>
</operation>

<operation id="2389" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2175 %xor_ln942_83 = xor i1 %deleted_ones_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_83"/></StgValue>
</operation>

<operation id="2390" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2176 %or_ln942_41 = or i1 %xor_ln942_82, i1 %xor_ln942_83

]]></Node>
<StgValue><ssdm name="or_ln942_41"/></StgValue>
</operation>

<operation id="2391" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2177 %xor_ln942_169 = xor i1 %and_ln937_41, i1 %or_ln942_41

]]></Node>
<StgValue><ssdm name="xor_ln942_169"/></StgValue>
</operation>

<operation id="2392" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2178 %underflow_41 = and i1 %xor_ln942_169, i1 %p_Result_216

]]></Node>
<StgValue><ssdm name="underflow_41"/></StgValue>
</operation>

<operation id="2393" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2180 %or_ln392_41 = or i1 %overflow_83, i1 %underflow_41

]]></Node>
<StgValue><ssdm name="or_ln392_41"/></StgValue>
</operation>

<operation id="2394" st_id="27" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2199 %r_V_171 = mul i32 %sext_ln1319_42, i32 %sext_ln1317_42

]]></Node>
<StgValue><ssdm name="r_V_171"/></StgValue>
</operation>

<operation id="2395" st_id="27" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2249 %r_V_172 = mul i32 %sext_ln1319_43, i32 %sext_ln1317_43

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>

<operation id="2396" st_id="27" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2307 %r_V_173 = mul i32 %sext_ln1319_44, i32 %sext_ln1317_44

]]></Node>
<StgValue><ssdm name="r_V_173"/></StgValue>
</operation>

<operation id="2397" st_id="27" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2357 %r_V_174 = mul i32 %sext_ln1319_45, i32 %sext_ln1317_45

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>

<operation id="2398" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2405 %sext_ln1317_46 = sext i16 %di_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1317_46"/></StgValue>
</operation>

<operation id="2399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2406 %sext_ln1319_46 = sext i16 %wi_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1319_46"/></StgValue>
</operation>

<operation id="2400" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2407 %r_V_175 = mul i32 %sext_ln1319_46, i32 %sext_ln1317_46

]]></Node>
<StgValue><ssdm name="r_V_175"/></StgValue>
</operation>

<operation id="2401" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2455 %sext_ln1317_47 = sext i16 %di_V_47

]]></Node>
<StgValue><ssdm name="sext_ln1317_47"/></StgValue>
</operation>

<operation id="2402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2456 %sext_ln1319_47 = sext i16 %wi_V_47

]]></Node>
<StgValue><ssdm name="sext_ln1319_47"/></StgValue>
</operation>

<operation id="2403" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2457 %r_V_176 = mul i32 %sext_ln1319_47, i32 %sext_ln1317_47

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2404" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2129 %select_ln392_121 = select i1 %overflow_81, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_121"/></StgValue>
</operation>

<operation id="2405" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2131 %tp_V_122 = select i1 %or_ln392_40, i16 %select_ln392_121, i16 %tp_V_121

]]></Node>
<StgValue><ssdm name="tp_V_122"/></StgValue>
</operation>

<operation id="2406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2133 %sext_ln859_80 = sext i16 %sum_V_80

]]></Node>
<StgValue><ssdm name="sext_ln859_80"/></StgValue>
</operation>

<operation id="2407" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2134 %sext_ln859_81 = sext i16 %tp_V_122

]]></Node>
<StgValue><ssdm name="sext_ln859_81"/></StgValue>
</operation>

<operation id="2408" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2135 %ret_V_40 = add i17 %sext_ln859_81, i17 %sext_ln859_80

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="2409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2136 %p_Result_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_40, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_214"/></StgValue>
</operation>

<operation id="2410" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2137 %sum_V_81 = add i16 %tp_V_122, i16 %sum_V_80

]]></Node>
<StgValue><ssdm name="sum_V_81"/></StgValue>
</operation>

<operation id="2411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2138 %p_Result_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_81, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_215"/></StgValue>
</operation>

<operation id="2412" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2139 %xor_ln941_123 = xor i1 %p_Result_214, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_123"/></StgValue>
</operation>

<operation id="2413" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2140 %overflow_82 = and i1 %p_Result_215, i1 %xor_ln941_123

]]></Node>
<StgValue><ssdm name="overflow_82"/></StgValue>
</operation>

<operation id="2414" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2141 %xor_ln348_41 = xor i1 %p_Result_214, i1 %p_Result_215

]]></Node>
<StgValue><ssdm name="xor_ln348_41"/></StgValue>
</operation>

<operation id="2415" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2142 %select_ln392_123 = select i1 %overflow_82, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_123"/></StgValue>
</operation>

<operation id="2416" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2143 %sum_V_82 = select i1 %xor_ln348_41, i16 %select_ln392_123, i16 %sum_V_81

]]></Node>
<StgValue><ssdm name="sum_V_82"/></StgValue>
</operation>

<operation id="2417" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2179 %select_ln392_124 = select i1 %overflow_83, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_124"/></StgValue>
</operation>

<operation id="2418" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2181 %tp_V_125 = select i1 %or_ln392_41, i16 %select_ln392_124, i16 %tp_V_124

]]></Node>
<StgValue><ssdm name="tp_V_125"/></StgValue>
</operation>

<operation id="2419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2183 %sext_ln859_82 = sext i16 %sum_V_82

]]></Node>
<StgValue><ssdm name="sext_ln859_82"/></StgValue>
</operation>

<operation id="2420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2184 %sext_ln859_83 = sext i16 %tp_V_125

]]></Node>
<StgValue><ssdm name="sext_ln859_83"/></StgValue>
</operation>

<operation id="2421" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2185 %ret_V_41 = add i17 %sext_ln859_83, i17 %sext_ln859_82

]]></Node>
<StgValue><ssdm name="ret_V_41"/></StgValue>
</operation>

<operation id="2422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2186 %p_Result_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_41, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_219"/></StgValue>
</operation>

<operation id="2423" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2187 %sum_V_83 = add i16 %tp_V_125, i16 %sum_V_82

]]></Node>
<StgValue><ssdm name="sum_V_83"/></StgValue>
</operation>

<operation id="2424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2188 %p_Result_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_83, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_220"/></StgValue>
</operation>

<operation id="2425" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2189 %xor_ln941_126 = xor i1 %p_Result_219, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_126"/></StgValue>
</operation>

<operation id="2426" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2190 %overflow_84 = and i1 %p_Result_220, i1 %xor_ln941_126

]]></Node>
<StgValue><ssdm name="overflow_84"/></StgValue>
</operation>

<operation id="2427" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2191 %xor_ln348_42 = xor i1 %p_Result_219, i1 %p_Result_220

]]></Node>
<StgValue><ssdm name="xor_ln348_42"/></StgValue>
</operation>

<operation id="2428" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2192 %select_ln392_126 = select i1 %overflow_84, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_126"/></StgValue>
</operation>

<operation id="2429" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2193 %sum_V_84 = select i1 %xor_ln348_42, i16 %select_ln392_126, i16 %sum_V_83

]]></Node>
<StgValue><ssdm name="sum_V_84"/></StgValue>
</operation>

<operation id="2430" st_id="28" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2199 %r_V_171 = mul i32 %sext_ln1319_42, i32 %sext_ln1317_42

]]></Node>
<StgValue><ssdm name="r_V_171"/></StgValue>
</operation>

<operation id="2431" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2200 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_171, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2201 %p_Result_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_171, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_221"/></StgValue>
</operation>

<operation id="2433" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2202 %tp_V_126 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_171, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_126"/></StgValue>
</operation>

<operation id="2434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2203 %p_Result_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_171, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_222"/></StgValue>
</operation>

<operation id="2435" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2204 %tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_171, i32 9

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="2436" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2205 %zext_ln423_42 = zext i1 %tmp_369

]]></Node>
<StgValue><ssdm name="zext_ln423_42"/></StgValue>
</operation>

<operation id="2437" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2206 %tp_V_127 = add i16 %zext_ln423_42, i16 %tp_V_126

]]></Node>
<StgValue><ssdm name="tp_V_127"/></StgValue>
</operation>

<operation id="2438" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2207 %p_Result_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_127, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_223"/></StgValue>
</operation>

<operation id="2439" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2208 %xor_ln942_84 = xor i1 %p_Result_223, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_84"/></StgValue>
</operation>

<operation id="2440" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2209 %carry_85 = and i1 %p_Result_222, i1 %xor_ln942_84

]]></Node>
<StgValue><ssdm name="carry_85"/></StgValue>
</operation>

<operation id="2441" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2210 %tmp_307 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_171, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="2442" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2211 %Range2_all_ones_42 = icmp_eq  i5 %tmp_307, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_42"/></StgValue>
</operation>

<operation id="2443" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2212 %tmp_309 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_171, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="2444" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2213 %Range1_all_ones_84 = icmp_eq  i6 %tmp_309, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_84"/></StgValue>
</operation>

<operation id="2445" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2214 %Range1_all_zeros_42 = icmp_eq  i6 %tmp_309, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_42"/></StgValue>
</operation>

<operation id="2446" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2215 %deleted_zeros_42 = select i1 %carry_85, i1 %Range1_all_ones_84, i1 %Range1_all_zeros_42

]]></Node>
<StgValue><ssdm name="deleted_zeros_42"/></StgValue>
</operation>

<operation id="2447" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2216 %tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_171, i32 26

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="2448" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2217 %xor_ln936_42 = xor i1 %tmp_371, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_42"/></StgValue>
</operation>

<operation id="2449" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2218 %and_ln936_42 = and i1 %Range2_all_ones_42, i1 %xor_ln936_42

]]></Node>
<StgValue><ssdm name="and_ln936_42"/></StgValue>
</operation>

<operation id="2450" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2219 %deleted_ones_84 = select i1 %carry_85, i1 %and_ln936_42, i1 %Range1_all_ones_84

]]></Node>
<StgValue><ssdm name="deleted_ones_84"/></StgValue>
</operation>

<operation id="2451" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2220 %and_ln937_42 = and i1 %carry_85, i1 %Range1_all_ones_84

]]></Node>
<StgValue><ssdm name="and_ln937_42"/></StgValue>
</operation>

<operation id="2452" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2221 %xor_ln941_127 = xor i1 %deleted_zeros_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_127"/></StgValue>
</operation>

<operation id="2453" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2222 %or_ln941_42 = or i1 %p_Result_223, i1 %xor_ln941_127

]]></Node>
<StgValue><ssdm name="or_ln941_42"/></StgValue>
</operation>

<operation id="2454" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2223 %xor_ln941_128 = xor i1 %p_Result_221, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_128"/></StgValue>
</operation>

<operation id="2455" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2224 %overflow_85 = and i1 %or_ln941_42, i1 %xor_ln941_128

]]></Node>
<StgValue><ssdm name="overflow_85"/></StgValue>
</operation>

<operation id="2456" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2225 %xor_ln942_85 = xor i1 %deleted_ones_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_85"/></StgValue>
</operation>

<operation id="2457" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2226 %or_ln942_42 = or i1 %xor_ln942_84, i1 %xor_ln942_85

]]></Node>
<StgValue><ssdm name="or_ln942_42"/></StgValue>
</operation>

<operation id="2458" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2227 %xor_ln942_170 = xor i1 %and_ln937_42, i1 %or_ln942_42

]]></Node>
<StgValue><ssdm name="xor_ln942_170"/></StgValue>
</operation>

<operation id="2459" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2228 %underflow_42 = and i1 %xor_ln942_170, i1 %p_Result_221

]]></Node>
<StgValue><ssdm name="underflow_42"/></StgValue>
</operation>

<operation id="2460" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2230 %or_ln392_42 = or i1 %overflow_85, i1 %underflow_42

]]></Node>
<StgValue><ssdm name="or_ln392_42"/></StgValue>
</operation>

<operation id="2461" st_id="28" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2249 %r_V_172 = mul i32 %sext_ln1319_43, i32 %sext_ln1317_43

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>

<operation id="2462" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2250 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_172, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2463" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2251 %p_Result_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_172, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_226"/></StgValue>
</operation>

<operation id="2464" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2252 %tp_V_129 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_172, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_129"/></StgValue>
</operation>

<operation id="2465" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2253 %p_Result_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_172, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_227"/></StgValue>
</operation>

<operation id="2466" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2254 %tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_172, i32 9

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="2467" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2255 %zext_ln423_43 = zext i1 %tmp_376

]]></Node>
<StgValue><ssdm name="zext_ln423_43"/></StgValue>
</operation>

<operation id="2468" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2256 %tp_V_130 = add i16 %zext_ln423_43, i16 %tp_V_129

]]></Node>
<StgValue><ssdm name="tp_V_130"/></StgValue>
</operation>

<operation id="2469" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2257 %p_Result_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_130, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_228"/></StgValue>
</operation>

<operation id="2470" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2258 %xor_ln942_86 = xor i1 %p_Result_228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_86"/></StgValue>
</operation>

<operation id="2471" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2259 %carry_87 = and i1 %p_Result_227, i1 %xor_ln942_86

]]></Node>
<StgValue><ssdm name="carry_87"/></StgValue>
</operation>

<operation id="2472" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2260 %tmp_310 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_172, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="2473" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2261 %Range2_all_ones_43 = icmp_eq  i5 %tmp_310, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_43"/></StgValue>
</operation>

<operation id="2474" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2262 %tmp_311 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_172, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="2475" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2263 %Range1_all_ones_86 = icmp_eq  i6 %tmp_311, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_86"/></StgValue>
</operation>

<operation id="2476" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2264 %Range1_all_zeros_43 = icmp_eq  i6 %tmp_311, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_43"/></StgValue>
</operation>

<operation id="2477" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2265 %deleted_zeros_43 = select i1 %carry_87, i1 %Range1_all_ones_86, i1 %Range1_all_zeros_43

]]></Node>
<StgValue><ssdm name="deleted_zeros_43"/></StgValue>
</operation>

<operation id="2478" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2266 %tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_172, i32 26

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="2479" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2267 %xor_ln936_43 = xor i1 %tmp_378, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_43"/></StgValue>
</operation>

<operation id="2480" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2268 %and_ln936_43 = and i1 %Range2_all_ones_43, i1 %xor_ln936_43

]]></Node>
<StgValue><ssdm name="and_ln936_43"/></StgValue>
</operation>

<operation id="2481" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2269 %deleted_ones_86 = select i1 %carry_87, i1 %and_ln936_43, i1 %Range1_all_ones_86

]]></Node>
<StgValue><ssdm name="deleted_ones_86"/></StgValue>
</operation>

<operation id="2482" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2270 %and_ln937_43 = and i1 %carry_87, i1 %Range1_all_ones_86

]]></Node>
<StgValue><ssdm name="and_ln937_43"/></StgValue>
</operation>

<operation id="2483" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2271 %xor_ln941_130 = xor i1 %deleted_zeros_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_130"/></StgValue>
</operation>

<operation id="2484" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2272 %or_ln941_43 = or i1 %p_Result_228, i1 %xor_ln941_130

]]></Node>
<StgValue><ssdm name="or_ln941_43"/></StgValue>
</operation>

<operation id="2485" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2273 %xor_ln941_131 = xor i1 %p_Result_226, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_131"/></StgValue>
</operation>

<operation id="2486" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2274 %overflow_87 = and i1 %or_ln941_43, i1 %xor_ln941_131

]]></Node>
<StgValue><ssdm name="overflow_87"/></StgValue>
</operation>

<operation id="2487" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2275 %xor_ln942_87 = xor i1 %deleted_ones_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_87"/></StgValue>
</operation>

<operation id="2488" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2276 %or_ln942_43 = or i1 %xor_ln942_86, i1 %xor_ln942_87

]]></Node>
<StgValue><ssdm name="or_ln942_43"/></StgValue>
</operation>

<operation id="2489" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2277 %xor_ln942_171 = xor i1 %and_ln937_43, i1 %or_ln942_43

]]></Node>
<StgValue><ssdm name="xor_ln942_171"/></StgValue>
</operation>

<operation id="2490" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2278 %underflow_43 = and i1 %xor_ln942_171, i1 %p_Result_226

]]></Node>
<StgValue><ssdm name="underflow_43"/></StgValue>
</operation>

<operation id="2491" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2280 %or_ln392_43 = or i1 %overflow_87, i1 %underflow_43

]]></Node>
<StgValue><ssdm name="or_ln392_43"/></StgValue>
</operation>

<operation id="2492" st_id="28" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2307 %r_V_173 = mul i32 %sext_ln1319_44, i32 %sext_ln1317_44

]]></Node>
<StgValue><ssdm name="r_V_173"/></StgValue>
</operation>

<operation id="2493" st_id="28" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2357 %r_V_174 = mul i32 %sext_ln1319_45, i32 %sext_ln1317_45

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>

<operation id="2494" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2407 %r_V_175 = mul i32 %sext_ln1319_46, i32 %sext_ln1317_46

]]></Node>
<StgValue><ssdm name="r_V_175"/></StgValue>
</operation>

<operation id="2495" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2457 %r_V_176 = mul i32 %sext_ln1319_47, i32 %sext_ln1317_47

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="2496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2513 %sext_ln1317_48 = sext i16 %di_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1317_48"/></StgValue>
</operation>

<operation id="2497" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2514 %sext_ln1319_48 = sext i16 %wi_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1319_48"/></StgValue>
</operation>

<operation id="2498" st_id="28" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2515 %r_V_177 = mul i32 %sext_ln1319_48, i32 %sext_ln1317_48

]]></Node>
<StgValue><ssdm name="r_V_177"/></StgValue>
</operation>

<operation id="2499" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2563 %sext_ln1317_49 = sext i16 %di_V_49

]]></Node>
<StgValue><ssdm name="sext_ln1317_49"/></StgValue>
</operation>

<operation id="2500" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2564 %sext_ln1319_49 = sext i16 %wi_V_49

]]></Node>
<StgValue><ssdm name="sext_ln1319_49"/></StgValue>
</operation>

<operation id="2501" st_id="28" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2565 %r_V_178 = mul i32 %sext_ln1319_49, i32 %sext_ln1317_49

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2502" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2229 %select_ln392_127 = select i1 %overflow_85, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_127"/></StgValue>
</operation>

<operation id="2503" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2231 %tp_V_128 = select i1 %or_ln392_42, i16 %select_ln392_127, i16 %tp_V_127

]]></Node>
<StgValue><ssdm name="tp_V_128"/></StgValue>
</operation>

<operation id="2504" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2233 %sext_ln859_84 = sext i16 %sum_V_84

]]></Node>
<StgValue><ssdm name="sext_ln859_84"/></StgValue>
</operation>

<operation id="2505" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2234 %sext_ln859_85 = sext i16 %tp_V_128

]]></Node>
<StgValue><ssdm name="sext_ln859_85"/></StgValue>
</operation>

<operation id="2506" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2235 %ret_V_42 = add i17 %sext_ln859_85, i17 %sext_ln859_84

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>

<operation id="2507" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2236 %p_Result_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_42, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_224"/></StgValue>
</operation>

<operation id="2508" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2237 %sum_V_85 = add i16 %tp_V_128, i16 %sum_V_84

]]></Node>
<StgValue><ssdm name="sum_V_85"/></StgValue>
</operation>

<operation id="2509" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2238 %p_Result_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_85, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_225"/></StgValue>
</operation>

<operation id="2510" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2239 %xor_ln941_129 = xor i1 %p_Result_224, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_129"/></StgValue>
</operation>

<operation id="2511" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2240 %overflow_86 = and i1 %p_Result_225, i1 %xor_ln941_129

]]></Node>
<StgValue><ssdm name="overflow_86"/></StgValue>
</operation>

<operation id="2512" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2241 %xor_ln348_43 = xor i1 %p_Result_224, i1 %p_Result_225

]]></Node>
<StgValue><ssdm name="xor_ln348_43"/></StgValue>
</operation>

<operation id="2513" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2242 %select_ln392_129 = select i1 %overflow_86, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_129"/></StgValue>
</operation>

<operation id="2514" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2243 %sum_V_86 = select i1 %xor_ln348_43, i16 %select_ln392_129, i16 %sum_V_85

]]></Node>
<StgValue><ssdm name="sum_V_86"/></StgValue>
</operation>

<operation id="2515" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2279 %select_ln392_130 = select i1 %overflow_87, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_130"/></StgValue>
</operation>

<operation id="2516" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2281 %tp_V_131 = select i1 %or_ln392_43, i16 %select_ln392_130, i16 %tp_V_130

]]></Node>
<StgValue><ssdm name="tp_V_131"/></StgValue>
</operation>

<operation id="2517" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2283 %sext_ln859_86 = sext i16 %sum_V_86

]]></Node>
<StgValue><ssdm name="sext_ln859_86"/></StgValue>
</operation>

<operation id="2518" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2284 %sext_ln859_87 = sext i16 %tp_V_131

]]></Node>
<StgValue><ssdm name="sext_ln859_87"/></StgValue>
</operation>

<operation id="2519" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2285 %ret_V_43 = add i17 %sext_ln859_87, i17 %sext_ln859_86

]]></Node>
<StgValue><ssdm name="ret_V_43"/></StgValue>
</operation>

<operation id="2520" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2286 %p_Result_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_43, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_229"/></StgValue>
</operation>

<operation id="2521" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2287 %sum_V_87 = add i16 %tp_V_131, i16 %sum_V_86

]]></Node>
<StgValue><ssdm name="sum_V_87"/></StgValue>
</operation>

<operation id="2522" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2288 %p_Result_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_87, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_230"/></StgValue>
</operation>

<operation id="2523" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2289 %xor_ln941_132 = xor i1 %p_Result_229, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_132"/></StgValue>
</operation>

<operation id="2524" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2290 %overflow_88 = and i1 %p_Result_230, i1 %xor_ln941_132

]]></Node>
<StgValue><ssdm name="overflow_88"/></StgValue>
</operation>

<operation id="2525" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2291 %xor_ln348_44 = xor i1 %p_Result_229, i1 %p_Result_230

]]></Node>
<StgValue><ssdm name="xor_ln348_44"/></StgValue>
</operation>

<operation id="2526" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2292 %select_ln392_132 = select i1 %overflow_88, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_132"/></StgValue>
</operation>

<operation id="2527" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2293 %sum_V_88 = select i1 %xor_ln348_44, i16 %select_ln392_132, i16 %sum_V_87

]]></Node>
<StgValue><ssdm name="sum_V_88"/></StgValue>
</operation>

<operation id="2528" st_id="29" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2307 %r_V_173 = mul i32 %sext_ln1319_44, i32 %sext_ln1317_44

]]></Node>
<StgValue><ssdm name="r_V_173"/></StgValue>
</operation>

<operation id="2529" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2308 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_173, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2530" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2309 %p_Result_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_173, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_231"/></StgValue>
</operation>

<operation id="2531" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2310 %tp_V_132 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_173, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_132"/></StgValue>
</operation>

<operation id="2532" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2311 %p_Result_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_173, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_232"/></StgValue>
</operation>

<operation id="2533" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2312 %tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_173, i32 9

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="2534" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2313 %zext_ln423_44 = zext i1 %tmp_383

]]></Node>
<StgValue><ssdm name="zext_ln423_44"/></StgValue>
</operation>

<operation id="2535" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2314 %tp_V_133 = add i16 %zext_ln423_44, i16 %tp_V_132

]]></Node>
<StgValue><ssdm name="tp_V_133"/></StgValue>
</operation>

<operation id="2536" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2315 %p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_133, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_233"/></StgValue>
</operation>

<operation id="2537" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2316 %xor_ln942_88 = xor i1 %p_Result_233, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_88"/></StgValue>
</operation>

<operation id="2538" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2317 %carry_89 = and i1 %p_Result_232, i1 %xor_ln942_88

]]></Node>
<StgValue><ssdm name="carry_89"/></StgValue>
</operation>

<operation id="2539" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2318 %tmp_312 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_173, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="2540" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2319 %Range2_all_ones_44 = icmp_eq  i5 %tmp_312, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_44"/></StgValue>
</operation>

<operation id="2541" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2320 %tmp_314 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_173, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="2542" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2321 %Range1_all_ones_88 = icmp_eq  i6 %tmp_314, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_88"/></StgValue>
</operation>

<operation id="2543" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2322 %Range1_all_zeros_44 = icmp_eq  i6 %tmp_314, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_44"/></StgValue>
</operation>

<operation id="2544" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2323 %deleted_zeros_44 = select i1 %carry_89, i1 %Range1_all_ones_88, i1 %Range1_all_zeros_44

]]></Node>
<StgValue><ssdm name="deleted_zeros_44"/></StgValue>
</operation>

<operation id="2545" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2324 %tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_173, i32 26

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="2546" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2325 %xor_ln936_44 = xor i1 %tmp_385, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_44"/></StgValue>
</operation>

<operation id="2547" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2326 %and_ln936_44 = and i1 %Range2_all_ones_44, i1 %xor_ln936_44

]]></Node>
<StgValue><ssdm name="and_ln936_44"/></StgValue>
</operation>

<operation id="2548" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2327 %deleted_ones_88 = select i1 %carry_89, i1 %and_ln936_44, i1 %Range1_all_ones_88

]]></Node>
<StgValue><ssdm name="deleted_ones_88"/></StgValue>
</operation>

<operation id="2549" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2328 %and_ln937_44 = and i1 %carry_89, i1 %Range1_all_ones_88

]]></Node>
<StgValue><ssdm name="and_ln937_44"/></StgValue>
</operation>

<operation id="2550" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2329 %xor_ln941_133 = xor i1 %deleted_zeros_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_133"/></StgValue>
</operation>

<operation id="2551" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2330 %or_ln941_44 = or i1 %p_Result_233, i1 %xor_ln941_133

]]></Node>
<StgValue><ssdm name="or_ln941_44"/></StgValue>
</operation>

<operation id="2552" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2331 %xor_ln941_134 = xor i1 %p_Result_231, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_134"/></StgValue>
</operation>

<operation id="2553" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2332 %overflow_89 = and i1 %or_ln941_44, i1 %xor_ln941_134

]]></Node>
<StgValue><ssdm name="overflow_89"/></StgValue>
</operation>

<operation id="2554" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2333 %xor_ln942_89 = xor i1 %deleted_ones_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_89"/></StgValue>
</operation>

<operation id="2555" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2334 %or_ln942_44 = or i1 %xor_ln942_88, i1 %xor_ln942_89

]]></Node>
<StgValue><ssdm name="or_ln942_44"/></StgValue>
</operation>

<operation id="2556" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2335 %xor_ln942_172 = xor i1 %and_ln937_44, i1 %or_ln942_44

]]></Node>
<StgValue><ssdm name="xor_ln942_172"/></StgValue>
</operation>

<operation id="2557" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2336 %underflow_44 = and i1 %xor_ln942_172, i1 %p_Result_231

]]></Node>
<StgValue><ssdm name="underflow_44"/></StgValue>
</operation>

<operation id="2558" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2338 %or_ln392_44 = or i1 %overflow_89, i1 %underflow_44

]]></Node>
<StgValue><ssdm name="or_ln392_44"/></StgValue>
</operation>

<operation id="2559" st_id="29" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2357 %r_V_174 = mul i32 %sext_ln1319_45, i32 %sext_ln1317_45

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>

<operation id="2560" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2358 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_174, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2561" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2359 %p_Result_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_174, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_236"/></StgValue>
</operation>

<operation id="2562" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2360 %tp_V_135 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_174, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_135"/></StgValue>
</operation>

<operation id="2563" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2361 %p_Result_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_174, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_237"/></StgValue>
</operation>

<operation id="2564" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2362 %tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_174, i32 9

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="2565" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2363 %zext_ln423_45 = zext i1 %tmp_390

]]></Node>
<StgValue><ssdm name="zext_ln423_45"/></StgValue>
</operation>

<operation id="2566" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2364 %tp_V_136 = add i16 %zext_ln423_45, i16 %tp_V_135

]]></Node>
<StgValue><ssdm name="tp_V_136"/></StgValue>
</operation>

<operation id="2567" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2365 %p_Result_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_136, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_238"/></StgValue>
</operation>

<operation id="2568" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2366 %xor_ln942_90 = xor i1 %p_Result_238, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_90"/></StgValue>
</operation>

<operation id="2569" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2367 %carry_91 = and i1 %p_Result_237, i1 %xor_ln942_90

]]></Node>
<StgValue><ssdm name="carry_91"/></StgValue>
</operation>

<operation id="2570" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2368 %tmp_316 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_174, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="2571" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2369 %Range2_all_ones_45 = icmp_eq  i5 %tmp_316, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_45"/></StgValue>
</operation>

<operation id="2572" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2370 %tmp_317 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_174, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="2573" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2371 %Range1_all_ones_90 = icmp_eq  i6 %tmp_317, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_90"/></StgValue>
</operation>

<operation id="2574" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2372 %Range1_all_zeros_45 = icmp_eq  i6 %tmp_317, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_45"/></StgValue>
</operation>

<operation id="2575" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2373 %deleted_zeros_45 = select i1 %carry_91, i1 %Range1_all_ones_90, i1 %Range1_all_zeros_45

]]></Node>
<StgValue><ssdm name="deleted_zeros_45"/></StgValue>
</operation>

<operation id="2576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2374 %tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_174, i32 26

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="2577" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2375 %xor_ln936_45 = xor i1 %tmp_392, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_45"/></StgValue>
</operation>

<operation id="2578" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2376 %and_ln936_45 = and i1 %Range2_all_ones_45, i1 %xor_ln936_45

]]></Node>
<StgValue><ssdm name="and_ln936_45"/></StgValue>
</operation>

<operation id="2579" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2377 %deleted_ones_90 = select i1 %carry_91, i1 %and_ln936_45, i1 %Range1_all_ones_90

]]></Node>
<StgValue><ssdm name="deleted_ones_90"/></StgValue>
</operation>

<operation id="2580" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2378 %and_ln937_45 = and i1 %carry_91, i1 %Range1_all_ones_90

]]></Node>
<StgValue><ssdm name="and_ln937_45"/></StgValue>
</operation>

<operation id="2581" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2379 %xor_ln941_136 = xor i1 %deleted_zeros_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_136"/></StgValue>
</operation>

<operation id="2582" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2380 %or_ln941_45 = or i1 %p_Result_238, i1 %xor_ln941_136

]]></Node>
<StgValue><ssdm name="or_ln941_45"/></StgValue>
</operation>

<operation id="2583" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2381 %xor_ln941_137 = xor i1 %p_Result_236, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_137"/></StgValue>
</operation>

<operation id="2584" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2382 %overflow_91 = and i1 %or_ln941_45, i1 %xor_ln941_137

]]></Node>
<StgValue><ssdm name="overflow_91"/></StgValue>
</operation>

<operation id="2585" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2383 %xor_ln942_91 = xor i1 %deleted_ones_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_91"/></StgValue>
</operation>

<operation id="2586" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2384 %or_ln942_45 = or i1 %xor_ln942_90, i1 %xor_ln942_91

]]></Node>
<StgValue><ssdm name="or_ln942_45"/></StgValue>
</operation>

<operation id="2587" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2385 %xor_ln942_173 = xor i1 %and_ln937_45, i1 %or_ln942_45

]]></Node>
<StgValue><ssdm name="xor_ln942_173"/></StgValue>
</operation>

<operation id="2588" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2386 %underflow_45 = and i1 %xor_ln942_173, i1 %p_Result_236

]]></Node>
<StgValue><ssdm name="underflow_45"/></StgValue>
</operation>

<operation id="2589" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2388 %or_ln392_45 = or i1 %overflow_91, i1 %underflow_45

]]></Node>
<StgValue><ssdm name="or_ln392_45"/></StgValue>
</operation>

<operation id="2590" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2407 %r_V_175 = mul i32 %sext_ln1319_46, i32 %sext_ln1317_46

]]></Node>
<StgValue><ssdm name="r_V_175"/></StgValue>
</operation>

<operation id="2591" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2457 %r_V_176 = mul i32 %sext_ln1319_47, i32 %sext_ln1317_47

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="2592" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2515 %r_V_177 = mul i32 %sext_ln1319_48, i32 %sext_ln1317_48

]]></Node>
<StgValue><ssdm name="r_V_177"/></StgValue>
</operation>

<operation id="2593" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2565 %r_V_178 = mul i32 %sext_ln1319_49, i32 %sext_ln1317_49

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>

<operation id="2594" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2613 %sext_ln1317_50 = sext i16 %di_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1317_50"/></StgValue>
</operation>

<operation id="2595" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2614 %sext_ln1319_50 = sext i16 %wi_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1319_50"/></StgValue>
</operation>

<operation id="2596" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2615 %r_V_179 = mul i32 %sext_ln1319_50, i32 %sext_ln1317_50

]]></Node>
<StgValue><ssdm name="r_V_179"/></StgValue>
</operation>

<operation id="2597" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2663 %sext_ln1317_51 = sext i16 %di_V_51

]]></Node>
<StgValue><ssdm name="sext_ln1317_51"/></StgValue>
</operation>

<operation id="2598" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2664 %sext_ln1319_51 = sext i16 %wi_V_51

]]></Node>
<StgValue><ssdm name="sext_ln1319_51"/></StgValue>
</operation>

<operation id="2599" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2665 %r_V_180 = mul i32 %sext_ln1319_51, i32 %sext_ln1317_51

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2600" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2337 %select_ln392_133 = select i1 %overflow_89, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_133"/></StgValue>
</operation>

<operation id="2601" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2339 %tp_V_134 = select i1 %or_ln392_44, i16 %select_ln392_133, i16 %tp_V_133

]]></Node>
<StgValue><ssdm name="tp_V_134"/></StgValue>
</operation>

<operation id="2602" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2341 %sext_ln859_88 = sext i16 %sum_V_88

]]></Node>
<StgValue><ssdm name="sext_ln859_88"/></StgValue>
</operation>

<operation id="2603" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2342 %sext_ln859_89 = sext i16 %tp_V_134

]]></Node>
<StgValue><ssdm name="sext_ln859_89"/></StgValue>
</operation>

<operation id="2604" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2343 %ret_V_44 = add i17 %sext_ln859_89, i17 %sext_ln859_88

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="2605" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2344 %p_Result_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_44, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_234"/></StgValue>
</operation>

<operation id="2606" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2345 %sum_V_89 = add i16 %tp_V_134, i16 %sum_V_88

]]></Node>
<StgValue><ssdm name="sum_V_89"/></StgValue>
</operation>

<operation id="2607" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2346 %p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_89, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_235"/></StgValue>
</operation>

<operation id="2608" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2347 %xor_ln941_135 = xor i1 %p_Result_234, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_135"/></StgValue>
</operation>

<operation id="2609" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2348 %overflow_90 = and i1 %p_Result_235, i1 %xor_ln941_135

]]></Node>
<StgValue><ssdm name="overflow_90"/></StgValue>
</operation>

<operation id="2610" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2349 %xor_ln348_45 = xor i1 %p_Result_234, i1 %p_Result_235

]]></Node>
<StgValue><ssdm name="xor_ln348_45"/></StgValue>
</operation>

<operation id="2611" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2350 %select_ln392_135 = select i1 %overflow_90, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_135"/></StgValue>
</operation>

<operation id="2612" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2351 %sum_V_90 = select i1 %xor_ln348_45, i16 %select_ln392_135, i16 %sum_V_89

]]></Node>
<StgValue><ssdm name="sum_V_90"/></StgValue>
</operation>

<operation id="2613" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2387 %select_ln392_136 = select i1 %overflow_91, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_136"/></StgValue>
</operation>

<operation id="2614" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2389 %tp_V_137 = select i1 %or_ln392_45, i16 %select_ln392_136, i16 %tp_V_136

]]></Node>
<StgValue><ssdm name="tp_V_137"/></StgValue>
</operation>

<operation id="2615" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2391 %sext_ln859_90 = sext i16 %sum_V_90

]]></Node>
<StgValue><ssdm name="sext_ln859_90"/></StgValue>
</operation>

<operation id="2616" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2392 %sext_ln859_91 = sext i16 %tp_V_137

]]></Node>
<StgValue><ssdm name="sext_ln859_91"/></StgValue>
</operation>

<operation id="2617" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2393 %ret_V_45 = add i17 %sext_ln859_91, i17 %sext_ln859_90

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="2618" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2394 %p_Result_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_45, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_239"/></StgValue>
</operation>

<operation id="2619" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2395 %sum_V_91 = add i16 %tp_V_137, i16 %sum_V_90

]]></Node>
<StgValue><ssdm name="sum_V_91"/></StgValue>
</operation>

<operation id="2620" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2396 %p_Result_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_91, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_240"/></StgValue>
</operation>

<operation id="2621" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2397 %xor_ln941_138 = xor i1 %p_Result_239, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_138"/></StgValue>
</operation>

<operation id="2622" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2398 %overflow_92 = and i1 %p_Result_240, i1 %xor_ln941_138

]]></Node>
<StgValue><ssdm name="overflow_92"/></StgValue>
</operation>

<operation id="2623" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2399 %xor_ln348_46 = xor i1 %p_Result_239, i1 %p_Result_240

]]></Node>
<StgValue><ssdm name="xor_ln348_46"/></StgValue>
</operation>

<operation id="2624" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2400 %select_ln392_138 = select i1 %overflow_92, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_138"/></StgValue>
</operation>

<operation id="2625" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2401 %sum_V_92 = select i1 %xor_ln348_46, i16 %select_ln392_138, i16 %sum_V_91

]]></Node>
<StgValue><ssdm name="sum_V_92"/></StgValue>
</operation>

<operation id="2626" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2407 %r_V_175 = mul i32 %sext_ln1319_46, i32 %sext_ln1317_46

]]></Node>
<StgValue><ssdm name="r_V_175"/></StgValue>
</operation>

<operation id="2627" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2408 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_175, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2628" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2409 %p_Result_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_175, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_241"/></StgValue>
</operation>

<operation id="2629" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2410 %tp_V_138 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_175, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_138"/></StgValue>
</operation>

<operation id="2630" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2411 %p_Result_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_175, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_242"/></StgValue>
</operation>

<operation id="2631" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2412 %tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_175, i32 9

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="2632" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2413 %zext_ln423_46 = zext i1 %tmp_397

]]></Node>
<StgValue><ssdm name="zext_ln423_46"/></StgValue>
</operation>

<operation id="2633" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2414 %tp_V_139 = add i16 %zext_ln423_46, i16 %tp_V_138

]]></Node>
<StgValue><ssdm name="tp_V_139"/></StgValue>
</operation>

<operation id="2634" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2415 %p_Result_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_139, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_243"/></StgValue>
</operation>

<operation id="2635" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2416 %xor_ln942_92 = xor i1 %p_Result_243, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_92"/></StgValue>
</operation>

<operation id="2636" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2417 %carry_93 = and i1 %p_Result_242, i1 %xor_ln942_92

]]></Node>
<StgValue><ssdm name="carry_93"/></StgValue>
</operation>

<operation id="2637" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2418 %tmp_318 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_175, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="2638" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2419 %Range2_all_ones_46 = icmp_eq  i5 %tmp_318, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_46"/></StgValue>
</operation>

<operation id="2639" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2420 %tmp_319 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_175, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="2640" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2421 %Range1_all_ones_92 = icmp_eq  i6 %tmp_319, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_92"/></StgValue>
</operation>

<operation id="2641" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2422 %Range1_all_zeros_46 = icmp_eq  i6 %tmp_319, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_46"/></StgValue>
</operation>

<operation id="2642" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2423 %deleted_zeros_46 = select i1 %carry_93, i1 %Range1_all_ones_92, i1 %Range1_all_zeros_46

]]></Node>
<StgValue><ssdm name="deleted_zeros_46"/></StgValue>
</operation>

<operation id="2643" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2424 %tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_175, i32 26

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="2644" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2425 %xor_ln936_46 = xor i1 %tmp_399, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_46"/></StgValue>
</operation>

<operation id="2645" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2426 %and_ln936_46 = and i1 %Range2_all_ones_46, i1 %xor_ln936_46

]]></Node>
<StgValue><ssdm name="and_ln936_46"/></StgValue>
</operation>

<operation id="2646" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2427 %deleted_ones_92 = select i1 %carry_93, i1 %and_ln936_46, i1 %Range1_all_ones_92

]]></Node>
<StgValue><ssdm name="deleted_ones_92"/></StgValue>
</operation>

<operation id="2647" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2428 %and_ln937_46 = and i1 %carry_93, i1 %Range1_all_ones_92

]]></Node>
<StgValue><ssdm name="and_ln937_46"/></StgValue>
</operation>

<operation id="2648" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2429 %xor_ln941_139 = xor i1 %deleted_zeros_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_139"/></StgValue>
</operation>

<operation id="2649" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2430 %or_ln941_46 = or i1 %p_Result_243, i1 %xor_ln941_139

]]></Node>
<StgValue><ssdm name="or_ln941_46"/></StgValue>
</operation>

<operation id="2650" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2431 %xor_ln941_140 = xor i1 %p_Result_241, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_140"/></StgValue>
</operation>

<operation id="2651" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2432 %overflow_93 = and i1 %or_ln941_46, i1 %xor_ln941_140

]]></Node>
<StgValue><ssdm name="overflow_93"/></StgValue>
</operation>

<operation id="2652" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2433 %xor_ln942_93 = xor i1 %deleted_ones_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_93"/></StgValue>
</operation>

<operation id="2653" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2434 %or_ln942_46 = or i1 %xor_ln942_92, i1 %xor_ln942_93

]]></Node>
<StgValue><ssdm name="or_ln942_46"/></StgValue>
</operation>

<operation id="2654" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2435 %xor_ln942_174 = xor i1 %and_ln937_46, i1 %or_ln942_46

]]></Node>
<StgValue><ssdm name="xor_ln942_174"/></StgValue>
</operation>

<operation id="2655" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2436 %underflow_46 = and i1 %xor_ln942_174, i1 %p_Result_241

]]></Node>
<StgValue><ssdm name="underflow_46"/></StgValue>
</operation>

<operation id="2656" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2438 %or_ln392_46 = or i1 %overflow_93, i1 %underflow_46

]]></Node>
<StgValue><ssdm name="or_ln392_46"/></StgValue>
</operation>

<operation id="2657" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2457 %r_V_176 = mul i32 %sext_ln1319_47, i32 %sext_ln1317_47

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="2658" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2458 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_176, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2659" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2459 %p_Result_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_176, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_246"/></StgValue>
</operation>

<operation id="2660" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2460 %tp_V_141 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_176, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_141"/></StgValue>
</operation>

<operation id="2661" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2461 %p_Result_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_176, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_247"/></StgValue>
</operation>

<operation id="2662" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2462 %tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_176, i32 9

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="2663" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2463 %zext_ln423_47 = zext i1 %tmp_404

]]></Node>
<StgValue><ssdm name="zext_ln423_47"/></StgValue>
</operation>

<operation id="2664" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2464 %tp_V_142 = add i16 %zext_ln423_47, i16 %tp_V_141

]]></Node>
<StgValue><ssdm name="tp_V_142"/></StgValue>
</operation>

<operation id="2665" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2465 %p_Result_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_142, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_248"/></StgValue>
</operation>

<operation id="2666" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2466 %xor_ln942_94 = xor i1 %p_Result_248, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_94"/></StgValue>
</operation>

<operation id="2667" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2467 %carry_95 = and i1 %p_Result_247, i1 %xor_ln942_94

]]></Node>
<StgValue><ssdm name="carry_95"/></StgValue>
</operation>

<operation id="2668" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2468 %tmp_321 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_176, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="2669" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2469 %Range2_all_ones_47 = icmp_eq  i5 %tmp_321, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_47"/></StgValue>
</operation>

<operation id="2670" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2470 %tmp_323 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_176, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="2671" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2471 %Range1_all_ones_94 = icmp_eq  i6 %tmp_323, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_94"/></StgValue>
</operation>

<operation id="2672" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2472 %Range1_all_zeros_47 = icmp_eq  i6 %tmp_323, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_47"/></StgValue>
</operation>

<operation id="2673" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2473 %deleted_zeros_47 = select i1 %carry_95, i1 %Range1_all_ones_94, i1 %Range1_all_zeros_47

]]></Node>
<StgValue><ssdm name="deleted_zeros_47"/></StgValue>
</operation>

<operation id="2674" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2474 %tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_176, i32 26

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="2675" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2475 %xor_ln936_47 = xor i1 %tmp_406, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_47"/></StgValue>
</operation>

<operation id="2676" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2476 %and_ln936_47 = and i1 %Range2_all_ones_47, i1 %xor_ln936_47

]]></Node>
<StgValue><ssdm name="and_ln936_47"/></StgValue>
</operation>

<operation id="2677" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2477 %deleted_ones_94 = select i1 %carry_95, i1 %and_ln936_47, i1 %Range1_all_ones_94

]]></Node>
<StgValue><ssdm name="deleted_ones_94"/></StgValue>
</operation>

<operation id="2678" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2478 %and_ln937_47 = and i1 %carry_95, i1 %Range1_all_ones_94

]]></Node>
<StgValue><ssdm name="and_ln937_47"/></StgValue>
</operation>

<operation id="2679" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2479 %xor_ln941_142 = xor i1 %deleted_zeros_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_142"/></StgValue>
</operation>

<operation id="2680" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2480 %or_ln941_47 = or i1 %p_Result_248, i1 %xor_ln941_142

]]></Node>
<StgValue><ssdm name="or_ln941_47"/></StgValue>
</operation>

<operation id="2681" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2481 %xor_ln941_143 = xor i1 %p_Result_246, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_143"/></StgValue>
</operation>

<operation id="2682" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2482 %overflow_95 = and i1 %or_ln941_47, i1 %xor_ln941_143

]]></Node>
<StgValue><ssdm name="overflow_95"/></StgValue>
</operation>

<operation id="2683" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2483 %xor_ln942_95 = xor i1 %deleted_ones_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_95"/></StgValue>
</operation>

<operation id="2684" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2484 %or_ln942_47 = or i1 %xor_ln942_94, i1 %xor_ln942_95

]]></Node>
<StgValue><ssdm name="or_ln942_47"/></StgValue>
</operation>

<operation id="2685" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2485 %xor_ln942_175 = xor i1 %and_ln937_47, i1 %or_ln942_47

]]></Node>
<StgValue><ssdm name="xor_ln942_175"/></StgValue>
</operation>

<operation id="2686" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2486 %underflow_47 = and i1 %xor_ln942_175, i1 %p_Result_246

]]></Node>
<StgValue><ssdm name="underflow_47"/></StgValue>
</operation>

<operation id="2687" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2488 %or_ln392_47 = or i1 %overflow_95, i1 %underflow_47

]]></Node>
<StgValue><ssdm name="or_ln392_47"/></StgValue>
</operation>

<operation id="2688" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2515 %r_V_177 = mul i32 %sext_ln1319_48, i32 %sext_ln1317_48

]]></Node>
<StgValue><ssdm name="r_V_177"/></StgValue>
</operation>

<operation id="2689" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2565 %r_V_178 = mul i32 %sext_ln1319_49, i32 %sext_ln1317_49

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>

<operation id="2690" st_id="30" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2615 %r_V_179 = mul i32 %sext_ln1319_50, i32 %sext_ln1317_50

]]></Node>
<StgValue><ssdm name="r_V_179"/></StgValue>
</operation>

<operation id="2691" st_id="30" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2665 %r_V_180 = mul i32 %sext_ln1319_51, i32 %sext_ln1317_51

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>

<operation id="2692" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2721 %sext_ln1317_52 = sext i16 %di_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1317_52"/></StgValue>
</operation>

<operation id="2693" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2722 %sext_ln1319_52 = sext i16 %wi_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1319_52"/></StgValue>
</operation>

<operation id="2694" st_id="30" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2723 %r_V_181 = mul i32 %sext_ln1319_52, i32 %sext_ln1317_52

]]></Node>
<StgValue><ssdm name="r_V_181"/></StgValue>
</operation>

<operation id="2695" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2771 %sext_ln1317_53 = sext i16 %di_V_53

]]></Node>
<StgValue><ssdm name="sext_ln1317_53"/></StgValue>
</operation>

<operation id="2696" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2772 %sext_ln1319_53 = sext i16 %wi_V_53

]]></Node>
<StgValue><ssdm name="sext_ln1319_53"/></StgValue>
</operation>

<operation id="2697" st_id="30" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2773 %r_V_182 = mul i32 %sext_ln1319_53, i32 %sext_ln1317_53

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2698" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2437 %select_ln392_139 = select i1 %overflow_93, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_139"/></StgValue>
</operation>

<operation id="2699" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2439 %tp_V_140 = select i1 %or_ln392_46, i16 %select_ln392_139, i16 %tp_V_139

]]></Node>
<StgValue><ssdm name="tp_V_140"/></StgValue>
</operation>

<operation id="2700" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2441 %sext_ln859_92 = sext i16 %sum_V_92

]]></Node>
<StgValue><ssdm name="sext_ln859_92"/></StgValue>
</operation>

<operation id="2701" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2442 %sext_ln859_93 = sext i16 %tp_V_140

]]></Node>
<StgValue><ssdm name="sext_ln859_93"/></StgValue>
</operation>

<operation id="2702" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2443 %ret_V_46 = add i17 %sext_ln859_93, i17 %sext_ln859_92

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="2703" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2444 %p_Result_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_46, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_244"/></StgValue>
</operation>

<operation id="2704" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2445 %sum_V_93 = add i16 %tp_V_140, i16 %sum_V_92

]]></Node>
<StgValue><ssdm name="sum_V_93"/></StgValue>
</operation>

<operation id="2705" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2446 %p_Result_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_93, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_245"/></StgValue>
</operation>

<operation id="2706" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2447 %xor_ln941_141 = xor i1 %p_Result_244, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_141"/></StgValue>
</operation>

<operation id="2707" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2448 %overflow_94 = and i1 %p_Result_245, i1 %xor_ln941_141

]]></Node>
<StgValue><ssdm name="overflow_94"/></StgValue>
</operation>

<operation id="2708" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2449 %xor_ln348_47 = xor i1 %p_Result_244, i1 %p_Result_245

]]></Node>
<StgValue><ssdm name="xor_ln348_47"/></StgValue>
</operation>

<operation id="2709" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2450 %select_ln392_141 = select i1 %overflow_94, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_141"/></StgValue>
</operation>

<operation id="2710" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2451 %sum_V_94 = select i1 %xor_ln348_47, i16 %select_ln392_141, i16 %sum_V_93

]]></Node>
<StgValue><ssdm name="sum_V_94"/></StgValue>
</operation>

<operation id="2711" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2487 %select_ln392_142 = select i1 %overflow_95, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_142"/></StgValue>
</operation>

<operation id="2712" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2489 %tp_V_143 = select i1 %or_ln392_47, i16 %select_ln392_142, i16 %tp_V_142

]]></Node>
<StgValue><ssdm name="tp_V_143"/></StgValue>
</operation>

<operation id="2713" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2491 %sext_ln859_94 = sext i16 %sum_V_94

]]></Node>
<StgValue><ssdm name="sext_ln859_94"/></StgValue>
</operation>

<operation id="2714" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2492 %sext_ln859_95 = sext i16 %tp_V_143

]]></Node>
<StgValue><ssdm name="sext_ln859_95"/></StgValue>
</operation>

<operation id="2715" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2493 %ret_V_47 = add i17 %sext_ln859_95, i17 %sext_ln859_94

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="2716" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2494 %p_Result_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_47, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_249"/></StgValue>
</operation>

<operation id="2717" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2495 %sum_V_95 = add i16 %tp_V_143, i16 %sum_V_94

]]></Node>
<StgValue><ssdm name="sum_V_95"/></StgValue>
</operation>

<operation id="2718" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2496 %p_Result_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_95, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_250"/></StgValue>
</operation>

<operation id="2719" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2497 %xor_ln941_144 = xor i1 %p_Result_249, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_144"/></StgValue>
</operation>

<operation id="2720" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2498 %overflow_96 = and i1 %p_Result_250, i1 %xor_ln941_144

]]></Node>
<StgValue><ssdm name="overflow_96"/></StgValue>
</operation>

<operation id="2721" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2499 %xor_ln348_48 = xor i1 %p_Result_249, i1 %p_Result_250

]]></Node>
<StgValue><ssdm name="xor_ln348_48"/></StgValue>
</operation>

<operation id="2722" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2500 %select_ln392_144 = select i1 %overflow_96, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_144"/></StgValue>
</operation>

<operation id="2723" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2501 %sum_V_96 = select i1 %xor_ln348_48, i16 %select_ln392_144, i16 %sum_V_95

]]></Node>
<StgValue><ssdm name="sum_V_96"/></StgValue>
</operation>

<operation id="2724" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2515 %r_V_177 = mul i32 %sext_ln1319_48, i32 %sext_ln1317_48

]]></Node>
<StgValue><ssdm name="r_V_177"/></StgValue>
</operation>

<operation id="2725" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2516 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_177, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2726" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2517 %p_Result_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_177, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_251"/></StgValue>
</operation>

<operation id="2727" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2518 %tp_V_144 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_177, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_144"/></StgValue>
</operation>

<operation id="2728" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2519 %p_Result_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_177, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_252"/></StgValue>
</operation>

<operation id="2729" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2520 %tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_177, i32 9

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="2730" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2521 %zext_ln423_48 = zext i1 %tmp_411

]]></Node>
<StgValue><ssdm name="zext_ln423_48"/></StgValue>
</operation>

<operation id="2731" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2522 %tp_V_145 = add i16 %zext_ln423_48, i16 %tp_V_144

]]></Node>
<StgValue><ssdm name="tp_V_145"/></StgValue>
</operation>

<operation id="2732" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2523 %p_Result_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_145, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_253"/></StgValue>
</operation>

<operation id="2733" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2524 %xor_ln942_96 = xor i1 %p_Result_253, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_96"/></StgValue>
</operation>

<operation id="2734" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2525 %carry_97 = and i1 %p_Result_252, i1 %xor_ln942_96

]]></Node>
<StgValue><ssdm name="carry_97"/></StgValue>
</operation>

<operation id="2735" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2526 %tmp_324 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_177, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2736" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2527 %Range2_all_ones_48 = icmp_eq  i5 %tmp_324, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_48"/></StgValue>
</operation>

<operation id="2737" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2528 %tmp_325 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_177, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="2738" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2529 %Range1_all_ones_96 = icmp_eq  i6 %tmp_325, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_96"/></StgValue>
</operation>

<operation id="2739" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2530 %Range1_all_zeros_48 = icmp_eq  i6 %tmp_325, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_48"/></StgValue>
</operation>

<operation id="2740" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2531 %deleted_zeros_48 = select i1 %carry_97, i1 %Range1_all_ones_96, i1 %Range1_all_zeros_48

]]></Node>
<StgValue><ssdm name="deleted_zeros_48"/></StgValue>
</operation>

<operation id="2741" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2532 %tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_177, i32 26

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="2742" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2533 %xor_ln936_48 = xor i1 %tmp_413, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_48"/></StgValue>
</operation>

<operation id="2743" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2534 %and_ln936_48 = and i1 %Range2_all_ones_48, i1 %xor_ln936_48

]]></Node>
<StgValue><ssdm name="and_ln936_48"/></StgValue>
</operation>

<operation id="2744" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2535 %deleted_ones_96 = select i1 %carry_97, i1 %and_ln936_48, i1 %Range1_all_ones_96

]]></Node>
<StgValue><ssdm name="deleted_ones_96"/></StgValue>
</operation>

<operation id="2745" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2536 %and_ln937_48 = and i1 %carry_97, i1 %Range1_all_ones_96

]]></Node>
<StgValue><ssdm name="and_ln937_48"/></StgValue>
</operation>

<operation id="2746" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2537 %xor_ln941_145 = xor i1 %deleted_zeros_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_145"/></StgValue>
</operation>

<operation id="2747" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2538 %or_ln941_48 = or i1 %p_Result_253, i1 %xor_ln941_145

]]></Node>
<StgValue><ssdm name="or_ln941_48"/></StgValue>
</operation>

<operation id="2748" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2539 %xor_ln941_146 = xor i1 %p_Result_251, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_146"/></StgValue>
</operation>

<operation id="2749" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2540 %overflow_97 = and i1 %or_ln941_48, i1 %xor_ln941_146

]]></Node>
<StgValue><ssdm name="overflow_97"/></StgValue>
</operation>

<operation id="2750" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2541 %xor_ln942_97 = xor i1 %deleted_ones_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_97"/></StgValue>
</operation>

<operation id="2751" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2542 %or_ln942_48 = or i1 %xor_ln942_96, i1 %xor_ln942_97

]]></Node>
<StgValue><ssdm name="or_ln942_48"/></StgValue>
</operation>

<operation id="2752" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2543 %xor_ln942_176 = xor i1 %and_ln937_48, i1 %or_ln942_48

]]></Node>
<StgValue><ssdm name="xor_ln942_176"/></StgValue>
</operation>

<operation id="2753" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2544 %underflow_48 = and i1 %xor_ln942_176, i1 %p_Result_251

]]></Node>
<StgValue><ssdm name="underflow_48"/></StgValue>
</operation>

<operation id="2754" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2546 %or_ln392_48 = or i1 %overflow_97, i1 %underflow_48

]]></Node>
<StgValue><ssdm name="or_ln392_48"/></StgValue>
</operation>

<operation id="2755" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2565 %r_V_178 = mul i32 %sext_ln1319_49, i32 %sext_ln1317_49

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>

<operation id="2756" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2566 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_178, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2757" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2567 %p_Result_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_178, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_256"/></StgValue>
</operation>

<operation id="2758" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2568 %tp_V_147 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_178, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_147"/></StgValue>
</operation>

<operation id="2759" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2569 %p_Result_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_178, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_257"/></StgValue>
</operation>

<operation id="2760" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2570 %tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_178, i32 9

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2761" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2571 %zext_ln423_49 = zext i1 %tmp_418

]]></Node>
<StgValue><ssdm name="zext_ln423_49"/></StgValue>
</operation>

<operation id="2762" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2572 %tp_V_148 = add i16 %zext_ln423_49, i16 %tp_V_147

]]></Node>
<StgValue><ssdm name="tp_V_148"/></StgValue>
</operation>

<operation id="2763" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2573 %p_Result_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_148, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_258"/></StgValue>
</operation>

<operation id="2764" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2574 %xor_ln942_98 = xor i1 %p_Result_258, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_98"/></StgValue>
</operation>

<operation id="2765" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2575 %carry_99 = and i1 %p_Result_257, i1 %xor_ln942_98

]]></Node>
<StgValue><ssdm name="carry_99"/></StgValue>
</operation>

<operation id="2766" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2576 %tmp_326 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_178, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="2767" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2577 %Range2_all_ones_49 = icmp_eq  i5 %tmp_326, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_49"/></StgValue>
</operation>

<operation id="2768" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2578 %tmp_328 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_178, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="2769" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2579 %Range1_all_ones_98 = icmp_eq  i6 %tmp_328, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_98"/></StgValue>
</operation>

<operation id="2770" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2580 %Range1_all_zeros_49 = icmp_eq  i6 %tmp_328, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_49"/></StgValue>
</operation>

<operation id="2771" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2581 %deleted_zeros_49 = select i1 %carry_99, i1 %Range1_all_ones_98, i1 %Range1_all_zeros_49

]]></Node>
<StgValue><ssdm name="deleted_zeros_49"/></StgValue>
</operation>

<operation id="2772" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2582 %tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_178, i32 26

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="2773" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2583 %xor_ln936_49 = xor i1 %tmp_420, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_49"/></StgValue>
</operation>

<operation id="2774" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2584 %and_ln936_49 = and i1 %Range2_all_ones_49, i1 %xor_ln936_49

]]></Node>
<StgValue><ssdm name="and_ln936_49"/></StgValue>
</operation>

<operation id="2775" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2585 %deleted_ones_98 = select i1 %carry_99, i1 %and_ln936_49, i1 %Range1_all_ones_98

]]></Node>
<StgValue><ssdm name="deleted_ones_98"/></StgValue>
</operation>

<operation id="2776" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2586 %and_ln937_49 = and i1 %carry_99, i1 %Range1_all_ones_98

]]></Node>
<StgValue><ssdm name="and_ln937_49"/></StgValue>
</operation>

<operation id="2777" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2587 %xor_ln941_148 = xor i1 %deleted_zeros_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_148"/></StgValue>
</operation>

<operation id="2778" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2588 %or_ln941_49 = or i1 %p_Result_258, i1 %xor_ln941_148

]]></Node>
<StgValue><ssdm name="or_ln941_49"/></StgValue>
</operation>

<operation id="2779" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2589 %xor_ln941_149 = xor i1 %p_Result_256, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_149"/></StgValue>
</operation>

<operation id="2780" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2590 %overflow_99 = and i1 %or_ln941_49, i1 %xor_ln941_149

]]></Node>
<StgValue><ssdm name="overflow_99"/></StgValue>
</operation>

<operation id="2781" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2591 %xor_ln942_99 = xor i1 %deleted_ones_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_99"/></StgValue>
</operation>

<operation id="2782" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2592 %or_ln942_49 = or i1 %xor_ln942_98, i1 %xor_ln942_99

]]></Node>
<StgValue><ssdm name="or_ln942_49"/></StgValue>
</operation>

<operation id="2783" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2593 %xor_ln942_177 = xor i1 %and_ln937_49, i1 %or_ln942_49

]]></Node>
<StgValue><ssdm name="xor_ln942_177"/></StgValue>
</operation>

<operation id="2784" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2594 %underflow_49 = and i1 %xor_ln942_177, i1 %p_Result_256

]]></Node>
<StgValue><ssdm name="underflow_49"/></StgValue>
</operation>

<operation id="2785" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2596 %or_ln392_49 = or i1 %overflow_99, i1 %underflow_49

]]></Node>
<StgValue><ssdm name="or_ln392_49"/></StgValue>
</operation>

<operation id="2786" st_id="31" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2615 %r_V_179 = mul i32 %sext_ln1319_50, i32 %sext_ln1317_50

]]></Node>
<StgValue><ssdm name="r_V_179"/></StgValue>
</operation>

<operation id="2787" st_id="31" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2665 %r_V_180 = mul i32 %sext_ln1319_51, i32 %sext_ln1317_51

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>

<operation id="2788" st_id="31" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2723 %r_V_181 = mul i32 %sext_ln1319_52, i32 %sext_ln1317_52

]]></Node>
<StgValue><ssdm name="r_V_181"/></StgValue>
</operation>

<operation id="2789" st_id="31" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2773 %r_V_182 = mul i32 %sext_ln1319_53, i32 %sext_ln1317_53

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>

<operation id="2790" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2821 %sext_ln1317_54 = sext i16 %di_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1317_54"/></StgValue>
</operation>

<operation id="2791" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2822 %sext_ln1319_54 = sext i16 %wi_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1319_54"/></StgValue>
</operation>

<operation id="2792" st_id="31" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2823 %r_V_183 = mul i32 %sext_ln1319_54, i32 %sext_ln1317_54

]]></Node>
<StgValue><ssdm name="r_V_183"/></StgValue>
</operation>

<operation id="2793" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2871 %sext_ln1317_55 = sext i16 %di_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1317_55"/></StgValue>
</operation>

<operation id="2794" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2872 %sext_ln1319_55 = sext i16 %wi_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1319_55"/></StgValue>
</operation>

<operation id="2795" st_id="31" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2873 %r_V_184 = mul i32 %sext_ln1319_55, i32 %sext_ln1317_55

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2796" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2545 %select_ln392_145 = select i1 %overflow_97, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_145"/></StgValue>
</operation>

<operation id="2797" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2547 %tp_V_146 = select i1 %or_ln392_48, i16 %select_ln392_145, i16 %tp_V_145

]]></Node>
<StgValue><ssdm name="tp_V_146"/></StgValue>
</operation>

<operation id="2798" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2549 %sext_ln859_96 = sext i16 %sum_V_96

]]></Node>
<StgValue><ssdm name="sext_ln859_96"/></StgValue>
</operation>

<operation id="2799" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2550 %sext_ln859_97 = sext i16 %tp_V_146

]]></Node>
<StgValue><ssdm name="sext_ln859_97"/></StgValue>
</operation>

<operation id="2800" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2551 %ret_V_48 = add i17 %sext_ln859_97, i17 %sext_ln859_96

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="2801" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2552 %p_Result_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_48, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_254"/></StgValue>
</operation>

<operation id="2802" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2553 %sum_V_97 = add i16 %tp_V_146, i16 %sum_V_96

]]></Node>
<StgValue><ssdm name="sum_V_97"/></StgValue>
</operation>

<operation id="2803" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2554 %p_Result_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_97, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_255"/></StgValue>
</operation>

<operation id="2804" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2555 %xor_ln941_147 = xor i1 %p_Result_254, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_147"/></StgValue>
</operation>

<operation id="2805" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2556 %overflow_98 = and i1 %p_Result_255, i1 %xor_ln941_147

]]></Node>
<StgValue><ssdm name="overflow_98"/></StgValue>
</operation>

<operation id="2806" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2557 %xor_ln348_49 = xor i1 %p_Result_254, i1 %p_Result_255

]]></Node>
<StgValue><ssdm name="xor_ln348_49"/></StgValue>
</operation>

<operation id="2807" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2558 %select_ln392_147 = select i1 %overflow_98, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_147"/></StgValue>
</operation>

<operation id="2808" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2559 %sum_V_98 = select i1 %xor_ln348_49, i16 %select_ln392_147, i16 %sum_V_97

]]></Node>
<StgValue><ssdm name="sum_V_98"/></StgValue>
</operation>

<operation id="2809" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2595 %select_ln392_148 = select i1 %overflow_99, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_148"/></StgValue>
</operation>

<operation id="2810" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2597 %tp_V_149 = select i1 %or_ln392_49, i16 %select_ln392_148, i16 %tp_V_148

]]></Node>
<StgValue><ssdm name="tp_V_149"/></StgValue>
</operation>

<operation id="2811" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2599 %sext_ln859_98 = sext i16 %sum_V_98

]]></Node>
<StgValue><ssdm name="sext_ln859_98"/></StgValue>
</operation>

<operation id="2812" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2600 %sext_ln859_99 = sext i16 %tp_V_149

]]></Node>
<StgValue><ssdm name="sext_ln859_99"/></StgValue>
</operation>

<operation id="2813" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2601 %ret_V_49 = add i17 %sext_ln859_99, i17 %sext_ln859_98

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="2814" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2602 %p_Result_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_49, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_259"/></StgValue>
</operation>

<operation id="2815" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2603 %sum_V_99 = add i16 %tp_V_149, i16 %sum_V_98

]]></Node>
<StgValue><ssdm name="sum_V_99"/></StgValue>
</operation>

<operation id="2816" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2604 %p_Result_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_99, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_260"/></StgValue>
</operation>

<operation id="2817" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2605 %xor_ln941_150 = xor i1 %p_Result_259, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_150"/></StgValue>
</operation>

<operation id="2818" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2606 %overflow_100 = and i1 %p_Result_260, i1 %xor_ln941_150

]]></Node>
<StgValue><ssdm name="overflow_100"/></StgValue>
</operation>

<operation id="2819" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2607 %xor_ln348_50 = xor i1 %p_Result_259, i1 %p_Result_260

]]></Node>
<StgValue><ssdm name="xor_ln348_50"/></StgValue>
</operation>

<operation id="2820" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2608 %select_ln392_150 = select i1 %overflow_100, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_150"/></StgValue>
</operation>

<operation id="2821" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2609 %sum_V_100 = select i1 %xor_ln348_50, i16 %select_ln392_150, i16 %sum_V_99

]]></Node>
<StgValue><ssdm name="sum_V_100"/></StgValue>
</operation>

<operation id="2822" st_id="32" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2615 %r_V_179 = mul i32 %sext_ln1319_50, i32 %sext_ln1317_50

]]></Node>
<StgValue><ssdm name="r_V_179"/></StgValue>
</operation>

<operation id="2823" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2616 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_179, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2824" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2617 %p_Result_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_179, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_261"/></StgValue>
</operation>

<operation id="2825" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2618 %tp_V_150 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_179, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_150"/></StgValue>
</operation>

<operation id="2826" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2619 %p_Result_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_179, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_262"/></StgValue>
</operation>

<operation id="2827" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2620 %tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_179, i32 9

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="2828" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2621 %zext_ln423_50 = zext i1 %tmp_425

]]></Node>
<StgValue><ssdm name="zext_ln423_50"/></StgValue>
</operation>

<operation id="2829" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2622 %tp_V_151 = add i16 %zext_ln423_50, i16 %tp_V_150

]]></Node>
<StgValue><ssdm name="tp_V_151"/></StgValue>
</operation>

<operation id="2830" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2623 %p_Result_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_151, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_263"/></StgValue>
</operation>

<operation id="2831" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2624 %xor_ln942_100 = xor i1 %p_Result_263, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_100"/></StgValue>
</operation>

<operation id="2832" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2625 %carry_101 = and i1 %p_Result_262, i1 %xor_ln942_100

]]></Node>
<StgValue><ssdm name="carry_101"/></StgValue>
</operation>

<operation id="2833" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2626 %tmp_330 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_179, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="2834" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2627 %Range2_all_ones_50 = icmp_eq  i5 %tmp_330, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_50"/></StgValue>
</operation>

<operation id="2835" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2628 %tmp_331 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_179, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2836" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2629 %Range1_all_ones_100 = icmp_eq  i6 %tmp_331, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_100"/></StgValue>
</operation>

<operation id="2837" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2630 %Range1_all_zeros_50 = icmp_eq  i6 %tmp_331, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_50"/></StgValue>
</operation>

<operation id="2838" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2631 %deleted_zeros_50 = select i1 %carry_101, i1 %Range1_all_ones_100, i1 %Range1_all_zeros_50

]]></Node>
<StgValue><ssdm name="deleted_zeros_50"/></StgValue>
</operation>

<operation id="2839" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2632 %tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_179, i32 26

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2840" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2633 %xor_ln936_50 = xor i1 %tmp_427, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_50"/></StgValue>
</operation>

<operation id="2841" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2634 %and_ln936_50 = and i1 %Range2_all_ones_50, i1 %xor_ln936_50

]]></Node>
<StgValue><ssdm name="and_ln936_50"/></StgValue>
</operation>

<operation id="2842" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2635 %deleted_ones_100 = select i1 %carry_101, i1 %and_ln936_50, i1 %Range1_all_ones_100

]]></Node>
<StgValue><ssdm name="deleted_ones_100"/></StgValue>
</operation>

<operation id="2843" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2636 %and_ln937_50 = and i1 %carry_101, i1 %Range1_all_ones_100

]]></Node>
<StgValue><ssdm name="and_ln937_50"/></StgValue>
</operation>

<operation id="2844" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2637 %xor_ln941_151 = xor i1 %deleted_zeros_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_151"/></StgValue>
</operation>

<operation id="2845" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2638 %or_ln941_50 = or i1 %p_Result_263, i1 %xor_ln941_151

]]></Node>
<StgValue><ssdm name="or_ln941_50"/></StgValue>
</operation>

<operation id="2846" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2639 %xor_ln941_152 = xor i1 %p_Result_261, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_152"/></StgValue>
</operation>

<operation id="2847" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2640 %overflow_101 = and i1 %or_ln941_50, i1 %xor_ln941_152

]]></Node>
<StgValue><ssdm name="overflow_101"/></StgValue>
</operation>

<operation id="2848" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2641 %xor_ln942_101 = xor i1 %deleted_ones_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_101"/></StgValue>
</operation>

<operation id="2849" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2642 %or_ln942_50 = or i1 %xor_ln942_100, i1 %xor_ln942_101

]]></Node>
<StgValue><ssdm name="or_ln942_50"/></StgValue>
</operation>

<operation id="2850" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2643 %xor_ln942_178 = xor i1 %and_ln937_50, i1 %or_ln942_50

]]></Node>
<StgValue><ssdm name="xor_ln942_178"/></StgValue>
</operation>

<operation id="2851" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2644 %underflow_50 = and i1 %xor_ln942_178, i1 %p_Result_261

]]></Node>
<StgValue><ssdm name="underflow_50"/></StgValue>
</operation>

<operation id="2852" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2646 %or_ln392_50 = or i1 %overflow_101, i1 %underflow_50

]]></Node>
<StgValue><ssdm name="or_ln392_50"/></StgValue>
</operation>

<operation id="2853" st_id="32" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2665 %r_V_180 = mul i32 %sext_ln1319_51, i32 %sext_ln1317_51

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>

<operation id="2854" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2666 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_180, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2855" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2667 %p_Result_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_180, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_266"/></StgValue>
</operation>

<operation id="2856" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2668 %tp_V_153 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_180, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_153"/></StgValue>
</operation>

<operation id="2857" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2669 %p_Result_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_180, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_267"/></StgValue>
</operation>

<operation id="2858" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2670 %tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_180, i32 9

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="2859" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2671 %zext_ln423_51 = zext i1 %tmp_432

]]></Node>
<StgValue><ssdm name="zext_ln423_51"/></StgValue>
</operation>

<operation id="2860" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2672 %tp_V_154 = add i16 %zext_ln423_51, i16 %tp_V_153

]]></Node>
<StgValue><ssdm name="tp_V_154"/></StgValue>
</operation>

<operation id="2861" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2673 %p_Result_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_154, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_268"/></StgValue>
</operation>

<operation id="2862" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2674 %xor_ln942_102 = xor i1 %p_Result_268, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_102"/></StgValue>
</operation>

<operation id="2863" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2675 %carry_103 = and i1 %p_Result_267, i1 %xor_ln942_102

]]></Node>
<StgValue><ssdm name="carry_103"/></StgValue>
</operation>

<operation id="2864" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2676 %tmp_332 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_180, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="2865" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2677 %Range2_all_ones_51 = icmp_eq  i5 %tmp_332, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_51"/></StgValue>
</operation>

<operation id="2866" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2678 %tmp_333 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_180, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2867" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2679 %Range1_all_ones_102 = icmp_eq  i6 %tmp_333, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_102"/></StgValue>
</operation>

<operation id="2868" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2680 %Range1_all_zeros_51 = icmp_eq  i6 %tmp_333, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_51"/></StgValue>
</operation>

<operation id="2869" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2681 %deleted_zeros_51 = select i1 %carry_103, i1 %Range1_all_ones_102, i1 %Range1_all_zeros_51

]]></Node>
<StgValue><ssdm name="deleted_zeros_51"/></StgValue>
</operation>

<operation id="2870" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2682 %tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_180, i32 26

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="2871" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2683 %xor_ln936_51 = xor i1 %tmp_434, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_51"/></StgValue>
</operation>

<operation id="2872" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2684 %and_ln936_51 = and i1 %Range2_all_ones_51, i1 %xor_ln936_51

]]></Node>
<StgValue><ssdm name="and_ln936_51"/></StgValue>
</operation>

<operation id="2873" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2685 %deleted_ones_102 = select i1 %carry_103, i1 %and_ln936_51, i1 %Range1_all_ones_102

]]></Node>
<StgValue><ssdm name="deleted_ones_102"/></StgValue>
</operation>

<operation id="2874" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2686 %and_ln937_51 = and i1 %carry_103, i1 %Range1_all_ones_102

]]></Node>
<StgValue><ssdm name="and_ln937_51"/></StgValue>
</operation>

<operation id="2875" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2687 %xor_ln941_154 = xor i1 %deleted_zeros_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_154"/></StgValue>
</operation>

<operation id="2876" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2688 %or_ln941_51 = or i1 %p_Result_268, i1 %xor_ln941_154

]]></Node>
<StgValue><ssdm name="or_ln941_51"/></StgValue>
</operation>

<operation id="2877" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2689 %xor_ln941_155 = xor i1 %p_Result_266, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_155"/></StgValue>
</operation>

<operation id="2878" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2690 %overflow_103 = and i1 %or_ln941_51, i1 %xor_ln941_155

]]></Node>
<StgValue><ssdm name="overflow_103"/></StgValue>
</operation>

<operation id="2879" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2691 %xor_ln942_103 = xor i1 %deleted_ones_102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_103"/></StgValue>
</operation>

<operation id="2880" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2692 %or_ln942_51 = or i1 %xor_ln942_102, i1 %xor_ln942_103

]]></Node>
<StgValue><ssdm name="or_ln942_51"/></StgValue>
</operation>

<operation id="2881" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2693 %xor_ln942_179 = xor i1 %and_ln937_51, i1 %or_ln942_51

]]></Node>
<StgValue><ssdm name="xor_ln942_179"/></StgValue>
</operation>

<operation id="2882" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2694 %underflow_51 = and i1 %xor_ln942_179, i1 %p_Result_266

]]></Node>
<StgValue><ssdm name="underflow_51"/></StgValue>
</operation>

<operation id="2883" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2696 %or_ln392_51 = or i1 %overflow_103, i1 %underflow_51

]]></Node>
<StgValue><ssdm name="or_ln392_51"/></StgValue>
</operation>

<operation id="2884" st_id="32" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2723 %r_V_181 = mul i32 %sext_ln1319_52, i32 %sext_ln1317_52

]]></Node>
<StgValue><ssdm name="r_V_181"/></StgValue>
</operation>

<operation id="2885" st_id="32" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2773 %r_V_182 = mul i32 %sext_ln1319_53, i32 %sext_ln1317_53

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>

<operation id="2886" st_id="32" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2823 %r_V_183 = mul i32 %sext_ln1319_54, i32 %sext_ln1317_54

]]></Node>
<StgValue><ssdm name="r_V_183"/></StgValue>
</operation>

<operation id="2887" st_id="32" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2873 %r_V_184 = mul i32 %sext_ln1319_55, i32 %sext_ln1317_55

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>

<operation id="2888" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2929 %sext_ln1317_56 = sext i16 %di_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1317_56"/></StgValue>
</operation>

<operation id="2889" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2930 %sext_ln1319_56 = sext i16 %wi_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1319_56"/></StgValue>
</operation>

<operation id="2890" st_id="32" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2931 %r_V_185 = mul i32 %sext_ln1319_56, i32 %sext_ln1317_56

]]></Node>
<StgValue><ssdm name="r_V_185"/></StgValue>
</operation>

<operation id="2891" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2979 %sext_ln1317_57 = sext i16 %di_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1317_57"/></StgValue>
</operation>

<operation id="2892" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2980 %sext_ln1319_57 = sext i16 %wi_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1319_57"/></StgValue>
</operation>

<operation id="2893" st_id="32" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2981 %r_V_186 = mul i32 %sext_ln1319_57, i32 %sext_ln1317_57

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2894" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2645 %select_ln392_151 = select i1 %overflow_101, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_151"/></StgValue>
</operation>

<operation id="2895" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2647 %tp_V_152 = select i1 %or_ln392_50, i16 %select_ln392_151, i16 %tp_V_151

]]></Node>
<StgValue><ssdm name="tp_V_152"/></StgValue>
</operation>

<operation id="2896" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2649 %sext_ln859_100 = sext i16 %sum_V_100

]]></Node>
<StgValue><ssdm name="sext_ln859_100"/></StgValue>
</operation>

<operation id="2897" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2650 %sext_ln859_101 = sext i16 %tp_V_152

]]></Node>
<StgValue><ssdm name="sext_ln859_101"/></StgValue>
</operation>

<operation id="2898" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2651 %ret_V_50 = add i17 %sext_ln859_101, i17 %sext_ln859_100

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="2899" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2652 %p_Result_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_50, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_264"/></StgValue>
</operation>

<operation id="2900" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2653 %sum_V_101 = add i16 %tp_V_152, i16 %sum_V_100

]]></Node>
<StgValue><ssdm name="sum_V_101"/></StgValue>
</operation>

<operation id="2901" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2654 %p_Result_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_101, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_265"/></StgValue>
</operation>

<operation id="2902" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2655 %xor_ln941_153 = xor i1 %p_Result_264, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_153"/></StgValue>
</operation>

<operation id="2903" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2656 %overflow_102 = and i1 %p_Result_265, i1 %xor_ln941_153

]]></Node>
<StgValue><ssdm name="overflow_102"/></StgValue>
</operation>

<operation id="2904" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2657 %xor_ln348_51 = xor i1 %p_Result_264, i1 %p_Result_265

]]></Node>
<StgValue><ssdm name="xor_ln348_51"/></StgValue>
</operation>

<operation id="2905" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2658 %select_ln392_153 = select i1 %overflow_102, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_153"/></StgValue>
</operation>

<operation id="2906" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2659 %sum_V_102 = select i1 %xor_ln348_51, i16 %select_ln392_153, i16 %sum_V_101

]]></Node>
<StgValue><ssdm name="sum_V_102"/></StgValue>
</operation>

<operation id="2907" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2695 %select_ln392_154 = select i1 %overflow_103, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_154"/></StgValue>
</operation>

<operation id="2908" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2697 %tp_V_155 = select i1 %or_ln392_51, i16 %select_ln392_154, i16 %tp_V_154

]]></Node>
<StgValue><ssdm name="tp_V_155"/></StgValue>
</operation>

<operation id="2909" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2699 %sext_ln859_102 = sext i16 %sum_V_102

]]></Node>
<StgValue><ssdm name="sext_ln859_102"/></StgValue>
</operation>

<operation id="2910" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2700 %sext_ln859_103 = sext i16 %tp_V_155

]]></Node>
<StgValue><ssdm name="sext_ln859_103"/></StgValue>
</operation>

<operation id="2911" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2701 %ret_V_51 = add i17 %sext_ln859_103, i17 %sext_ln859_102

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="2912" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2702 %p_Result_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_51, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_269"/></StgValue>
</operation>

<operation id="2913" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2703 %sum_V_103 = add i16 %tp_V_155, i16 %sum_V_102

]]></Node>
<StgValue><ssdm name="sum_V_103"/></StgValue>
</operation>

<operation id="2914" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2704 %p_Result_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_103, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_270"/></StgValue>
</operation>

<operation id="2915" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2705 %xor_ln941_156 = xor i1 %p_Result_269, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_156"/></StgValue>
</operation>

<operation id="2916" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2706 %overflow_104 = and i1 %p_Result_270, i1 %xor_ln941_156

]]></Node>
<StgValue><ssdm name="overflow_104"/></StgValue>
</operation>

<operation id="2917" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2707 %xor_ln348_52 = xor i1 %p_Result_269, i1 %p_Result_270

]]></Node>
<StgValue><ssdm name="xor_ln348_52"/></StgValue>
</operation>

<operation id="2918" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2708 %select_ln392_156 = select i1 %overflow_104, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_156"/></StgValue>
</operation>

<operation id="2919" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2709 %sum_V_104 = select i1 %xor_ln348_52, i16 %select_ln392_156, i16 %sum_V_103

]]></Node>
<StgValue><ssdm name="sum_V_104"/></StgValue>
</operation>

<operation id="2920" st_id="33" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2723 %r_V_181 = mul i32 %sext_ln1319_52, i32 %sext_ln1317_52

]]></Node>
<StgValue><ssdm name="r_V_181"/></StgValue>
</operation>

<operation id="2921" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2724 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_181, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2922" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2725 %p_Result_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_181, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_271"/></StgValue>
</operation>

<operation id="2923" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2726 %tp_V_156 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_181, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_156"/></StgValue>
</operation>

<operation id="2924" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2727 %p_Result_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_181, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_272"/></StgValue>
</operation>

<operation id="2925" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2728 %tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_181, i32 9

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2926" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2729 %zext_ln423_52 = zext i1 %tmp_439

]]></Node>
<StgValue><ssdm name="zext_ln423_52"/></StgValue>
</operation>

<operation id="2927" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2730 %tp_V_157 = add i16 %zext_ln423_52, i16 %tp_V_156

]]></Node>
<StgValue><ssdm name="tp_V_157"/></StgValue>
</operation>

<operation id="2928" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2731 %p_Result_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_157, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_273"/></StgValue>
</operation>

<operation id="2929" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2732 %xor_ln942_104 = xor i1 %p_Result_273, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_104"/></StgValue>
</operation>

<operation id="2930" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2733 %carry_105 = and i1 %p_Result_272, i1 %xor_ln942_104

]]></Node>
<StgValue><ssdm name="carry_105"/></StgValue>
</operation>

<operation id="2931" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2734 %tmp_335 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_181, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="2932" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2735 %Range2_all_ones_52 = icmp_eq  i5 %tmp_335, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_52"/></StgValue>
</operation>

<operation id="2933" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2736 %tmp_337 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_181, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="2934" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2737 %Range1_all_ones_104 = icmp_eq  i6 %tmp_337, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_104"/></StgValue>
</operation>

<operation id="2935" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2738 %Range1_all_zeros_52 = icmp_eq  i6 %tmp_337, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_52"/></StgValue>
</operation>

<operation id="2936" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2739 %deleted_zeros_52 = select i1 %carry_105, i1 %Range1_all_ones_104, i1 %Range1_all_zeros_52

]]></Node>
<StgValue><ssdm name="deleted_zeros_52"/></StgValue>
</operation>

<operation id="2937" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2740 %tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_181, i32 26

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2938" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2741 %xor_ln936_52 = xor i1 %tmp_441, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_52"/></StgValue>
</operation>

<operation id="2939" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2742 %and_ln936_52 = and i1 %Range2_all_ones_52, i1 %xor_ln936_52

]]></Node>
<StgValue><ssdm name="and_ln936_52"/></StgValue>
</operation>

<operation id="2940" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2743 %deleted_ones_104 = select i1 %carry_105, i1 %and_ln936_52, i1 %Range1_all_ones_104

]]></Node>
<StgValue><ssdm name="deleted_ones_104"/></StgValue>
</operation>

<operation id="2941" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2744 %and_ln937_52 = and i1 %carry_105, i1 %Range1_all_ones_104

]]></Node>
<StgValue><ssdm name="and_ln937_52"/></StgValue>
</operation>

<operation id="2942" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2745 %xor_ln941_157 = xor i1 %deleted_zeros_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_157"/></StgValue>
</operation>

<operation id="2943" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2746 %or_ln941_52 = or i1 %p_Result_273, i1 %xor_ln941_157

]]></Node>
<StgValue><ssdm name="or_ln941_52"/></StgValue>
</operation>

<operation id="2944" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2747 %xor_ln941_158 = xor i1 %p_Result_271, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_158"/></StgValue>
</operation>

<operation id="2945" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2748 %overflow_105 = and i1 %or_ln941_52, i1 %xor_ln941_158

]]></Node>
<StgValue><ssdm name="overflow_105"/></StgValue>
</operation>

<operation id="2946" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2749 %xor_ln942_105 = xor i1 %deleted_ones_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_105"/></StgValue>
</operation>

<operation id="2947" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2750 %or_ln942_52 = or i1 %xor_ln942_104, i1 %xor_ln942_105

]]></Node>
<StgValue><ssdm name="or_ln942_52"/></StgValue>
</operation>

<operation id="2948" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2751 %xor_ln942_180 = xor i1 %and_ln937_52, i1 %or_ln942_52

]]></Node>
<StgValue><ssdm name="xor_ln942_180"/></StgValue>
</operation>

<operation id="2949" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2752 %underflow_52 = and i1 %xor_ln942_180, i1 %p_Result_271

]]></Node>
<StgValue><ssdm name="underflow_52"/></StgValue>
</operation>

<operation id="2950" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2754 %or_ln392_52 = or i1 %overflow_105, i1 %underflow_52

]]></Node>
<StgValue><ssdm name="or_ln392_52"/></StgValue>
</operation>

<operation id="2951" st_id="33" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2773 %r_V_182 = mul i32 %sext_ln1319_53, i32 %sext_ln1317_53

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>

<operation id="2952" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2774 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_182, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2953" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2775 %p_Result_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_182, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_276"/></StgValue>
</operation>

<operation id="2954" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2776 %tp_V_159 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_182, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_159"/></StgValue>
</operation>

<operation id="2955" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2777 %p_Result_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_182, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_277"/></StgValue>
</operation>

<operation id="2956" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2778 %tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_182, i32 9

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2957" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2779 %zext_ln423_53 = zext i1 %tmp_446

]]></Node>
<StgValue><ssdm name="zext_ln423_53"/></StgValue>
</operation>

<operation id="2958" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2780 %tp_V_160 = add i16 %zext_ln423_53, i16 %tp_V_159

]]></Node>
<StgValue><ssdm name="tp_V_160"/></StgValue>
</operation>

<operation id="2959" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2781 %p_Result_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_160, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_278"/></StgValue>
</operation>

<operation id="2960" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2782 %xor_ln942_106 = xor i1 %p_Result_278, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_106"/></StgValue>
</operation>

<operation id="2961" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2783 %carry_107 = and i1 %p_Result_277, i1 %xor_ln942_106

]]></Node>
<StgValue><ssdm name="carry_107"/></StgValue>
</operation>

<operation id="2962" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2784 %tmp_338 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_182, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="2963" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2785 %Range2_all_ones_53 = icmp_eq  i5 %tmp_338, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_53"/></StgValue>
</operation>

<operation id="2964" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2786 %tmp_339 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_182, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="2965" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2787 %Range1_all_ones_106 = icmp_eq  i6 %tmp_339, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_106"/></StgValue>
</operation>

<operation id="2966" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2788 %Range1_all_zeros_53 = icmp_eq  i6 %tmp_339, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_53"/></StgValue>
</operation>

<operation id="2967" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2789 %deleted_zeros_53 = select i1 %carry_107, i1 %Range1_all_ones_106, i1 %Range1_all_zeros_53

]]></Node>
<StgValue><ssdm name="deleted_zeros_53"/></StgValue>
</operation>

<operation id="2968" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2790 %tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_182, i32 26

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2969" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2791 %xor_ln936_53 = xor i1 %tmp_448, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_53"/></StgValue>
</operation>

<operation id="2970" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2792 %and_ln936_53 = and i1 %Range2_all_ones_53, i1 %xor_ln936_53

]]></Node>
<StgValue><ssdm name="and_ln936_53"/></StgValue>
</operation>

<operation id="2971" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2793 %deleted_ones_106 = select i1 %carry_107, i1 %and_ln936_53, i1 %Range1_all_ones_106

]]></Node>
<StgValue><ssdm name="deleted_ones_106"/></StgValue>
</operation>

<operation id="2972" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2794 %and_ln937_53 = and i1 %carry_107, i1 %Range1_all_ones_106

]]></Node>
<StgValue><ssdm name="and_ln937_53"/></StgValue>
</operation>

<operation id="2973" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2795 %xor_ln941_160 = xor i1 %deleted_zeros_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_160"/></StgValue>
</operation>

<operation id="2974" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2796 %or_ln941_53 = or i1 %p_Result_278, i1 %xor_ln941_160

]]></Node>
<StgValue><ssdm name="or_ln941_53"/></StgValue>
</operation>

<operation id="2975" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2797 %xor_ln941_161 = xor i1 %p_Result_276, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_161"/></StgValue>
</operation>

<operation id="2976" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2798 %overflow_107 = and i1 %or_ln941_53, i1 %xor_ln941_161

]]></Node>
<StgValue><ssdm name="overflow_107"/></StgValue>
</operation>

<operation id="2977" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2799 %xor_ln942_107 = xor i1 %deleted_ones_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_107"/></StgValue>
</operation>

<operation id="2978" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2800 %or_ln942_53 = or i1 %xor_ln942_106, i1 %xor_ln942_107

]]></Node>
<StgValue><ssdm name="or_ln942_53"/></StgValue>
</operation>

<operation id="2979" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2801 %xor_ln942_181 = xor i1 %and_ln937_53, i1 %or_ln942_53

]]></Node>
<StgValue><ssdm name="xor_ln942_181"/></StgValue>
</operation>

<operation id="2980" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2802 %underflow_53 = and i1 %xor_ln942_181, i1 %p_Result_276

]]></Node>
<StgValue><ssdm name="underflow_53"/></StgValue>
</operation>

<operation id="2981" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2804 %or_ln392_53 = or i1 %overflow_107, i1 %underflow_53

]]></Node>
<StgValue><ssdm name="or_ln392_53"/></StgValue>
</operation>

<operation id="2982" st_id="33" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2823 %r_V_183 = mul i32 %sext_ln1319_54, i32 %sext_ln1317_54

]]></Node>
<StgValue><ssdm name="r_V_183"/></StgValue>
</operation>

<operation id="2983" st_id="33" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2873 %r_V_184 = mul i32 %sext_ln1319_55, i32 %sext_ln1317_55

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>

<operation id="2984" st_id="33" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2931 %r_V_185 = mul i32 %sext_ln1319_56, i32 %sext_ln1317_56

]]></Node>
<StgValue><ssdm name="r_V_185"/></StgValue>
</operation>

<operation id="2985" st_id="33" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2981 %r_V_186 = mul i32 %sext_ln1319_57, i32 %sext_ln1317_57

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>

<operation id="2986" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3029 %sext_ln1317_58 = sext i16 %di_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1317_58"/></StgValue>
</operation>

<operation id="2987" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3030 %sext_ln1319_58 = sext i16 %wi_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1319_58"/></StgValue>
</operation>

<operation id="2988" st_id="33" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3031 %r_V_187 = mul i32 %sext_ln1319_58, i32 %sext_ln1317_58

]]></Node>
<StgValue><ssdm name="r_V_187"/></StgValue>
</operation>

<operation id="2989" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3079 %sext_ln1317_59 = sext i16 %di_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1317_59"/></StgValue>
</operation>

<operation id="2990" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3080 %sext_ln1319_59 = sext i16 %wi_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1319_59"/></StgValue>
</operation>

<operation id="2991" st_id="33" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3081 %r_V_188 = mul i32 %sext_ln1319_59, i32 %sext_ln1317_59

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2992" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2753 %select_ln392_157 = select i1 %overflow_105, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_157"/></StgValue>
</operation>

<operation id="2993" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2755 %tp_V_158 = select i1 %or_ln392_52, i16 %select_ln392_157, i16 %tp_V_157

]]></Node>
<StgValue><ssdm name="tp_V_158"/></StgValue>
</operation>

<operation id="2994" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2757 %sext_ln859_104 = sext i16 %sum_V_104

]]></Node>
<StgValue><ssdm name="sext_ln859_104"/></StgValue>
</operation>

<operation id="2995" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2758 %sext_ln859_105 = sext i16 %tp_V_158

]]></Node>
<StgValue><ssdm name="sext_ln859_105"/></StgValue>
</operation>

<operation id="2996" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2759 %ret_V_52 = add i17 %sext_ln859_105, i17 %sext_ln859_104

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="2997" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2760 %p_Result_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_52, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_274"/></StgValue>
</operation>

<operation id="2998" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2761 %sum_V_105 = add i16 %tp_V_158, i16 %sum_V_104

]]></Node>
<StgValue><ssdm name="sum_V_105"/></StgValue>
</operation>

<operation id="2999" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2762 %p_Result_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_105, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_275"/></StgValue>
</operation>

<operation id="3000" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2763 %xor_ln941_159 = xor i1 %p_Result_274, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_159"/></StgValue>
</operation>

<operation id="3001" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2764 %overflow_106 = and i1 %p_Result_275, i1 %xor_ln941_159

]]></Node>
<StgValue><ssdm name="overflow_106"/></StgValue>
</operation>

<operation id="3002" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2765 %xor_ln348_53 = xor i1 %p_Result_274, i1 %p_Result_275

]]></Node>
<StgValue><ssdm name="xor_ln348_53"/></StgValue>
</operation>

<operation id="3003" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2766 %select_ln392_159 = select i1 %overflow_106, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_159"/></StgValue>
</operation>

<operation id="3004" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2767 %sum_V_106 = select i1 %xor_ln348_53, i16 %select_ln392_159, i16 %sum_V_105

]]></Node>
<StgValue><ssdm name="sum_V_106"/></StgValue>
</operation>

<operation id="3005" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2803 %select_ln392_160 = select i1 %overflow_107, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_160"/></StgValue>
</operation>

<operation id="3006" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2805 %tp_V_161 = select i1 %or_ln392_53, i16 %select_ln392_160, i16 %tp_V_160

]]></Node>
<StgValue><ssdm name="tp_V_161"/></StgValue>
</operation>

<operation id="3007" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2807 %sext_ln859_106 = sext i16 %sum_V_106

]]></Node>
<StgValue><ssdm name="sext_ln859_106"/></StgValue>
</operation>

<operation id="3008" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2808 %sext_ln859_107 = sext i16 %tp_V_161

]]></Node>
<StgValue><ssdm name="sext_ln859_107"/></StgValue>
</operation>

<operation id="3009" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2809 %ret_V_53 = add i17 %sext_ln859_107, i17 %sext_ln859_106

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="3010" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2810 %p_Result_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_53, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_279"/></StgValue>
</operation>

<operation id="3011" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2811 %sum_V_107 = add i16 %tp_V_161, i16 %sum_V_106

]]></Node>
<StgValue><ssdm name="sum_V_107"/></StgValue>
</operation>

<operation id="3012" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2812 %p_Result_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_107, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_280"/></StgValue>
</operation>

<operation id="3013" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2813 %xor_ln941_162 = xor i1 %p_Result_279, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_162"/></StgValue>
</operation>

<operation id="3014" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2814 %overflow_108 = and i1 %p_Result_280, i1 %xor_ln941_162

]]></Node>
<StgValue><ssdm name="overflow_108"/></StgValue>
</operation>

<operation id="3015" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2815 %xor_ln348_54 = xor i1 %p_Result_279, i1 %p_Result_280

]]></Node>
<StgValue><ssdm name="xor_ln348_54"/></StgValue>
</operation>

<operation id="3016" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2816 %select_ln392_162 = select i1 %overflow_108, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_162"/></StgValue>
</operation>

<operation id="3017" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2817 %sum_V_108 = select i1 %xor_ln348_54, i16 %select_ln392_162, i16 %sum_V_107

]]></Node>
<StgValue><ssdm name="sum_V_108"/></StgValue>
</operation>

<operation id="3018" st_id="34" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2823 %r_V_183 = mul i32 %sext_ln1319_54, i32 %sext_ln1317_54

]]></Node>
<StgValue><ssdm name="r_V_183"/></StgValue>
</operation>

<operation id="3019" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2824 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_183, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3020" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2825 %p_Result_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_183, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_281"/></StgValue>
</operation>

<operation id="3021" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2826 %tp_V_162 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_183, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_162"/></StgValue>
</operation>

<operation id="3022" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2827 %p_Result_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_183, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_282"/></StgValue>
</operation>

<operation id="3023" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2828 %tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_183, i32 9

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="3024" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2829 %zext_ln423_54 = zext i1 %tmp_453

]]></Node>
<StgValue><ssdm name="zext_ln423_54"/></StgValue>
</operation>

<operation id="3025" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2830 %tp_V_163 = add i16 %zext_ln423_54, i16 %tp_V_162

]]></Node>
<StgValue><ssdm name="tp_V_163"/></StgValue>
</operation>

<operation id="3026" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2831 %p_Result_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_163, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_283"/></StgValue>
</operation>

<operation id="3027" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2832 %xor_ln942_108 = xor i1 %p_Result_283, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_108"/></StgValue>
</operation>

<operation id="3028" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2833 %carry_109 = and i1 %p_Result_282, i1 %xor_ln942_108

]]></Node>
<StgValue><ssdm name="carry_109"/></StgValue>
</operation>

<operation id="3029" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2834 %tmp_340 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_183, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="3030" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2835 %Range2_all_ones_54 = icmp_eq  i5 %tmp_340, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_54"/></StgValue>
</operation>

<operation id="3031" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2836 %tmp_342 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_183, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="3032" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2837 %Range1_all_ones_108 = icmp_eq  i6 %tmp_342, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_108"/></StgValue>
</operation>

<operation id="3033" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2838 %Range1_all_zeros_54 = icmp_eq  i6 %tmp_342, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_54"/></StgValue>
</operation>

<operation id="3034" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2839 %deleted_zeros_54 = select i1 %carry_109, i1 %Range1_all_ones_108, i1 %Range1_all_zeros_54

]]></Node>
<StgValue><ssdm name="deleted_zeros_54"/></StgValue>
</operation>

<operation id="3035" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2840 %tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_183, i32 26

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="3036" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2841 %xor_ln936_54 = xor i1 %tmp_455, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_54"/></StgValue>
</operation>

<operation id="3037" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2842 %and_ln936_54 = and i1 %Range2_all_ones_54, i1 %xor_ln936_54

]]></Node>
<StgValue><ssdm name="and_ln936_54"/></StgValue>
</operation>

<operation id="3038" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2843 %deleted_ones_108 = select i1 %carry_109, i1 %and_ln936_54, i1 %Range1_all_ones_108

]]></Node>
<StgValue><ssdm name="deleted_ones_108"/></StgValue>
</operation>

<operation id="3039" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2844 %and_ln937_54 = and i1 %carry_109, i1 %Range1_all_ones_108

]]></Node>
<StgValue><ssdm name="and_ln937_54"/></StgValue>
</operation>

<operation id="3040" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2845 %xor_ln941_163 = xor i1 %deleted_zeros_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_163"/></StgValue>
</operation>

<operation id="3041" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2846 %or_ln941_54 = or i1 %p_Result_283, i1 %xor_ln941_163

]]></Node>
<StgValue><ssdm name="or_ln941_54"/></StgValue>
</operation>

<operation id="3042" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2847 %xor_ln941_164 = xor i1 %p_Result_281, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_164"/></StgValue>
</operation>

<operation id="3043" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2848 %overflow_109 = and i1 %or_ln941_54, i1 %xor_ln941_164

]]></Node>
<StgValue><ssdm name="overflow_109"/></StgValue>
</operation>

<operation id="3044" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2849 %xor_ln942_109 = xor i1 %deleted_ones_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_109"/></StgValue>
</operation>

<operation id="3045" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2850 %or_ln942_54 = or i1 %xor_ln942_108, i1 %xor_ln942_109

]]></Node>
<StgValue><ssdm name="or_ln942_54"/></StgValue>
</operation>

<operation id="3046" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2851 %xor_ln942_182 = xor i1 %and_ln937_54, i1 %or_ln942_54

]]></Node>
<StgValue><ssdm name="xor_ln942_182"/></StgValue>
</operation>

<operation id="3047" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2852 %underflow_54 = and i1 %xor_ln942_182, i1 %p_Result_281

]]></Node>
<StgValue><ssdm name="underflow_54"/></StgValue>
</operation>

<operation id="3048" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2854 %or_ln392_54 = or i1 %overflow_109, i1 %underflow_54

]]></Node>
<StgValue><ssdm name="or_ln392_54"/></StgValue>
</operation>

<operation id="3049" st_id="34" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2873 %r_V_184 = mul i32 %sext_ln1319_55, i32 %sext_ln1317_55

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>

<operation id="3050" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2874 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_184, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3051" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2875 %p_Result_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_184, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_286"/></StgValue>
</operation>

<operation id="3052" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2876 %tp_V_165 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_184, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_165"/></StgValue>
</operation>

<operation id="3053" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2877 %p_Result_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_184, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_287"/></StgValue>
</operation>

<operation id="3054" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2878 %tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_184, i32 9

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="3055" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2879 %zext_ln423_55 = zext i1 %tmp_460

]]></Node>
<StgValue><ssdm name="zext_ln423_55"/></StgValue>
</operation>

<operation id="3056" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2880 %tp_V_166 = add i16 %zext_ln423_55, i16 %tp_V_165

]]></Node>
<StgValue><ssdm name="tp_V_166"/></StgValue>
</operation>

<operation id="3057" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2881 %p_Result_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_166, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_288"/></StgValue>
</operation>

<operation id="3058" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2882 %xor_ln942_110 = xor i1 %p_Result_288, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_110"/></StgValue>
</operation>

<operation id="3059" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2883 %carry_111 = and i1 %p_Result_287, i1 %xor_ln942_110

]]></Node>
<StgValue><ssdm name="carry_111"/></StgValue>
</operation>

<operation id="3060" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2884 %tmp_344 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_184, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="3061" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2885 %Range2_all_ones_55 = icmp_eq  i5 %tmp_344, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_55"/></StgValue>
</operation>

<operation id="3062" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2886 %tmp_345 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_184, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="3063" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2887 %Range1_all_ones_110 = icmp_eq  i6 %tmp_345, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_110"/></StgValue>
</operation>

<operation id="3064" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2888 %Range1_all_zeros_55 = icmp_eq  i6 %tmp_345, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_55"/></StgValue>
</operation>

<operation id="3065" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2889 %deleted_zeros_55 = select i1 %carry_111, i1 %Range1_all_ones_110, i1 %Range1_all_zeros_55

]]></Node>
<StgValue><ssdm name="deleted_zeros_55"/></StgValue>
</operation>

<operation id="3066" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2890 %tmp_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_184, i32 26

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="3067" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2891 %xor_ln936_55 = xor i1 %tmp_462, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_55"/></StgValue>
</operation>

<operation id="3068" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2892 %and_ln936_55 = and i1 %Range2_all_ones_55, i1 %xor_ln936_55

]]></Node>
<StgValue><ssdm name="and_ln936_55"/></StgValue>
</operation>

<operation id="3069" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2893 %deleted_ones_110 = select i1 %carry_111, i1 %and_ln936_55, i1 %Range1_all_ones_110

]]></Node>
<StgValue><ssdm name="deleted_ones_110"/></StgValue>
</operation>

<operation id="3070" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2894 %and_ln937_55 = and i1 %carry_111, i1 %Range1_all_ones_110

]]></Node>
<StgValue><ssdm name="and_ln937_55"/></StgValue>
</operation>

<operation id="3071" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2895 %xor_ln941_166 = xor i1 %deleted_zeros_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_166"/></StgValue>
</operation>

<operation id="3072" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2896 %or_ln941_55 = or i1 %p_Result_288, i1 %xor_ln941_166

]]></Node>
<StgValue><ssdm name="or_ln941_55"/></StgValue>
</operation>

<operation id="3073" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2897 %xor_ln941_167 = xor i1 %p_Result_286, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_167"/></StgValue>
</operation>

<operation id="3074" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2898 %overflow_111 = and i1 %or_ln941_55, i1 %xor_ln941_167

]]></Node>
<StgValue><ssdm name="overflow_111"/></StgValue>
</operation>

<operation id="3075" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2899 %xor_ln942_111 = xor i1 %deleted_ones_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_111"/></StgValue>
</operation>

<operation id="3076" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2900 %or_ln942_55 = or i1 %xor_ln942_110, i1 %xor_ln942_111

]]></Node>
<StgValue><ssdm name="or_ln942_55"/></StgValue>
</operation>

<operation id="3077" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2901 %xor_ln942_183 = xor i1 %and_ln937_55, i1 %or_ln942_55

]]></Node>
<StgValue><ssdm name="xor_ln942_183"/></StgValue>
</operation>

<operation id="3078" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2902 %underflow_55 = and i1 %xor_ln942_183, i1 %p_Result_286

]]></Node>
<StgValue><ssdm name="underflow_55"/></StgValue>
</operation>

<operation id="3079" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2904 %or_ln392_55 = or i1 %overflow_111, i1 %underflow_55

]]></Node>
<StgValue><ssdm name="or_ln392_55"/></StgValue>
</operation>

<operation id="3080" st_id="34" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2931 %r_V_185 = mul i32 %sext_ln1319_56, i32 %sext_ln1317_56

]]></Node>
<StgValue><ssdm name="r_V_185"/></StgValue>
</operation>

<operation id="3081" st_id="34" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2981 %r_V_186 = mul i32 %sext_ln1319_57, i32 %sext_ln1317_57

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>

<operation id="3082" st_id="34" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3031 %r_V_187 = mul i32 %sext_ln1319_58, i32 %sext_ln1317_58

]]></Node>
<StgValue><ssdm name="r_V_187"/></StgValue>
</operation>

<operation id="3083" st_id="34" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3081 %r_V_188 = mul i32 %sext_ln1319_59, i32 %sext_ln1317_59

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>

<operation id="3084" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3137 %sext_ln1317_60 = sext i16 %di_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1317_60"/></StgValue>
</operation>

<operation id="3085" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3138 %sext_ln1319_60 = sext i16 %wi_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1319_60"/></StgValue>
</operation>

<operation id="3086" st_id="34" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3139 %r_V_189 = mul i32 %sext_ln1319_60, i32 %sext_ln1317_60

]]></Node>
<StgValue><ssdm name="r_V_189"/></StgValue>
</operation>

<operation id="3087" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3187 %sext_ln1317_61 = sext i16 %di_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1317_61"/></StgValue>
</operation>

<operation id="3088" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3188 %sext_ln1319_61 = sext i16 %wi_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1319_61"/></StgValue>
</operation>

<operation id="3089" st_id="34" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3189 %r_V_190 = mul i32 %sext_ln1319_61, i32 %sext_ln1317_61

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="3090" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2853 %select_ln392_163 = select i1 %overflow_109, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_163"/></StgValue>
</operation>

<operation id="3091" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2855 %tp_V_164 = select i1 %or_ln392_54, i16 %select_ln392_163, i16 %tp_V_163

]]></Node>
<StgValue><ssdm name="tp_V_164"/></StgValue>
</operation>

<operation id="3092" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2857 %sext_ln859_108 = sext i16 %sum_V_108

]]></Node>
<StgValue><ssdm name="sext_ln859_108"/></StgValue>
</operation>

<operation id="3093" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2858 %sext_ln859_109 = sext i16 %tp_V_164

]]></Node>
<StgValue><ssdm name="sext_ln859_109"/></StgValue>
</operation>

<operation id="3094" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2859 %ret_V_54 = add i17 %sext_ln859_109, i17 %sext_ln859_108

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="3095" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2860 %p_Result_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_54, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_284"/></StgValue>
</operation>

<operation id="3096" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2861 %sum_V_109 = add i16 %tp_V_164, i16 %sum_V_108

]]></Node>
<StgValue><ssdm name="sum_V_109"/></StgValue>
</operation>

<operation id="3097" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2862 %p_Result_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_109, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_285"/></StgValue>
</operation>

<operation id="3098" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2863 %xor_ln941_165 = xor i1 %p_Result_284, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_165"/></StgValue>
</operation>

<operation id="3099" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2864 %overflow_110 = and i1 %p_Result_285, i1 %xor_ln941_165

]]></Node>
<StgValue><ssdm name="overflow_110"/></StgValue>
</operation>

<operation id="3100" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2865 %xor_ln348_55 = xor i1 %p_Result_284, i1 %p_Result_285

]]></Node>
<StgValue><ssdm name="xor_ln348_55"/></StgValue>
</operation>

<operation id="3101" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2866 %select_ln392_165 = select i1 %overflow_110, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_165"/></StgValue>
</operation>

<operation id="3102" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2867 %sum_V_110 = select i1 %xor_ln348_55, i16 %select_ln392_165, i16 %sum_V_109

]]></Node>
<StgValue><ssdm name="sum_V_110"/></StgValue>
</operation>

<operation id="3103" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2903 %select_ln392_166 = select i1 %overflow_111, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_166"/></StgValue>
</operation>

<operation id="3104" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2905 %tp_V_167 = select i1 %or_ln392_55, i16 %select_ln392_166, i16 %tp_V_166

]]></Node>
<StgValue><ssdm name="tp_V_167"/></StgValue>
</operation>

<operation id="3105" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2907 %sext_ln859_110 = sext i16 %sum_V_110

]]></Node>
<StgValue><ssdm name="sext_ln859_110"/></StgValue>
</operation>

<operation id="3106" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2908 %sext_ln859_111 = sext i16 %tp_V_167

]]></Node>
<StgValue><ssdm name="sext_ln859_111"/></StgValue>
</operation>

<operation id="3107" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2909 %ret_V_55 = add i17 %sext_ln859_111, i17 %sext_ln859_110

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="3108" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2910 %p_Result_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_55, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_289"/></StgValue>
</operation>

<operation id="3109" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2911 %sum_V_111 = add i16 %tp_V_167, i16 %sum_V_110

]]></Node>
<StgValue><ssdm name="sum_V_111"/></StgValue>
</operation>

<operation id="3110" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2912 %p_Result_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_111, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_290"/></StgValue>
</operation>

<operation id="3111" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2913 %xor_ln941_168 = xor i1 %p_Result_289, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_168"/></StgValue>
</operation>

<operation id="3112" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2914 %overflow_112 = and i1 %p_Result_290, i1 %xor_ln941_168

]]></Node>
<StgValue><ssdm name="overflow_112"/></StgValue>
</operation>

<operation id="3113" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2915 %xor_ln348_56 = xor i1 %p_Result_289, i1 %p_Result_290

]]></Node>
<StgValue><ssdm name="xor_ln348_56"/></StgValue>
</operation>

<operation id="3114" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2916 %select_ln392_168 = select i1 %overflow_112, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_168"/></StgValue>
</operation>

<operation id="3115" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2917 %sum_V_112 = select i1 %xor_ln348_56, i16 %select_ln392_168, i16 %sum_V_111

]]></Node>
<StgValue><ssdm name="sum_V_112"/></StgValue>
</operation>

<operation id="3116" st_id="35" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2931 %r_V_185 = mul i32 %sext_ln1319_56, i32 %sext_ln1317_56

]]></Node>
<StgValue><ssdm name="r_V_185"/></StgValue>
</operation>

<operation id="3117" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2932 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_185, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3118" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2933 %p_Result_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_185, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_291"/></StgValue>
</operation>

<operation id="3119" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2934 %tp_V_168 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_185, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_168"/></StgValue>
</operation>

<operation id="3120" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2935 %p_Result_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_185, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_292"/></StgValue>
</operation>

<operation id="3121" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2936 %tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_185, i32 9

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="3122" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2937 %zext_ln423_56 = zext i1 %tmp_467

]]></Node>
<StgValue><ssdm name="zext_ln423_56"/></StgValue>
</operation>

<operation id="3123" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2938 %tp_V_169 = add i16 %zext_ln423_56, i16 %tp_V_168

]]></Node>
<StgValue><ssdm name="tp_V_169"/></StgValue>
</operation>

<operation id="3124" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2939 %p_Result_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_169, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_293"/></StgValue>
</operation>

<operation id="3125" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2940 %xor_ln942_112 = xor i1 %p_Result_293, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_112"/></StgValue>
</operation>

<operation id="3126" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2941 %carry_113 = and i1 %p_Result_292, i1 %xor_ln942_112

]]></Node>
<StgValue><ssdm name="carry_113"/></StgValue>
</operation>

<operation id="3127" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2942 %tmp_346 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_185, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="3128" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2943 %Range2_all_ones_56 = icmp_eq  i5 %tmp_346, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_56"/></StgValue>
</operation>

<operation id="3129" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2944 %tmp_347 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_185, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="3130" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2945 %Range1_all_ones_112 = icmp_eq  i6 %tmp_347, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_112"/></StgValue>
</operation>

<operation id="3131" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2946 %Range1_all_zeros_56 = icmp_eq  i6 %tmp_347, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_56"/></StgValue>
</operation>

<operation id="3132" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2947 %deleted_zeros_56 = select i1 %carry_113, i1 %Range1_all_ones_112, i1 %Range1_all_zeros_56

]]></Node>
<StgValue><ssdm name="deleted_zeros_56"/></StgValue>
</operation>

<operation id="3133" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2948 %tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_185, i32 26

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="3134" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2949 %xor_ln936_56 = xor i1 %tmp_469, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_56"/></StgValue>
</operation>

<operation id="3135" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2950 %and_ln936_56 = and i1 %Range2_all_ones_56, i1 %xor_ln936_56

]]></Node>
<StgValue><ssdm name="and_ln936_56"/></StgValue>
</operation>

<operation id="3136" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2951 %deleted_ones_112 = select i1 %carry_113, i1 %and_ln936_56, i1 %Range1_all_ones_112

]]></Node>
<StgValue><ssdm name="deleted_ones_112"/></StgValue>
</operation>

<operation id="3137" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2952 %and_ln937_56 = and i1 %carry_113, i1 %Range1_all_ones_112

]]></Node>
<StgValue><ssdm name="and_ln937_56"/></StgValue>
</operation>

<operation id="3138" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2953 %xor_ln941_169 = xor i1 %deleted_zeros_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_169"/></StgValue>
</operation>

<operation id="3139" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2954 %or_ln941_56 = or i1 %p_Result_293, i1 %xor_ln941_169

]]></Node>
<StgValue><ssdm name="or_ln941_56"/></StgValue>
</operation>

<operation id="3140" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2955 %xor_ln941_170 = xor i1 %p_Result_291, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_170"/></StgValue>
</operation>

<operation id="3141" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2956 %overflow_113 = and i1 %or_ln941_56, i1 %xor_ln941_170

]]></Node>
<StgValue><ssdm name="overflow_113"/></StgValue>
</operation>

<operation id="3142" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2957 %xor_ln942_113 = xor i1 %deleted_ones_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_113"/></StgValue>
</operation>

<operation id="3143" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2958 %or_ln942_56 = or i1 %xor_ln942_112, i1 %xor_ln942_113

]]></Node>
<StgValue><ssdm name="or_ln942_56"/></StgValue>
</operation>

<operation id="3144" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2959 %xor_ln942_184 = xor i1 %and_ln937_56, i1 %or_ln942_56

]]></Node>
<StgValue><ssdm name="xor_ln942_184"/></StgValue>
</operation>

<operation id="3145" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2960 %underflow_56 = and i1 %xor_ln942_184, i1 %p_Result_291

]]></Node>
<StgValue><ssdm name="underflow_56"/></StgValue>
</operation>

<operation id="3146" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2962 %or_ln392_56 = or i1 %overflow_113, i1 %underflow_56

]]></Node>
<StgValue><ssdm name="or_ln392_56"/></StgValue>
</operation>

<operation id="3147" st_id="35" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2981 %r_V_186 = mul i32 %sext_ln1319_57, i32 %sext_ln1317_57

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>

<operation id="3148" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2982 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_186, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3149" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2983 %p_Result_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_186, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_296"/></StgValue>
</operation>

<operation id="3150" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2984 %tp_V_171 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_186, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_171"/></StgValue>
</operation>

<operation id="3151" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2985 %p_Result_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_186, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_297"/></StgValue>
</operation>

<operation id="3152" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2986 %tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_186, i32 9

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="3153" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2987 %zext_ln423_57 = zext i1 %tmp_474

]]></Node>
<StgValue><ssdm name="zext_ln423_57"/></StgValue>
</operation>

<operation id="3154" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2988 %tp_V_172 = add i16 %zext_ln423_57, i16 %tp_V_171

]]></Node>
<StgValue><ssdm name="tp_V_172"/></StgValue>
</operation>

<operation id="3155" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2989 %p_Result_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_172, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_298"/></StgValue>
</operation>

<operation id="3156" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2990 %xor_ln942_114 = xor i1 %p_Result_298, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_114"/></StgValue>
</operation>

<operation id="3157" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2991 %carry_115 = and i1 %p_Result_297, i1 %xor_ln942_114

]]></Node>
<StgValue><ssdm name="carry_115"/></StgValue>
</operation>

<operation id="3158" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2992 %tmp_349 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_186, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="3159" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2993 %Range2_all_ones_57 = icmp_eq  i5 %tmp_349, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_57"/></StgValue>
</operation>

<operation id="3160" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2994 %tmp_351 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_186, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="3161" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2995 %Range1_all_ones_114 = icmp_eq  i6 %tmp_351, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_114"/></StgValue>
</operation>

<operation id="3162" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2996 %Range1_all_zeros_57 = icmp_eq  i6 %tmp_351, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_57"/></StgValue>
</operation>

<operation id="3163" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2997 %deleted_zeros_57 = select i1 %carry_115, i1 %Range1_all_ones_114, i1 %Range1_all_zeros_57

]]></Node>
<StgValue><ssdm name="deleted_zeros_57"/></StgValue>
</operation>

<operation id="3164" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2998 %tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_186, i32 26

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="3165" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2999 %xor_ln936_57 = xor i1 %tmp_476, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_57"/></StgValue>
</operation>

<operation id="3166" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3000 %and_ln936_57 = and i1 %Range2_all_ones_57, i1 %xor_ln936_57

]]></Node>
<StgValue><ssdm name="and_ln936_57"/></StgValue>
</operation>

<operation id="3167" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3001 %deleted_ones_114 = select i1 %carry_115, i1 %and_ln936_57, i1 %Range1_all_ones_114

]]></Node>
<StgValue><ssdm name="deleted_ones_114"/></StgValue>
</operation>

<operation id="3168" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3002 %and_ln937_57 = and i1 %carry_115, i1 %Range1_all_ones_114

]]></Node>
<StgValue><ssdm name="and_ln937_57"/></StgValue>
</operation>

<operation id="3169" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3003 %xor_ln941_172 = xor i1 %deleted_zeros_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_172"/></StgValue>
</operation>

<operation id="3170" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3004 %or_ln941_57 = or i1 %p_Result_298, i1 %xor_ln941_172

]]></Node>
<StgValue><ssdm name="or_ln941_57"/></StgValue>
</operation>

<operation id="3171" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3005 %xor_ln941_173 = xor i1 %p_Result_296, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_173"/></StgValue>
</operation>

<operation id="3172" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3006 %overflow_115 = and i1 %or_ln941_57, i1 %xor_ln941_173

]]></Node>
<StgValue><ssdm name="overflow_115"/></StgValue>
</operation>

<operation id="3173" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3007 %xor_ln942_115 = xor i1 %deleted_ones_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_115"/></StgValue>
</operation>

<operation id="3174" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3008 %or_ln942_57 = or i1 %xor_ln942_114, i1 %xor_ln942_115

]]></Node>
<StgValue><ssdm name="or_ln942_57"/></StgValue>
</operation>

<operation id="3175" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3009 %xor_ln942_185 = xor i1 %and_ln937_57, i1 %or_ln942_57

]]></Node>
<StgValue><ssdm name="xor_ln942_185"/></StgValue>
</operation>

<operation id="3176" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3010 %underflow_57 = and i1 %xor_ln942_185, i1 %p_Result_296

]]></Node>
<StgValue><ssdm name="underflow_57"/></StgValue>
</operation>

<operation id="3177" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3012 %or_ln392_57 = or i1 %overflow_115, i1 %underflow_57

]]></Node>
<StgValue><ssdm name="or_ln392_57"/></StgValue>
</operation>

<operation id="3178" st_id="35" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3031 %r_V_187 = mul i32 %sext_ln1319_58, i32 %sext_ln1317_58

]]></Node>
<StgValue><ssdm name="r_V_187"/></StgValue>
</operation>

<operation id="3179" st_id="35" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3081 %r_V_188 = mul i32 %sext_ln1319_59, i32 %sext_ln1317_59

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>

<operation id="3180" st_id="35" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3139 %r_V_189 = mul i32 %sext_ln1319_60, i32 %sext_ln1317_60

]]></Node>
<StgValue><ssdm name="r_V_189"/></StgValue>
</operation>

<operation id="3181" st_id="35" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3189 %r_V_190 = mul i32 %sext_ln1319_61, i32 %sext_ln1317_61

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>

<operation id="3182" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3237 %sext_ln1317_62 = sext i16 %di_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1317_62"/></StgValue>
</operation>

<operation id="3183" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3238 %sext_ln1319_62 = sext i16 %wi_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1319_62"/></StgValue>
</operation>

<operation id="3184" st_id="35" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3239 %r_V_191 = mul i32 %sext_ln1319_62, i32 %sext_ln1317_62

]]></Node>
<StgValue><ssdm name="r_V_191"/></StgValue>
</operation>

<operation id="3185" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3287 %sext_ln1317_63 = sext i16 %di_V_63

]]></Node>
<StgValue><ssdm name="sext_ln1317_63"/></StgValue>
</operation>

<operation id="3186" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3288 %sext_ln1319_63 = sext i16 %wi_V_63

]]></Node>
<StgValue><ssdm name="sext_ln1319_63"/></StgValue>
</operation>

<operation id="3187" st_id="35" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3289 %r_V_192 = mul i32 %sext_ln1319_63, i32 %sext_ln1317_63

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="3188" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2961 %select_ln392_169 = select i1 %overflow_113, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_169"/></StgValue>
</operation>

<operation id="3189" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2963 %tp_V_170 = select i1 %or_ln392_56, i16 %select_ln392_169, i16 %tp_V_169

]]></Node>
<StgValue><ssdm name="tp_V_170"/></StgValue>
</operation>

<operation id="3190" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2965 %sext_ln859_112 = sext i16 %sum_V_112

]]></Node>
<StgValue><ssdm name="sext_ln859_112"/></StgValue>
</operation>

<operation id="3191" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2966 %sext_ln859_113 = sext i16 %tp_V_170

]]></Node>
<StgValue><ssdm name="sext_ln859_113"/></StgValue>
</operation>

<operation id="3192" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2967 %ret_V_56 = add i17 %sext_ln859_113, i17 %sext_ln859_112

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="3193" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2968 %p_Result_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_56, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_294"/></StgValue>
</operation>

<operation id="3194" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2969 %sum_V_113 = add i16 %tp_V_170, i16 %sum_V_112

]]></Node>
<StgValue><ssdm name="sum_V_113"/></StgValue>
</operation>

<operation id="3195" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2970 %p_Result_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_113, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_295"/></StgValue>
</operation>

<operation id="3196" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2971 %xor_ln941_171 = xor i1 %p_Result_294, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_171"/></StgValue>
</operation>

<operation id="3197" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2972 %overflow_114 = and i1 %p_Result_295, i1 %xor_ln941_171

]]></Node>
<StgValue><ssdm name="overflow_114"/></StgValue>
</operation>

<operation id="3198" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2973 %xor_ln348_57 = xor i1 %p_Result_294, i1 %p_Result_295

]]></Node>
<StgValue><ssdm name="xor_ln348_57"/></StgValue>
</operation>

<operation id="3199" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2974 %select_ln392_171 = select i1 %overflow_114, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_171"/></StgValue>
</operation>

<operation id="3200" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2975 %sum_V_114 = select i1 %xor_ln348_57, i16 %select_ln392_171, i16 %sum_V_113

]]></Node>
<StgValue><ssdm name="sum_V_114"/></StgValue>
</operation>

<operation id="3201" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3011 %select_ln392_172 = select i1 %overflow_115, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_172"/></StgValue>
</operation>

<operation id="3202" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3013 %tp_V_173 = select i1 %or_ln392_57, i16 %select_ln392_172, i16 %tp_V_172

]]></Node>
<StgValue><ssdm name="tp_V_173"/></StgValue>
</operation>

<operation id="3203" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3015 %sext_ln859_114 = sext i16 %sum_V_114

]]></Node>
<StgValue><ssdm name="sext_ln859_114"/></StgValue>
</operation>

<operation id="3204" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3016 %sext_ln859_115 = sext i16 %tp_V_173

]]></Node>
<StgValue><ssdm name="sext_ln859_115"/></StgValue>
</operation>

<operation id="3205" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3017 %ret_V_57 = add i17 %sext_ln859_115, i17 %sext_ln859_114

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="3206" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3018 %p_Result_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_57, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_299"/></StgValue>
</operation>

<operation id="3207" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3019 %sum_V_115 = add i16 %tp_V_173, i16 %sum_V_114

]]></Node>
<StgValue><ssdm name="sum_V_115"/></StgValue>
</operation>

<operation id="3208" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3020 %p_Result_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_115, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_300"/></StgValue>
</operation>

<operation id="3209" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3021 %xor_ln941_174 = xor i1 %p_Result_299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_174"/></StgValue>
</operation>

<operation id="3210" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3022 %overflow_116 = and i1 %p_Result_300, i1 %xor_ln941_174

]]></Node>
<StgValue><ssdm name="overflow_116"/></StgValue>
</operation>

<operation id="3211" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3023 %xor_ln348_58 = xor i1 %p_Result_299, i1 %p_Result_300

]]></Node>
<StgValue><ssdm name="xor_ln348_58"/></StgValue>
</operation>

<operation id="3212" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3024 %select_ln392_174 = select i1 %overflow_116, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_174"/></StgValue>
</operation>

<operation id="3213" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3025 %sum_V_116 = select i1 %xor_ln348_58, i16 %select_ln392_174, i16 %sum_V_115

]]></Node>
<StgValue><ssdm name="sum_V_116"/></StgValue>
</operation>

<operation id="3214" st_id="36" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3031 %r_V_187 = mul i32 %sext_ln1319_58, i32 %sext_ln1317_58

]]></Node>
<StgValue><ssdm name="r_V_187"/></StgValue>
</operation>

<operation id="3215" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3032 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_187, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3216" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3033 %p_Result_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_187, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_301"/></StgValue>
</operation>

<operation id="3217" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3034 %tp_V_174 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_187, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_174"/></StgValue>
</operation>

<operation id="3218" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3035 %p_Result_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_187, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_302"/></StgValue>
</operation>

<operation id="3219" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3036 %tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_187, i32 9

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="3220" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3037 %zext_ln423_58 = zext i1 %tmp_481

]]></Node>
<StgValue><ssdm name="zext_ln423_58"/></StgValue>
</operation>

<operation id="3221" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3038 %tp_V_175 = add i16 %zext_ln423_58, i16 %tp_V_174

]]></Node>
<StgValue><ssdm name="tp_V_175"/></StgValue>
</operation>

<operation id="3222" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3039 %p_Result_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_175, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_303"/></StgValue>
</operation>

<operation id="3223" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3040 %xor_ln942_116 = xor i1 %p_Result_303, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_116"/></StgValue>
</operation>

<operation id="3224" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3041 %carry_117 = and i1 %p_Result_302, i1 %xor_ln942_116

]]></Node>
<StgValue><ssdm name="carry_117"/></StgValue>
</operation>

<operation id="3225" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3042 %tmp_352 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_187, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="3226" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3043 %Range2_all_ones_58 = icmp_eq  i5 %tmp_352, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_58"/></StgValue>
</operation>

<operation id="3227" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3044 %tmp_353 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_187, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="3228" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3045 %Range1_all_ones_116 = icmp_eq  i6 %tmp_353, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_116"/></StgValue>
</operation>

<operation id="3229" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3046 %Range1_all_zeros_58 = icmp_eq  i6 %tmp_353, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_58"/></StgValue>
</operation>

<operation id="3230" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3047 %deleted_zeros_58 = select i1 %carry_117, i1 %Range1_all_ones_116, i1 %Range1_all_zeros_58

]]></Node>
<StgValue><ssdm name="deleted_zeros_58"/></StgValue>
</operation>

<operation id="3231" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3048 %tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_187, i32 26

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="3232" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3049 %xor_ln936_58 = xor i1 %tmp_483, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_58"/></StgValue>
</operation>

<operation id="3233" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3050 %and_ln936_58 = and i1 %Range2_all_ones_58, i1 %xor_ln936_58

]]></Node>
<StgValue><ssdm name="and_ln936_58"/></StgValue>
</operation>

<operation id="3234" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3051 %deleted_ones_116 = select i1 %carry_117, i1 %and_ln936_58, i1 %Range1_all_ones_116

]]></Node>
<StgValue><ssdm name="deleted_ones_116"/></StgValue>
</operation>

<operation id="3235" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3052 %and_ln937_58 = and i1 %carry_117, i1 %Range1_all_ones_116

]]></Node>
<StgValue><ssdm name="and_ln937_58"/></StgValue>
</operation>

<operation id="3236" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3053 %xor_ln941_175 = xor i1 %deleted_zeros_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_175"/></StgValue>
</operation>

<operation id="3237" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3054 %or_ln941_58 = or i1 %p_Result_303, i1 %xor_ln941_175

]]></Node>
<StgValue><ssdm name="or_ln941_58"/></StgValue>
</operation>

<operation id="3238" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3055 %xor_ln941_176 = xor i1 %p_Result_301, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_176"/></StgValue>
</operation>

<operation id="3239" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3056 %overflow_117 = and i1 %or_ln941_58, i1 %xor_ln941_176

]]></Node>
<StgValue><ssdm name="overflow_117"/></StgValue>
</operation>

<operation id="3240" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3057 %xor_ln942_117 = xor i1 %deleted_ones_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_117"/></StgValue>
</operation>

<operation id="3241" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3058 %or_ln942_58 = or i1 %xor_ln942_116, i1 %xor_ln942_117

]]></Node>
<StgValue><ssdm name="or_ln942_58"/></StgValue>
</operation>

<operation id="3242" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3059 %xor_ln942_186 = xor i1 %and_ln937_58, i1 %or_ln942_58

]]></Node>
<StgValue><ssdm name="xor_ln942_186"/></StgValue>
</operation>

<operation id="3243" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3060 %underflow_58 = and i1 %xor_ln942_186, i1 %p_Result_301

]]></Node>
<StgValue><ssdm name="underflow_58"/></StgValue>
</operation>

<operation id="3244" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3062 %or_ln392_58 = or i1 %overflow_117, i1 %underflow_58

]]></Node>
<StgValue><ssdm name="or_ln392_58"/></StgValue>
</operation>

<operation id="3245" st_id="36" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3081 %r_V_188 = mul i32 %sext_ln1319_59, i32 %sext_ln1317_59

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>

<operation id="3246" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3082 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_188, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3247" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3083 %p_Result_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_188, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_306"/></StgValue>
</operation>

<operation id="3248" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3084 %tp_V_177 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_188, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_177"/></StgValue>
</operation>

<operation id="3249" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3085 %p_Result_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_188, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_307"/></StgValue>
</operation>

<operation id="3250" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3086 %tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_188, i32 9

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="3251" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3087 %zext_ln423_59 = zext i1 %tmp_488

]]></Node>
<StgValue><ssdm name="zext_ln423_59"/></StgValue>
</operation>

<operation id="3252" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3088 %tp_V_178 = add i16 %zext_ln423_59, i16 %tp_V_177

]]></Node>
<StgValue><ssdm name="tp_V_178"/></StgValue>
</operation>

<operation id="3253" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3089 %p_Result_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_178, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_308"/></StgValue>
</operation>

<operation id="3254" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3090 %xor_ln942_118 = xor i1 %p_Result_308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_118"/></StgValue>
</operation>

<operation id="3255" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3091 %carry_119 = and i1 %p_Result_307, i1 %xor_ln942_118

]]></Node>
<StgValue><ssdm name="carry_119"/></StgValue>
</operation>

<operation id="3256" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3092 %tmp_354 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_188, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="3257" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3093 %Range2_all_ones_59 = icmp_eq  i5 %tmp_354, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_59"/></StgValue>
</operation>

<operation id="3258" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3094 %tmp_356 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_188, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="3259" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3095 %Range1_all_ones_118 = icmp_eq  i6 %tmp_356, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_118"/></StgValue>
</operation>

<operation id="3260" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3096 %Range1_all_zeros_59 = icmp_eq  i6 %tmp_356, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_59"/></StgValue>
</operation>

<operation id="3261" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3097 %deleted_zeros_59 = select i1 %carry_119, i1 %Range1_all_ones_118, i1 %Range1_all_zeros_59

]]></Node>
<StgValue><ssdm name="deleted_zeros_59"/></StgValue>
</operation>

<operation id="3262" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3098 %tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_188, i32 26

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="3263" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3099 %xor_ln936_59 = xor i1 %tmp_490, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_59"/></StgValue>
</operation>

<operation id="3264" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3100 %and_ln936_59 = and i1 %Range2_all_ones_59, i1 %xor_ln936_59

]]></Node>
<StgValue><ssdm name="and_ln936_59"/></StgValue>
</operation>

<operation id="3265" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3101 %deleted_ones_118 = select i1 %carry_119, i1 %and_ln936_59, i1 %Range1_all_ones_118

]]></Node>
<StgValue><ssdm name="deleted_ones_118"/></StgValue>
</operation>

<operation id="3266" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3102 %and_ln937_59 = and i1 %carry_119, i1 %Range1_all_ones_118

]]></Node>
<StgValue><ssdm name="and_ln937_59"/></StgValue>
</operation>

<operation id="3267" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3103 %xor_ln941_178 = xor i1 %deleted_zeros_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_178"/></StgValue>
</operation>

<operation id="3268" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3104 %or_ln941_59 = or i1 %p_Result_308, i1 %xor_ln941_178

]]></Node>
<StgValue><ssdm name="or_ln941_59"/></StgValue>
</operation>

<operation id="3269" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3105 %xor_ln941_179 = xor i1 %p_Result_306, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_179"/></StgValue>
</operation>

<operation id="3270" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3106 %overflow_119 = and i1 %or_ln941_59, i1 %xor_ln941_179

]]></Node>
<StgValue><ssdm name="overflow_119"/></StgValue>
</operation>

<operation id="3271" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3107 %xor_ln942_119 = xor i1 %deleted_ones_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_119"/></StgValue>
</operation>

<operation id="3272" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3108 %or_ln942_59 = or i1 %xor_ln942_118, i1 %xor_ln942_119

]]></Node>
<StgValue><ssdm name="or_ln942_59"/></StgValue>
</operation>

<operation id="3273" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3109 %xor_ln942_187 = xor i1 %and_ln937_59, i1 %or_ln942_59

]]></Node>
<StgValue><ssdm name="xor_ln942_187"/></StgValue>
</operation>

<operation id="3274" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3110 %underflow_59 = and i1 %xor_ln942_187, i1 %p_Result_306

]]></Node>
<StgValue><ssdm name="underflow_59"/></StgValue>
</operation>

<operation id="3275" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3112 %or_ln392_59 = or i1 %overflow_119, i1 %underflow_59

]]></Node>
<StgValue><ssdm name="or_ln392_59"/></StgValue>
</operation>

<operation id="3276" st_id="36" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3139 %r_V_189 = mul i32 %sext_ln1319_60, i32 %sext_ln1317_60

]]></Node>
<StgValue><ssdm name="r_V_189"/></StgValue>
</operation>

<operation id="3277" st_id="36" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3189 %r_V_190 = mul i32 %sext_ln1319_61, i32 %sext_ln1317_61

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>

<operation id="3278" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3239 %r_V_191 = mul i32 %sext_ln1319_62, i32 %sext_ln1317_62

]]></Node>
<StgValue><ssdm name="r_V_191"/></StgValue>
</operation>

<operation id="3279" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3289 %r_V_192 = mul i32 %sext_ln1319_63, i32 %sext_ln1317_63

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="3280" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3061 %select_ln392_175 = select i1 %overflow_117, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_175"/></StgValue>
</operation>

<operation id="3281" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3063 %tp_V_176 = select i1 %or_ln392_58, i16 %select_ln392_175, i16 %tp_V_175

]]></Node>
<StgValue><ssdm name="tp_V_176"/></StgValue>
</operation>

<operation id="3282" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3065 %sext_ln859_116 = sext i16 %sum_V_116

]]></Node>
<StgValue><ssdm name="sext_ln859_116"/></StgValue>
</operation>

<operation id="3283" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3066 %sext_ln859_117 = sext i16 %tp_V_176

]]></Node>
<StgValue><ssdm name="sext_ln859_117"/></StgValue>
</operation>

<operation id="3284" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3067 %ret_V_58 = add i17 %sext_ln859_117, i17 %sext_ln859_116

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="3285" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3068 %p_Result_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_58, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_304"/></StgValue>
</operation>

<operation id="3286" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3069 %sum_V_117 = add i16 %tp_V_176, i16 %sum_V_116

]]></Node>
<StgValue><ssdm name="sum_V_117"/></StgValue>
</operation>

<operation id="3287" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3070 %p_Result_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_117, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_305"/></StgValue>
</operation>

<operation id="3288" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3071 %xor_ln941_177 = xor i1 %p_Result_304, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_177"/></StgValue>
</operation>

<operation id="3289" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3072 %overflow_118 = and i1 %p_Result_305, i1 %xor_ln941_177

]]></Node>
<StgValue><ssdm name="overflow_118"/></StgValue>
</operation>

<operation id="3290" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3073 %xor_ln348_59 = xor i1 %p_Result_304, i1 %p_Result_305

]]></Node>
<StgValue><ssdm name="xor_ln348_59"/></StgValue>
</operation>

<operation id="3291" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3074 %select_ln392_177 = select i1 %overflow_118, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_177"/></StgValue>
</operation>

<operation id="3292" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3075 %sum_V_118 = select i1 %xor_ln348_59, i16 %select_ln392_177, i16 %sum_V_117

]]></Node>
<StgValue><ssdm name="sum_V_118"/></StgValue>
</operation>

<operation id="3293" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3111 %select_ln392_178 = select i1 %overflow_119, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_178"/></StgValue>
</operation>

<operation id="3294" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3113 %tp_V_179 = select i1 %or_ln392_59, i16 %select_ln392_178, i16 %tp_V_178

]]></Node>
<StgValue><ssdm name="tp_V_179"/></StgValue>
</operation>

<operation id="3295" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3115 %sext_ln859_118 = sext i16 %sum_V_118

]]></Node>
<StgValue><ssdm name="sext_ln859_118"/></StgValue>
</operation>

<operation id="3296" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3116 %sext_ln859_119 = sext i16 %tp_V_179

]]></Node>
<StgValue><ssdm name="sext_ln859_119"/></StgValue>
</operation>

<operation id="3297" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3117 %ret_V_59 = add i17 %sext_ln859_119, i17 %sext_ln859_118

]]></Node>
<StgValue><ssdm name="ret_V_59"/></StgValue>
</operation>

<operation id="3298" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3118 %p_Result_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_59, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_309"/></StgValue>
</operation>

<operation id="3299" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3119 %sum_V_119 = add i16 %tp_V_179, i16 %sum_V_118

]]></Node>
<StgValue><ssdm name="sum_V_119"/></StgValue>
</operation>

<operation id="3300" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3120 %p_Result_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_119, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_310"/></StgValue>
</operation>

<operation id="3301" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3121 %xor_ln941_180 = xor i1 %p_Result_309, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_180"/></StgValue>
</operation>

<operation id="3302" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3122 %overflow_120 = and i1 %p_Result_310, i1 %xor_ln941_180

]]></Node>
<StgValue><ssdm name="overflow_120"/></StgValue>
</operation>

<operation id="3303" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3123 %xor_ln348_60 = xor i1 %p_Result_309, i1 %p_Result_310

]]></Node>
<StgValue><ssdm name="xor_ln348_60"/></StgValue>
</operation>

<operation id="3304" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3124 %select_ln392_180 = select i1 %overflow_120, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_180"/></StgValue>
</operation>

<operation id="3305" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3125 %sum_V_120 = select i1 %xor_ln348_60, i16 %select_ln392_180, i16 %sum_V_119

]]></Node>
<StgValue><ssdm name="sum_V_120"/></StgValue>
</operation>

<operation id="3306" st_id="37" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3139 %r_V_189 = mul i32 %sext_ln1319_60, i32 %sext_ln1317_60

]]></Node>
<StgValue><ssdm name="r_V_189"/></StgValue>
</operation>

<operation id="3307" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3140 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_189, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3308" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3141 %p_Result_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_189, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_311"/></StgValue>
</operation>

<operation id="3309" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3142 %tp_V_180 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_189, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_180"/></StgValue>
</operation>

<operation id="3310" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3143 %p_Result_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_189, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_312"/></StgValue>
</operation>

<operation id="3311" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3144 %tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_189, i32 9

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="3312" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3145 %zext_ln423_60 = zext i1 %tmp_495

]]></Node>
<StgValue><ssdm name="zext_ln423_60"/></StgValue>
</operation>

<operation id="3313" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3146 %tp_V_181 = add i16 %zext_ln423_60, i16 %tp_V_180

]]></Node>
<StgValue><ssdm name="tp_V_181"/></StgValue>
</operation>

<operation id="3314" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3147 %p_Result_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_181, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_313"/></StgValue>
</operation>

<operation id="3315" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3148 %xor_ln942_120 = xor i1 %p_Result_313, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_120"/></StgValue>
</operation>

<operation id="3316" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3149 %carry_121 = and i1 %p_Result_312, i1 %xor_ln942_120

]]></Node>
<StgValue><ssdm name="carry_121"/></StgValue>
</operation>

<operation id="3317" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3150 %tmp_358 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_189, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="3318" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3151 %Range2_all_ones_60 = icmp_eq  i5 %tmp_358, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_60"/></StgValue>
</operation>

<operation id="3319" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3152 %tmp_359 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_189, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="3320" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3153 %Range1_all_ones_120 = icmp_eq  i6 %tmp_359, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_120"/></StgValue>
</operation>

<operation id="3321" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3154 %Range1_all_zeros_60 = icmp_eq  i6 %tmp_359, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_60"/></StgValue>
</operation>

<operation id="3322" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3155 %deleted_zeros_60 = select i1 %carry_121, i1 %Range1_all_ones_120, i1 %Range1_all_zeros_60

]]></Node>
<StgValue><ssdm name="deleted_zeros_60"/></StgValue>
</operation>

<operation id="3323" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3156 %tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_189, i32 26

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="3324" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3157 %xor_ln936_60 = xor i1 %tmp_497, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_60"/></StgValue>
</operation>

<operation id="3325" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3158 %and_ln936_60 = and i1 %Range2_all_ones_60, i1 %xor_ln936_60

]]></Node>
<StgValue><ssdm name="and_ln936_60"/></StgValue>
</operation>

<operation id="3326" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3159 %deleted_ones_120 = select i1 %carry_121, i1 %and_ln936_60, i1 %Range1_all_ones_120

]]></Node>
<StgValue><ssdm name="deleted_ones_120"/></StgValue>
</operation>

<operation id="3327" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3160 %and_ln937_60 = and i1 %carry_121, i1 %Range1_all_ones_120

]]></Node>
<StgValue><ssdm name="and_ln937_60"/></StgValue>
</operation>

<operation id="3328" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3161 %xor_ln941_181 = xor i1 %deleted_zeros_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_181"/></StgValue>
</operation>

<operation id="3329" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3162 %or_ln941_60 = or i1 %p_Result_313, i1 %xor_ln941_181

]]></Node>
<StgValue><ssdm name="or_ln941_60"/></StgValue>
</operation>

<operation id="3330" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3163 %xor_ln941_182 = xor i1 %p_Result_311, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_182"/></StgValue>
</operation>

<operation id="3331" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3164 %overflow_121 = and i1 %or_ln941_60, i1 %xor_ln941_182

]]></Node>
<StgValue><ssdm name="overflow_121"/></StgValue>
</operation>

<operation id="3332" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3165 %xor_ln942_121 = xor i1 %deleted_ones_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_121"/></StgValue>
</operation>

<operation id="3333" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3166 %or_ln942_60 = or i1 %xor_ln942_120, i1 %xor_ln942_121

]]></Node>
<StgValue><ssdm name="or_ln942_60"/></StgValue>
</operation>

<operation id="3334" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3167 %xor_ln942_188 = xor i1 %and_ln937_60, i1 %or_ln942_60

]]></Node>
<StgValue><ssdm name="xor_ln942_188"/></StgValue>
</operation>

<operation id="3335" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3168 %underflow_60 = and i1 %xor_ln942_188, i1 %p_Result_311

]]></Node>
<StgValue><ssdm name="underflow_60"/></StgValue>
</operation>

<operation id="3336" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3170 %or_ln392_60 = or i1 %overflow_121, i1 %underflow_60

]]></Node>
<StgValue><ssdm name="or_ln392_60"/></StgValue>
</operation>

<operation id="3337" st_id="37" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3189 %r_V_190 = mul i32 %sext_ln1319_61, i32 %sext_ln1317_61

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>

<operation id="3338" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3190 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_190, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3339" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3191 %p_Result_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_190, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_316"/></StgValue>
</operation>

<operation id="3340" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3192 %tp_V_183 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_190, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_183"/></StgValue>
</operation>

<operation id="3341" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3193 %p_Result_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_190, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_317"/></StgValue>
</operation>

<operation id="3342" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3194 %tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_190, i32 9

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="3343" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3195 %zext_ln423_61 = zext i1 %tmp_502

]]></Node>
<StgValue><ssdm name="zext_ln423_61"/></StgValue>
</operation>

<operation id="3344" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3196 %tp_V_184 = add i16 %zext_ln423_61, i16 %tp_V_183

]]></Node>
<StgValue><ssdm name="tp_V_184"/></StgValue>
</operation>

<operation id="3345" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3197 %p_Result_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_184, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_318"/></StgValue>
</operation>

<operation id="3346" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3198 %xor_ln942_122 = xor i1 %p_Result_318, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_122"/></StgValue>
</operation>

<operation id="3347" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3199 %carry_123 = and i1 %p_Result_317, i1 %xor_ln942_122

]]></Node>
<StgValue><ssdm name="carry_123"/></StgValue>
</operation>

<operation id="3348" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3200 %tmp_360 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_190, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="3349" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3201 %Range2_all_ones_61 = icmp_eq  i5 %tmp_360, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_61"/></StgValue>
</operation>

<operation id="3350" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3202 %tmp_361 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_190, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="3351" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3203 %Range1_all_ones_122 = icmp_eq  i6 %tmp_361, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_122"/></StgValue>
</operation>

<operation id="3352" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3204 %Range1_all_zeros_61 = icmp_eq  i6 %tmp_361, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_61"/></StgValue>
</operation>

<operation id="3353" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3205 %deleted_zeros_61 = select i1 %carry_123, i1 %Range1_all_ones_122, i1 %Range1_all_zeros_61

]]></Node>
<StgValue><ssdm name="deleted_zeros_61"/></StgValue>
</operation>

<operation id="3354" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3206 %tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_190, i32 26

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="3355" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3207 %xor_ln936_61 = xor i1 %tmp_504, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_61"/></StgValue>
</operation>

<operation id="3356" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3208 %and_ln936_61 = and i1 %Range2_all_ones_61, i1 %xor_ln936_61

]]></Node>
<StgValue><ssdm name="and_ln936_61"/></StgValue>
</operation>

<operation id="3357" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3209 %deleted_ones_122 = select i1 %carry_123, i1 %and_ln936_61, i1 %Range1_all_ones_122

]]></Node>
<StgValue><ssdm name="deleted_ones_122"/></StgValue>
</operation>

<operation id="3358" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3210 %and_ln937_61 = and i1 %carry_123, i1 %Range1_all_ones_122

]]></Node>
<StgValue><ssdm name="and_ln937_61"/></StgValue>
</operation>

<operation id="3359" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3211 %xor_ln941_184 = xor i1 %deleted_zeros_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_184"/></StgValue>
</operation>

<operation id="3360" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3212 %or_ln941_61 = or i1 %p_Result_318, i1 %xor_ln941_184

]]></Node>
<StgValue><ssdm name="or_ln941_61"/></StgValue>
</operation>

<operation id="3361" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3213 %xor_ln941_185 = xor i1 %p_Result_316, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_185"/></StgValue>
</operation>

<operation id="3362" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3214 %overflow_123 = and i1 %or_ln941_61, i1 %xor_ln941_185

]]></Node>
<StgValue><ssdm name="overflow_123"/></StgValue>
</operation>

<operation id="3363" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3215 %xor_ln942_123 = xor i1 %deleted_ones_122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_123"/></StgValue>
</operation>

<operation id="3364" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3216 %or_ln942_61 = or i1 %xor_ln942_122, i1 %xor_ln942_123

]]></Node>
<StgValue><ssdm name="or_ln942_61"/></StgValue>
</operation>

<operation id="3365" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3217 %xor_ln942_189 = xor i1 %and_ln937_61, i1 %or_ln942_61

]]></Node>
<StgValue><ssdm name="xor_ln942_189"/></StgValue>
</operation>

<operation id="3366" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3218 %underflow_61 = and i1 %xor_ln942_189, i1 %p_Result_316

]]></Node>
<StgValue><ssdm name="underflow_61"/></StgValue>
</operation>

<operation id="3367" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3220 %or_ln392_61 = or i1 %overflow_123, i1 %underflow_61

]]></Node>
<StgValue><ssdm name="or_ln392_61"/></StgValue>
</operation>

<operation id="3368" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3239 %r_V_191 = mul i32 %sext_ln1319_62, i32 %sext_ln1317_62

]]></Node>
<StgValue><ssdm name="r_V_191"/></StgValue>
</operation>

<operation id="3369" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3289 %r_V_192 = mul i32 %sext_ln1319_63, i32 %sext_ln1317_63

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="3370" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3169 %select_ln392_181 = select i1 %overflow_121, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_181"/></StgValue>
</operation>

<operation id="3371" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3171 %tp_V_182 = select i1 %or_ln392_60, i16 %select_ln392_181, i16 %tp_V_181

]]></Node>
<StgValue><ssdm name="tp_V_182"/></StgValue>
</operation>

<operation id="3372" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3173 %sext_ln859_120 = sext i16 %sum_V_120

]]></Node>
<StgValue><ssdm name="sext_ln859_120"/></StgValue>
</operation>

<operation id="3373" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3174 %sext_ln859_121 = sext i16 %tp_V_182

]]></Node>
<StgValue><ssdm name="sext_ln859_121"/></StgValue>
</operation>

<operation id="3374" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3175 %ret_V_60 = add i17 %sext_ln859_121, i17 %sext_ln859_120

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="3375" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3176 %p_Result_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_60, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_314"/></StgValue>
</operation>

<operation id="3376" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3177 %sum_V_121 = add i16 %tp_V_182, i16 %sum_V_120

]]></Node>
<StgValue><ssdm name="sum_V_121"/></StgValue>
</operation>

<operation id="3377" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3178 %p_Result_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_121, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_315"/></StgValue>
</operation>

<operation id="3378" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3179 %xor_ln941_183 = xor i1 %p_Result_314, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_183"/></StgValue>
</operation>

<operation id="3379" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3180 %overflow_122 = and i1 %p_Result_315, i1 %xor_ln941_183

]]></Node>
<StgValue><ssdm name="overflow_122"/></StgValue>
</operation>

<operation id="3380" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3181 %xor_ln348_61 = xor i1 %p_Result_314, i1 %p_Result_315

]]></Node>
<StgValue><ssdm name="xor_ln348_61"/></StgValue>
</operation>

<operation id="3381" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3182 %select_ln392_183 = select i1 %overflow_122, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_183"/></StgValue>
</operation>

<operation id="3382" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3183 %sum_V_122 = select i1 %xor_ln348_61, i16 %select_ln392_183, i16 %sum_V_121

]]></Node>
<StgValue><ssdm name="sum_V_122"/></StgValue>
</operation>

<operation id="3383" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3219 %select_ln392_184 = select i1 %overflow_123, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_184"/></StgValue>
</operation>

<operation id="3384" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3221 %tp_V_185 = select i1 %or_ln392_61, i16 %select_ln392_184, i16 %tp_V_184

]]></Node>
<StgValue><ssdm name="tp_V_185"/></StgValue>
</operation>

<operation id="3385" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3223 %sext_ln859_122 = sext i16 %sum_V_122

]]></Node>
<StgValue><ssdm name="sext_ln859_122"/></StgValue>
</operation>

<operation id="3386" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3224 %sext_ln859_123 = sext i16 %tp_V_185

]]></Node>
<StgValue><ssdm name="sext_ln859_123"/></StgValue>
</operation>

<operation id="3387" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3225 %ret_V_61 = add i17 %sext_ln859_123, i17 %sext_ln859_122

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="3388" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3226 %p_Result_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_61, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_319"/></StgValue>
</operation>

<operation id="3389" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3227 %sum_V_123 = add i16 %tp_V_185, i16 %sum_V_122

]]></Node>
<StgValue><ssdm name="sum_V_123"/></StgValue>
</operation>

<operation id="3390" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3228 %p_Result_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_123, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_320"/></StgValue>
</operation>

<operation id="3391" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3229 %xor_ln941_186 = xor i1 %p_Result_319, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_186"/></StgValue>
</operation>

<operation id="3392" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3230 %overflow_124 = and i1 %p_Result_320, i1 %xor_ln941_186

]]></Node>
<StgValue><ssdm name="overflow_124"/></StgValue>
</operation>

<operation id="3393" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3231 %xor_ln348_62 = xor i1 %p_Result_319, i1 %p_Result_320

]]></Node>
<StgValue><ssdm name="xor_ln348_62"/></StgValue>
</operation>

<operation id="3394" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3232 %select_ln392_186 = select i1 %overflow_124, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_186"/></StgValue>
</operation>

<operation id="3395" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3233 %sum_V_124 = select i1 %xor_ln348_62, i16 %select_ln392_186, i16 %sum_V_123

]]></Node>
<StgValue><ssdm name="sum_V_124"/></StgValue>
</operation>

<operation id="3396" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3239 %r_V_191 = mul i32 %sext_ln1319_62, i32 %sext_ln1317_62

]]></Node>
<StgValue><ssdm name="r_V_191"/></StgValue>
</operation>

<operation id="3397" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3240 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_191, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3398" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3241 %p_Result_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_191, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_321"/></StgValue>
</operation>

<operation id="3399" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3242 %tp_V_186 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_191, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_186"/></StgValue>
</operation>

<operation id="3400" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3243 %p_Result_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_191, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_322"/></StgValue>
</operation>

<operation id="3401" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3244 %tmp_509 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_191, i32 9

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="3402" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3245 %zext_ln423_62 = zext i1 %tmp_509

]]></Node>
<StgValue><ssdm name="zext_ln423_62"/></StgValue>
</operation>

<operation id="3403" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3246 %tp_V_187 = add i16 %zext_ln423_62, i16 %tp_V_186

]]></Node>
<StgValue><ssdm name="tp_V_187"/></StgValue>
</operation>

<operation id="3404" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3247 %p_Result_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_187, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_323"/></StgValue>
</operation>

<operation id="3405" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3248 %xor_ln942_124 = xor i1 %p_Result_323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_124"/></StgValue>
</operation>

<operation id="3406" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3249 %carry_125 = and i1 %p_Result_322, i1 %xor_ln942_124

]]></Node>
<StgValue><ssdm name="carry_125"/></StgValue>
</operation>

<operation id="3407" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3250 %tmp_363 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_191, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="3408" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3251 %Range2_all_ones_62 = icmp_eq  i5 %tmp_363, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_62"/></StgValue>
</operation>

<operation id="3409" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3252 %tmp_365 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_191, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="3410" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3253 %Range1_all_ones_124 = icmp_eq  i6 %tmp_365, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_124"/></StgValue>
</operation>

<operation id="3411" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3254 %Range1_all_zeros_62 = icmp_eq  i6 %tmp_365, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_62"/></StgValue>
</operation>

<operation id="3412" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3255 %deleted_zeros_62 = select i1 %carry_125, i1 %Range1_all_ones_124, i1 %Range1_all_zeros_62

]]></Node>
<StgValue><ssdm name="deleted_zeros_62"/></StgValue>
</operation>

<operation id="3413" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3256 %tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_191, i32 26

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="3414" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3257 %xor_ln936_62 = xor i1 %tmp_511, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_62"/></StgValue>
</operation>

<operation id="3415" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3258 %and_ln936_62 = and i1 %Range2_all_ones_62, i1 %xor_ln936_62

]]></Node>
<StgValue><ssdm name="and_ln936_62"/></StgValue>
</operation>

<operation id="3416" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3259 %deleted_ones_124 = select i1 %carry_125, i1 %and_ln936_62, i1 %Range1_all_ones_124

]]></Node>
<StgValue><ssdm name="deleted_ones_124"/></StgValue>
</operation>

<operation id="3417" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3260 %and_ln937_62 = and i1 %carry_125, i1 %Range1_all_ones_124

]]></Node>
<StgValue><ssdm name="and_ln937_62"/></StgValue>
</operation>

<operation id="3418" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3261 %xor_ln941_187 = xor i1 %deleted_zeros_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_187"/></StgValue>
</operation>

<operation id="3419" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3262 %or_ln941_62 = or i1 %p_Result_323, i1 %xor_ln941_187

]]></Node>
<StgValue><ssdm name="or_ln941_62"/></StgValue>
</operation>

<operation id="3420" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3263 %xor_ln941_188 = xor i1 %p_Result_321, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_188"/></StgValue>
</operation>

<operation id="3421" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3264 %overflow_125 = and i1 %or_ln941_62, i1 %xor_ln941_188

]]></Node>
<StgValue><ssdm name="overflow_125"/></StgValue>
</operation>

<operation id="3422" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3265 %xor_ln942_125 = xor i1 %deleted_ones_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_125"/></StgValue>
</operation>

<operation id="3423" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3266 %or_ln942_62 = or i1 %xor_ln942_124, i1 %xor_ln942_125

]]></Node>
<StgValue><ssdm name="or_ln942_62"/></StgValue>
</operation>

<operation id="3424" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3267 %xor_ln942_190 = xor i1 %and_ln937_62, i1 %or_ln942_62

]]></Node>
<StgValue><ssdm name="xor_ln942_190"/></StgValue>
</operation>

<operation id="3425" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3268 %underflow_62 = and i1 %xor_ln942_190, i1 %p_Result_321

]]></Node>
<StgValue><ssdm name="underflow_62"/></StgValue>
</operation>

<operation id="3426" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3270 %or_ln392_62 = or i1 %overflow_125, i1 %underflow_62

]]></Node>
<StgValue><ssdm name="or_ln392_62"/></StgValue>
</operation>

<operation id="3427" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3289 %r_V_192 = mul i32 %sext_ln1319_63, i32 %sext_ln1317_63

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>

<operation id="3428" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3290 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_192, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3429" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3291 %p_Result_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_192, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_326"/></StgValue>
</operation>

<operation id="3430" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3292 %tp_V_189 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_192, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_189"/></StgValue>
</operation>

<operation id="3431" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3293 %p_Result_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_192, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_327"/></StgValue>
</operation>

<operation id="3432" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3294 %tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_192, i32 9

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="3433" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3295 %zext_ln423_63 = zext i1 %tmp_516

]]></Node>
<StgValue><ssdm name="zext_ln423_63"/></StgValue>
</operation>

<operation id="3434" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3296 %tp_V_190 = add i16 %zext_ln423_63, i16 %tp_V_189

]]></Node>
<StgValue><ssdm name="tp_V_190"/></StgValue>
</operation>

<operation id="3435" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3297 %p_Result_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_190, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_328"/></StgValue>
</operation>

<operation id="3436" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3298 %xor_ln942_126 = xor i1 %p_Result_328, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_126"/></StgValue>
</operation>

<operation id="3437" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3299 %carry_127 = and i1 %p_Result_327, i1 %xor_ln942_126

]]></Node>
<StgValue><ssdm name="carry_127"/></StgValue>
</operation>

<operation id="3438" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3300 %tmp_366 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_192, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="3439" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3301 %Range2_all_ones_63 = icmp_eq  i5 %tmp_366, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_63"/></StgValue>
</operation>

<operation id="3440" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3302 %tmp_367 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_192, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="3441" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3303 %Range1_all_ones_126 = icmp_eq  i6 %tmp_367, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_126"/></StgValue>
</operation>

<operation id="3442" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3304 %Range1_all_zeros_63 = icmp_eq  i6 %tmp_367, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_63"/></StgValue>
</operation>

<operation id="3443" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3305 %deleted_zeros_63 = select i1 %carry_127, i1 %Range1_all_ones_126, i1 %Range1_all_zeros_63

]]></Node>
<StgValue><ssdm name="deleted_zeros_63"/></StgValue>
</operation>

<operation id="3444" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3306 %tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_192, i32 26

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="3445" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3307 %xor_ln936_63 = xor i1 %tmp_518, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_63"/></StgValue>
</operation>

<operation id="3446" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3308 %and_ln936_63 = and i1 %Range2_all_ones_63, i1 %xor_ln936_63

]]></Node>
<StgValue><ssdm name="and_ln936_63"/></StgValue>
</operation>

<operation id="3447" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3309 %deleted_ones_126 = select i1 %carry_127, i1 %and_ln936_63, i1 %Range1_all_ones_126

]]></Node>
<StgValue><ssdm name="deleted_ones_126"/></StgValue>
</operation>

<operation id="3448" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3310 %and_ln937_63 = and i1 %carry_127, i1 %Range1_all_ones_126

]]></Node>
<StgValue><ssdm name="and_ln937_63"/></StgValue>
</operation>

<operation id="3449" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3311 %xor_ln941_190 = xor i1 %deleted_zeros_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_190"/></StgValue>
</operation>

<operation id="3450" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3312 %or_ln941_63 = or i1 %p_Result_328, i1 %xor_ln941_190

]]></Node>
<StgValue><ssdm name="or_ln941_63"/></StgValue>
</operation>

<operation id="3451" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3313 %xor_ln941_191 = xor i1 %p_Result_326, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_191"/></StgValue>
</operation>

<operation id="3452" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3314 %overflow_127 = and i1 %or_ln941_63, i1 %xor_ln941_191

]]></Node>
<StgValue><ssdm name="overflow_127"/></StgValue>
</operation>

<operation id="3453" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3315 %xor_ln942_127 = xor i1 %deleted_ones_126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_127"/></StgValue>
</operation>

<operation id="3454" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3316 %or_ln942_63 = or i1 %xor_ln942_126, i1 %xor_ln942_127

]]></Node>
<StgValue><ssdm name="or_ln942_63"/></StgValue>
</operation>

<operation id="3455" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3317 %xor_ln942_191 = xor i1 %and_ln937_63, i1 %or_ln942_63

]]></Node>
<StgValue><ssdm name="xor_ln942_191"/></StgValue>
</operation>

<operation id="3456" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3318 %underflow_63 = and i1 %xor_ln942_191, i1 %p_Result_326

]]></Node>
<StgValue><ssdm name="underflow_63"/></StgValue>
</operation>

<operation id="3457" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3320 %or_ln392_63 = or i1 %overflow_127, i1 %underflow_63

]]></Node>
<StgValue><ssdm name="or_ln392_63"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="3458" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3 %empty_229 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="3459" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:4 %specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_60

]]></Node>
<StgValue><ssdm name="specpipeline_ln104"/></StgValue>
</operation>

<operation id="3460" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:5 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="3461" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:16 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="3462" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:52 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="3463" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:66 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="3464" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:102 %rend379 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend379"/></StgValue>
</operation>

<operation id="3465" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:116 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="3466" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:152 %rend263 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend263"/></StgValue>
</operation>

<operation id="3467" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:166 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="3468" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:202 %rend285 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend285"/></StgValue>
</operation>

<operation id="3469" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:224 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="3470" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:260 %rend307 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend307"/></StgValue>
</operation>

<operation id="3471" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:274 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="3472" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:310 %rend329 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend329"/></StgValue>
</operation>

<operation id="3473" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:324 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="3474" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:360 %rend351 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend351"/></StgValue>
</operation>

<operation id="3475" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:374 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="3476" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:410 %rend373 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend373"/></StgValue>
</operation>

<operation id="3477" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:432 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="3478" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:468 %rend383 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend383"/></StgValue>
</operation>

<operation id="3479" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:482 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="3480" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:518 %rend385 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend385"/></StgValue>
</operation>

<operation id="3481" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:532 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="3482" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:568 %rend387 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend387"/></StgValue>
</operation>

<operation id="3483" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:582 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="3484" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:618 %rend265 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend265"/></StgValue>
</operation>

<operation id="3485" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:640 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="3486" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:676 %rend267 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend267"/></StgValue>
</operation>

<operation id="3487" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:690 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="3488" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:726 %rend269 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend269"/></StgValue>
</operation>

<operation id="3489" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:740 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="3490" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:776 %rend271 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend271"/></StgValue>
</operation>

<operation id="3491" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:790 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="3492" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:826 %rend273 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend273"/></StgValue>
</operation>

<operation id="3493" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:848 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="3494" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:884 %rend275 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend275"/></StgValue>
</operation>

<operation id="3495" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:898 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="3496" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:934 %rend277 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend277"/></StgValue>
</operation>

<operation id="3497" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:948 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="3498" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:984 %rend279 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend279"/></StgValue>
</operation>

<operation id="3499" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:998 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="3500" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1034 %rend281 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend281"/></StgValue>
</operation>

<operation id="3501" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1056 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="3502" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1092 %rend283 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend283"/></StgValue>
</operation>

<operation id="3503" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1106 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="3504" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1142 %rend287 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend287"/></StgValue>
</operation>

<operation id="3505" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1156 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="3506" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1192 %rend289 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend289"/></StgValue>
</operation>

<operation id="3507" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1206 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="3508" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1242 %rend291 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend291"/></StgValue>
</operation>

<operation id="3509" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1264 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="3510" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1300 %rend293 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend293"/></StgValue>
</operation>

<operation id="3511" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1314 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="3512" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1350 %rend295 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend295"/></StgValue>
</operation>

<operation id="3513" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1364 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="3514" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1400 %rend297 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend297"/></StgValue>
</operation>

<operation id="3515" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1414 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="3516" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1450 %rend299 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend299"/></StgValue>
</operation>

<operation id="3517" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1472 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="3518" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1508 %rend301 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend301"/></StgValue>
</operation>

<operation id="3519" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1522 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="3520" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1558 %rend303 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend303"/></StgValue>
</operation>

<operation id="3521" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1572 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="3522" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1608 %rend305 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend305"/></StgValue>
</operation>

<operation id="3523" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1622 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="3524" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1658 %rend309 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend309"/></StgValue>
</operation>

<operation id="3525" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1680 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="3526" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1716 %rend311 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend311"/></StgValue>
</operation>

<operation id="3527" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1730 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="3528" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1766 %rend313 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend313"/></StgValue>
</operation>

<operation id="3529" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1780 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="3530" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1816 %rend315 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend315"/></StgValue>
</operation>

<operation id="3531" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1830 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="3532" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1866 %rend317 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend317"/></StgValue>
</operation>

<operation id="3533" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1888 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="3534" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1924 %rend319 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend319"/></StgValue>
</operation>

<operation id="3535" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1938 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="3536" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1974 %rend321 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend321"/></StgValue>
</operation>

<operation id="3537" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1988 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="3538" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2024 %rend323 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend323"/></StgValue>
</operation>

<operation id="3539" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2038 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="3540" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2074 %rend325 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend325"/></StgValue>
</operation>

<operation id="3541" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2096 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="3542" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2132 %rend327 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend327"/></StgValue>
</operation>

<operation id="3543" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2146 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="3544" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2182 %rend331 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend331"/></StgValue>
</operation>

<operation id="3545" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2196 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="3546" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2232 %rend333 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend333"/></StgValue>
</operation>

<operation id="3547" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2246 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="3548" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2282 %rend335 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend335"/></StgValue>
</operation>

<operation id="3549" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2304 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="3550" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2340 %rend337 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend337"/></StgValue>
</operation>

<operation id="3551" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2354 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="3552" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2390 %rend339 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend339"/></StgValue>
</operation>

<operation id="3553" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2404 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="3554" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2440 %rend341 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend341"/></StgValue>
</operation>

<operation id="3555" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2454 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="3556" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2490 %rend343 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend343"/></StgValue>
</operation>

<operation id="3557" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2512 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="3558" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2548 %rend345 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend345"/></StgValue>
</operation>

<operation id="3559" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2562 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="3560" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2598 %rend347 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend347"/></StgValue>
</operation>

<operation id="3561" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2612 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="3562" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2648 %rend349 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend349"/></StgValue>
</operation>

<operation id="3563" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2662 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="3564" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2698 %rend353 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend353"/></StgValue>
</operation>

<operation id="3565" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2720 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="3566" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2756 %rend355 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend355"/></StgValue>
</operation>

<operation id="3567" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2770 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="3568" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2806 %rend357 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend357"/></StgValue>
</operation>

<operation id="3569" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2820 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="3570" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2856 %rend359 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend359"/></StgValue>
</operation>

<operation id="3571" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2870 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="3572" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2906 %rend361 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend361"/></StgValue>
</operation>

<operation id="3573" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2928 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="3574" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2964 %rend363 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend363"/></StgValue>
</operation>

<operation id="3575" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2978 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="3576" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3014 %rend365 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend365"/></StgValue>
</operation>

<operation id="3577" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3028 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="3578" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3064 %rend367 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend367"/></StgValue>
</operation>

<operation id="3579" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3078 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="3580" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3114 %rend369 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend369"/></StgValue>
</operation>

<operation id="3581" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3136 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="3582" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3172 %rend371 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend371"/></StgValue>
</operation>

<operation id="3583" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3186 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="3584" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3222 %rend375 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend375"/></StgValue>
</operation>

<operation id="3585" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3236 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="3586" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3269 %select_ln392_187 = select i1 %overflow_125, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_187"/></StgValue>
</operation>

<operation id="3587" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3271 %tp_V_188 = select i1 %or_ln392_62, i16 %select_ln392_187, i16 %tp_V_187

]]></Node>
<StgValue><ssdm name="tp_V_188"/></StgValue>
</operation>

<operation id="3588" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3272 %rend377 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend377"/></StgValue>
</operation>

<operation id="3589" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3273 %sext_ln859_124 = sext i16 %sum_V_124

]]></Node>
<StgValue><ssdm name="sext_ln859_124"/></StgValue>
</operation>

<operation id="3590" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3274 %sext_ln859_125 = sext i16 %tp_V_188

]]></Node>
<StgValue><ssdm name="sext_ln859_125"/></StgValue>
</operation>

<operation id="3591" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3275 %ret_V_62 = add i17 %sext_ln859_125, i17 %sext_ln859_124

]]></Node>
<StgValue><ssdm name="ret_V_62"/></StgValue>
</operation>

<operation id="3592" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3276 %p_Result_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_62, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_324"/></StgValue>
</operation>

<operation id="3593" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3277 %sum_V_125 = add i16 %tp_V_188, i16 %sum_V_124

]]></Node>
<StgValue><ssdm name="sum_V_125"/></StgValue>
</operation>

<operation id="3594" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3278 %p_Result_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_125, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_325"/></StgValue>
</operation>

<operation id="3595" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3279 %xor_ln941_189 = xor i1 %p_Result_324, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_189"/></StgValue>
</operation>

<operation id="3596" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3280 %overflow_126 = and i1 %p_Result_325, i1 %xor_ln941_189

]]></Node>
<StgValue><ssdm name="overflow_126"/></StgValue>
</operation>

<operation id="3597" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3281 %xor_ln348_63 = xor i1 %p_Result_324, i1 %p_Result_325

]]></Node>
<StgValue><ssdm name="xor_ln348_63"/></StgValue>
</operation>

<operation id="3598" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3282 %select_ln392_189 = select i1 %overflow_126, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_189"/></StgValue>
</operation>

<operation id="3599" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3283 %sum_V_126 = select i1 %xor_ln348_63, i16 %select_ln392_189, i16 %sum_V_125

]]></Node>
<StgValue><ssdm name="sum_V_126"/></StgValue>
</operation>

<operation id="3600" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3286 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="3601" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3319 %select_ln392_190 = select i1 %overflow_127, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_190"/></StgValue>
</operation>

<operation id="3602" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3321 %tp_V_191 = select i1 %or_ln392_63, i16 %select_ln392_190, i16 %tp_V_190

]]></Node>
<StgValue><ssdm name="tp_V_191"/></StgValue>
</operation>

<operation id="3603" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3322 %rend381 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend381"/></StgValue>
</operation>

<operation id="3604" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3323 %sext_ln859_126 = sext i16 %sum_V_126

]]></Node>
<StgValue><ssdm name="sext_ln859_126"/></StgValue>
</operation>

<operation id="3605" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3324 %sext_ln859_127 = sext i16 %tp_V_191

]]></Node>
<StgValue><ssdm name="sext_ln859_127"/></StgValue>
</operation>

<operation id="3606" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3325 %ret_V_63 = add i17 %sext_ln859_127, i17 %sext_ln859_126

]]></Node>
<StgValue><ssdm name="ret_V_63"/></StgValue>
</operation>

<operation id="3607" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3326 %p_Result_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_63, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_329"/></StgValue>
</operation>

<operation id="3608" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3327 %sum_V_127 = add i16 %tp_V_191, i16 %sum_V_126

]]></Node>
<StgValue><ssdm name="sum_V_127"/></StgValue>
</operation>

<operation id="3609" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3328 %p_Result_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_127, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_330"/></StgValue>
</operation>

<operation id="3610" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3329 %xor_ln941_192 = xor i1 %p_Result_329, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_192"/></StgValue>
</operation>

<operation id="3611" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3330 %overflow_128 = and i1 %p_Result_330, i1 %xor_ln941_192

]]></Node>
<StgValue><ssdm name="overflow_128"/></StgValue>
</operation>

<operation id="3612" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3331 %xor_ln348_64 = xor i1 %p_Result_329, i1 %p_Result_330

]]></Node>
<StgValue><ssdm name="xor_ln348_64"/></StgValue>
</operation>

<operation id="3613" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3332 %select_ln392_192 = select i1 %overflow_128, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_192"/></StgValue>
</operation>

<operation id="3614" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3333 %sum_V = select i1 %xor_ln348_64, i16 %select_ln392_192, i16 %sum_V_127

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="3615" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="64" op_0_bw="5">
<![CDATA[
for.end:0 %zext_ln99 = zext i5 %i198

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="3616" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:1 %output_buffer_addr = getelementptr i16 %output_buffer, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="output_buffer_addr"/></StgValue>
</operation>

<operation id="3617" st_id="40" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="16" op_0_bw="5">
<![CDATA[
for.end:2 %lhs = load i5 %output_buffer_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="3618" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:15 %icmp_ln99 = icmp_eq  i5 %i198, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="3619" st_id="41" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="16" op_0_bw="5">
<![CDATA[
for.end:2 %lhs = load i5 %output_buffer_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="3620" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="17" op_0_bw="16">
<![CDATA[
for.end:3 %sext_ln859_128 = sext i16 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln859_128"/></StgValue>
</operation>

<operation id="3621" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="17" op_0_bw="16">
<![CDATA[
for.end:4 %sext_ln859_129 = sext i16 %sum_V

]]></Node>
<StgValue><ssdm name="sext_ln859_129"/></StgValue>
</operation>

<operation id="3622" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end:5 %ret_V_64 = add i17 %sext_ln859_128, i17 %sext_ln859_129

]]></Node>
<StgValue><ssdm name="ret_V_64"/></StgValue>
</operation>

<operation id="3623" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.end:6 %p_Result_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_64, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_331"/></StgValue>
</operation>

<operation id="3624" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end:7 %p_Val2_334 = add i16 %lhs, i16 %sum_V

]]></Node>
<StgValue><ssdm name="p_Val2_334"/></StgValue>
</operation>

<operation id="3625" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.end:8 %p_Result_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_334, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_332"/></StgValue>
</operation>

<operation id="3626" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:9 %xor_ln941 = xor i1 %p_Result_331, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941"/></StgValue>
</operation>

<operation id="3627" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:10 %overflow = and i1 %p_Result_332, i1 %xor_ln941

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="3628" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:11 %xor_ln348 = xor i1 %p_Result_331, i1 %p_Result_332

]]></Node>
<StgValue><ssdm name="xor_ln348"/></StgValue>
</operation>

<operation id="3629" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end:12 %select_ln392 = select i1 %overflow, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392"/></StgValue>
</operation>

<operation id="3630" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end:13 %select_ln348 = select i1 %xor_ln348, i16 %select_ln392, i16 %p_Val2_334

]]></Node>
<StgValue><ssdm name="select_ln348"/></StgValue>
</operation>

<operation id="3631" st_id="42" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.end:14 %store_ln112 = store i16 %select_ln348, i5 %output_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="3632" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end:16 %br_ln99 = br i1 %icmp_ln99, void %for.body.split, void %for.end17

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="3633" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="0">
<![CDATA[
for.end17:0 %ret_ln115 = ret

]]></Node>
<StgValue><ssdm name="ret_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
