/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [15:0] _04_;
  wire [23:0] _05_;
  wire [11:0] _06_;
  wire [28:0] _07_;
  wire [11:0] _08_;
  wire [5:0] _09_;
  reg [3:0] _10_;
  reg [16:0] _11_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [30:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [20:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_29z;
  wire [50:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [15:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [11:0] celloutsig_0_41z;
  wire [15:0] celloutsig_0_42z;
  wire [18:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_57z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire [46:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_93z;
  wire [28:0] celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_31z & celloutsig_0_16z[2]);
  assign celloutsig_1_13z = ~(celloutsig_1_3z & celloutsig_1_7z[3]);
  assign celloutsig_1_18z = ~(in_data[168] & celloutsig_1_16z);
  assign celloutsig_0_30z = ~celloutsig_0_15z[2];
  assign celloutsig_0_7z = ~celloutsig_0_4z;
  assign celloutsig_0_70z = ~_00_;
  assign celloutsig_0_50z = ~((celloutsig_0_49z | celloutsig_0_0z) & celloutsig_0_38z[4]);
  assign celloutsig_0_60z = ~((celloutsig_0_22z[6] | celloutsig_0_41z[9]) & _01_);
  assign celloutsig_1_5z = ~((celloutsig_1_2z[3] | celloutsig_1_0z[4]) & _02_);
  assign celloutsig_1_17z = ~((celloutsig_1_2z[3] | celloutsig_1_15z[2]) & celloutsig_1_0z[0]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[58]) & in_data[69]);
  assign celloutsig_0_27z = ~((celloutsig_0_2z[48] | celloutsig_0_5z[3]) & celloutsig_0_24z);
  assign celloutsig_0_36z = celloutsig_0_31z | celloutsig_0_12z;
  assign celloutsig_1_3z = celloutsig_1_0z[0] ^ in_data[135];
  assign celloutsig_1_4z = _03_ ^ celloutsig_1_0z[0];
  assign celloutsig_0_42z = { celloutsig_0_40z[2:1], celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_27z } + { _04_[15], celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_20z, celloutsig_0_30z };
  reg [17:0] _28_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _28_ <= 18'h00000;
    else _28_ <= { celloutsig_0_2z[19:3], celloutsig_0_1z };
  assign _07_[19:2] = _28_;
  reg [11:0] _29_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _29_ <= 12'h000;
    else _29_ <= celloutsig_0_42z[13:2];
  assign { _08_[11:9], _07_[28:22], _00_, _07_[20] } = _29_;
  reg [2:0] _30_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _30_ <= 3'h0;
    else _30_ <= { celloutsig_0_57z[0], celloutsig_0_50z, celloutsig_0_60z };
  assign out_data[34:32] = _30_;
  reg [5:0] _31_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _31_ <= 6'h00;
    else _31_ <= in_data[162:157];
  assign { celloutsig_1_2z[5], _09_[4], _02_, _09_[2:1], _03_ } = _31_;
  reg [5:0] _32_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _32_ <= 6'h00;
    else _32_ <= celloutsig_0_3z[10:5];
  assign _06_[11:6] = _32_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _10_ <= 4'h0;
    else _10_ <= { celloutsig_1_2z[3], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z };
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _11_ <= 17'h00000;
    else _11_ <= { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_2z[5], _09_[4], _02_, _09_[2:1], _03_, celloutsig_1_9z };
  reg [9:0] _35_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _35_ <= 10'h000;
    else _35_ <= celloutsig_0_8z[40:31];
  assign { _05_[9:6], _01_, _05_[4:3], _04_[15], _05_[1:0] } = _35_;
  assign celloutsig_0_95z = { _07_[8:2], celloutsig_0_3z, celloutsig_0_70z, celloutsig_0_15z } & { celloutsig_0_93z, celloutsig_0_39z, celloutsig_0_0z, celloutsig_0_43z };
  assign celloutsig_0_3z = celloutsig_0_2z[22:7] / { 1'h1, celloutsig_0_2z[26:12] };
  assign celloutsig_0_34z = { celloutsig_0_20z[7:4], celloutsig_0_12z, celloutsig_0_21z } / { 1'h1, celloutsig_0_15z };
  assign celloutsig_0_38z = celloutsig_0_34z[5:1] / { 1'h1, celloutsig_0_3z[3:0] };
  assign celloutsig_1_7z = { celloutsig_1_2z[2:1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z } / { 1'h1, celloutsig_1_5z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_14z = { celloutsig_0_8z[35:8], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_13z } / { 1'h1, celloutsig_0_2z[45:19], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_3z[12:4], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_0z } / { 1'h1, celloutsig_0_5z[7:3], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_5z[7:5], celloutsig_0_10z[0] };
  assign celloutsig_0_18z = celloutsig_0_2z[21:19] / { 1'h1, celloutsig_0_17z[3], celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[74:73], celloutsig_0_0z, celloutsig_0_7z } > celloutsig_0_5z[7:4];
  assign celloutsig_0_21z = celloutsig_0_20z[5:3] > celloutsig_0_17z[18:16];
  assign celloutsig_0_0z = in_data[29] & ~(in_data[51]);
  assign celloutsig_0_13z = celloutsig_0_7z & ~(celloutsig_0_1z);
  assign celloutsig_0_43z = celloutsig_0_8z[30:12] % { 1'h1, celloutsig_0_14z[29:25], celloutsig_0_39z, celloutsig_0_24z, celloutsig_0_5z[7:5], celloutsig_0_10z[0], celloutsig_0_23z, celloutsig_0_29z };
  assign celloutsig_1_11z = { _02_, _09_[2], celloutsig_1_6z } % { 1'h1, _10_[1:0] };
  assign celloutsig_0_15z = in_data[74:70] % { 1'h1, celloutsig_0_5z[7:5], celloutsig_0_10z[0] };
  assign celloutsig_0_20z = { celloutsig_0_3z[8:4], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_18z } % { 1'h1, celloutsig_0_5z[8:2], celloutsig_0_5z[7:5], celloutsig_0_10z[0] };
  assign celloutsig_0_29z = _05_[7] ? celloutsig_0_2z[36:31] : { celloutsig_0_20z[7:5], celloutsig_0_18z };
  assign celloutsig_0_37z = celloutsig_0_8z[28] ? { celloutsig_0_18z[1:0], celloutsig_0_30z } : { celloutsig_0_8z[30], celloutsig_0_24z, celloutsig_0_13z };
  assign celloutsig_0_57z = celloutsig_0_44z ? celloutsig_0_18z : celloutsig_0_2z[45:43];
  assign celloutsig_0_10z[0] = celloutsig_0_4z ? celloutsig_0_9z : celloutsig_0_5z[4];
  assign celloutsig_1_2z[4:0] = in_data[111] ? { _09_[4], _02_, _09_[2:1], _03_ } : celloutsig_1_0z;
  assign celloutsig_1_9z = celloutsig_1_5z ? { celloutsig_1_7z[8:2], celloutsig_1_6z } : { _09_[1], celloutsig_1_4z, celloutsig_1_2z[5], _09_[4], _02_, _09_[2:1], _03_ };
  assign celloutsig_1_15z = _11_[6] ? { celloutsig_1_11z[1:0], celloutsig_1_13z, celloutsig_1_11z } : { _09_[2:1], _10_ };
  assign celloutsig_1_19z = celloutsig_1_13z ? in_data[121:104] : { celloutsig_1_11z[0], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_17z };
  assign celloutsig_0_16z = celloutsig_0_5z[7] ? { celloutsig_0_5z[6:1], celloutsig_0_6z } : { celloutsig_0_2z[22:17], celloutsig_0_4z };
  assign celloutsig_0_22z = celloutsig_0_8z[20] ? celloutsig_0_8z[41:34] : in_data[35:28];
  assign celloutsig_0_25z = celloutsig_0_24z ? { celloutsig_0_14z[15:7], _06_[11:6], celloutsig_0_15z, celloutsig_0_13z } : { celloutsig_0_17z[18:11], celloutsig_0_22z, celloutsig_0_5z[7:5], celloutsig_0_10z[0], celloutsig_0_23z };
  assign celloutsig_0_49z = { celloutsig_0_8z[41:33], celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_31z } !== { celloutsig_0_25z[5:0], celloutsig_0_23z, _06_[11:6], celloutsig_0_27z };
  assign celloutsig_0_24z = { celloutsig_0_15z[3:0], celloutsig_0_5z[7:5], celloutsig_0_10z[0], celloutsig_0_0z } !== { celloutsig_0_20z[7:0], celloutsig_0_23z };
  assign celloutsig_0_33z = ^ { _07_[18:11], celloutsig_0_21z, celloutsig_0_15z };
  assign celloutsig_0_35z = ^ celloutsig_0_3z[10:5];
  assign celloutsig_0_6z = ^ in_data[19:14];
  assign celloutsig_0_12z = ^ celloutsig_0_2z[13:5];
  assign celloutsig_0_8z = celloutsig_0_2z[49:3] << { celloutsig_0_2z[37:7], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_40z = { celloutsig_0_29z[2:1], celloutsig_0_9z } <<< { celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_27z };
  assign celloutsig_0_41z = { celloutsig_0_17z[11:8], celloutsig_0_21z, celloutsig_0_39z, celloutsig_0_36z, celloutsig_0_27z, celloutsig_0_5z[7:5], celloutsig_0_10z[0] } <<< { celloutsig_0_2z[37:27], celloutsig_0_4z };
  assign celloutsig_0_5z = celloutsig_0_3z[9:0] <<< celloutsig_0_3z[12:3];
  assign celloutsig_0_93z = { celloutsig_0_70z, _06_[11:6], celloutsig_0_33z } <<< { _05_[7:6], _01_, _05_[4:3], _04_[15], celloutsig_0_36z, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[158:154] <<< in_data[123:119];
  assign celloutsig_0_2z = { in_data[52:3], celloutsig_0_0z } <<< { in_data[56:7], celloutsig_0_0z };
  assign celloutsig_0_4z = ~((in_data[65] & celloutsig_0_2z[13]) | celloutsig_0_3z[14]);
  assign celloutsig_0_23z = ~((celloutsig_0_8z[20] & celloutsig_0_15z[0]) | celloutsig_0_16z[6]);
  assign celloutsig_0_31z = ~((celloutsig_0_0z & celloutsig_0_27z) | (celloutsig_0_5z[7] & celloutsig_0_5z[1]));
  assign celloutsig_0_44z = ~((celloutsig_0_1z & celloutsig_0_4z) | (celloutsig_0_35z & celloutsig_0_35z));
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_3z) | (in_data[142] & celloutsig_1_3z));
  assign celloutsig_1_16z = ~((celloutsig_1_5z & celloutsig_1_7z[8]) | (celloutsig_1_3z & in_data[164]));
  assign celloutsig_0_19z = ~((celloutsig_0_15z[3] & celloutsig_0_8z[8]) | (celloutsig_0_7z & celloutsig_0_8z[2]));
  assign _04_[14:0] = { celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_20z, celloutsig_0_30z };
  assign { _05_[23:10], _05_[5], _05_[2] } = { celloutsig_0_14z[20:7], _01_, _04_[15] };
  assign _06_[5:0] = celloutsig_0_29z;
  assign { _07_[21], _07_[1] } = { _00_, celloutsig_0_4z };
  assign _08_[8:0] = { _07_[28:22], _00_, _07_[20] };
  assign { _09_[5], _09_[3], _09_[0] } = { celloutsig_1_2z[5], _02_, _03_ };
  assign celloutsig_0_10z[3:1] = celloutsig_0_5z[7:5];
  assign { out_data[128], out_data[113:96], out_data[28:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z };
endmodule
