Analysis & Synthesis report for GroupProject3710
Tue Oct 29 19:04:37 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for bram:MEM|altsyncram:ram_rtl_0|altsyncram_jf62:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |GroupProject3710
 16. Parameter Settings for User Entity Instance: regfile:regfile1
 17. Parameter Settings for User Entity Instance: alu:alu1
 18. Parameter Settings for User Entity Instance: bram:MEM
 19. Parameter Settings for User Entity Instance: datapath:path
 20. Parameter Settings for User Entity Instance: datapath:path|signextend:extend
 21. Parameter Settings for User Entity Instance: datapath:path|flopenr:pcreg
 22. Parameter Settings for User Entity Instance: datapath:path|flopr:rsrc
 23. Parameter Settings for User Entity Instance: datapath:path|flopr:rdest
 24. Parameter Settings for User Entity Instance: datapath:path|mux2:wa_mux
 25. Parameter Settings for User Entity Instance: datapath:path|mux2:mem_mux
 26. Parameter Settings for User Entity Instance: datapath:path|mux4:wd_mux
 27. Parameter Settings for User Entity Instance: datapath:path|mux2:pc_mux
 28. Parameter Settings for User Entity Instance: datapath:path|mux4:alua_mux
 29. Parameter Settings for User Entity Instance: datapath:path|mux2:alub_mux
 30. Parameter Settings for User Entity Instance: datapath:path|regfile:rf
 31. Parameter Settings for User Entity Instance: datapath:path|alu:alunit
 32. Parameter Settings for User Entity Instance: signextend:extend
 33. Parameter Settings for User Entity Instance: flopenr:flop_a
 34. Parameter Settings for User Entity Instance: mux2:mux_a
 35. Parameter Settings for User Entity Instance: flopenr:flop_b
 36. Parameter Settings for User Entity Instance: mux2:mux_b
 37. Parameter Settings for Inferred Entity Instance: bram:MEM|altsyncram:ram_rtl_0
 38. altsyncram Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "mux2:mux_b"
 40. Port Connectivity Checks: "flopenr:flop_b"
 41. Port Connectivity Checks: "mux2:mux_a"
 42. Port Connectivity Checks: "flopenr:flop_a"
 43. Port Connectivity Checks: "datapath:path|alu:alunit"
 44. Port Connectivity Checks: "datapath:path|regfile:rf"
 45. Port Connectivity Checks: "datapath:path|mux2:alub_mux"
 46. Port Connectivity Checks: "datapath:path|mux4:alua_mux"
 47. Port Connectivity Checks: "datapath:path|mux4:wd_mux"
 48. Port Connectivity Checks: "datapath:path|mux2:wa_mux"
 49. Port Connectivity Checks: "datapath:path|flopenr:pcreg"
 50. Port Connectivity Checks: "bram:MEM"
 51. Port Connectivity Checks: "alu:alu1"
 52. Port Connectivity Checks: "regfile:regfile1"
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages
 56. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 29 19:04:37 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; GroupProject3710                               ;
; Top-level Entity Name           ; GroupProject3710                               ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 0                                              ;
; Total pins                      ; 151                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 32                                             ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; GroupProject3710   ; GroupProject3710   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; datapath.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v                                   ;         ;
; reg.dat                                      ; yes             ; User Unspecified File                                 ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/reg.dat                                      ;         ;
; regfile.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/regfile.v                                    ;         ;
; alucontrol.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alucontrol.v                                 ;         ;
; alu.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v                                        ;         ;
; GroupProject3710.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v                           ;         ;
; bram.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/bram.v                                       ;         ;
; flops.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/flops.v                                      ;         ;
; muxes.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/muxes.v                                      ;         ;
; program.dat                                  ; yes             ; User Unspecified File                                 ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/program.dat                                  ;         ;
; signextend.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/signextend.v                                 ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal231.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                         ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_jf62.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/db/altsyncram_jf62.tdf                       ;         ;
; db/groupproject3710.ram0_bram_337df6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/db/groupproject3710.ram0_bram_337df6.hdl.mif ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 29                               ;
;                                             ;                                  ;
; Combinational ALUT usage for logic          ; 42                               ;
;     -- 7 input functions                    ; 0                                ;
;     -- 6 input functions                    ; 16                               ;
;     -- 5 input functions                    ; 18                               ;
;     -- 4 input functions                    ; 4                                ;
;     -- <=3 input functions                  ; 4                                ;
;                                             ;                                  ;
; Dedicated logic registers                   ; 0                                ;
;                                             ;                                  ;
; I/O pins                                    ; 151                              ;
; Total MLAB memory bits                      ; 0                                ;
; Total block memory bits                     ; 32                               ;
;                                             ;                                  ;
; Total DSP Blocks                            ; 0                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; alucontrol:alucontrol1|WideOr1~0 ;
; Maximum fan-out                             ; 18                               ;
; Total fan-out                               ; 490                              ;
; Average fan-out                             ; 1.36                             ;
+---------------------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Entity Name      ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+------------------+--------------+
; |GroupProject3710                         ; 42 (1)              ; 0 (0)                     ; 32                ; 0          ; 151  ; 0            ; |GroupProject3710                                                              ; GroupProject3710 ; work         ;
;    |alu:alu1|                             ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |GroupProject3710|alu:alu1                                                     ; alu              ; work         ;
;    |alucontrol:alucontrol1|               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |GroupProject3710|alucontrol:alucontrol1                                       ; alucontrol       ; work         ;
;    |bram:MEM|                             ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |GroupProject3710|bram:MEM                                                     ; bram             ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |GroupProject3710|bram:MEM|altsyncram:ram_rtl_0                                ; altsyncram       ; work         ;
;          |altsyncram_jf62:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |GroupProject3710|bram:MEM|altsyncram:ram_rtl_0|altsyncram_jf62:auto_generated ; altsyncram_jf62  ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+-------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+-------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; bram:MEM|altsyncram:ram_rtl_0|altsyncram_jf62:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; db/GroupProject3710.ram0_bram_337df6.hdl.mif ;
+-------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; flopenr:flop_b|q[0..9]                 ; Stuck at GND due to stuck port data_in ;
; flopenr:flop_a|q[0..9]                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 20 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                              ;
+---------------------+---------------------------+----------------------------------------+
; Register name       ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------+---------------------------+----------------------------------------+
; flopenr:flop_b|q[1] ; Stuck at GND              ; flopenr:flop_a|q[3]                    ;
;                     ; due to stuck port data_in ;                                        ;
; flopenr:flop_b|q[3] ; Stuck at GND              ; flopenr:flop_a|q[4]                    ;
;                     ; due to stuck port data_in ;                                        ;
; flopenr:flop_b|q[5] ; Stuck at GND              ; flopenr:flop_a|q[5]                    ;
;                     ; due to stuck port data_in ;                                        ;
; flopenr:flop_b|q[7] ; Stuck at GND              ; flopenr:flop_a|q[6]                    ;
;                     ; due to stuck port data_in ;                                        ;
; flopenr:flop_b|q[9] ; Stuck at GND              ; flopenr:flop_a|q[7]                    ;
;                     ; due to stuck port data_in ;                                        ;
+---------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------+
; Registers Packed Into Inferred Megafunctions    ;
+---------------------+--------------------+------+
; Register Name       ; Megafunction       ; Type ;
+---------------------+--------------------+------+
; bram:MEM|q_a[0..15] ; bram:MEM|ram_rtl_0 ; RAM  ;
; bram:MEM|q_b[0..15] ; bram:MEM|ram_rtl_0 ; RAM  ;
+---------------------+--------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |GroupProject3710|alu:alu1|Mux8               ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |GroupProject3710|alucontrol:alucontrol1|Mux2 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for bram:MEM|altsyncram:ram_rtl_0|altsyncram_jf62:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |GroupProject3710 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                          ;
; REGBITS        ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regfile1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 16    ; Signed Integer                       ;
; REGBITS        ; 3     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram:MEM ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer               ;
; ADDR_WIDTH     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 16    ; Signed Integer                    ;
; REGBITS        ; 3     ; Signed Integer                    ;
; IMM            ; 8     ; Signed Integer                    ;
; REG_ADD        ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path|signextend:extend ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path|flopenr:pcreg ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path|flopr:rsrc ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path|flopr:rdest ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path|mux2:wa_mux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path|mux2:mem_mux ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path|mux4:wd_mux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path|mux2:pc_mux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path|mux4:alua_mux ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path|mux2:alub_mux ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path|regfile:rf ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                               ;
; REGBITS        ; 3     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:path|alu:alunit ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: signextend:extend ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flopenr:flop_a ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:mux_a ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flopenr:flop_b ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:mux_b ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram:MEM|altsyncram:ram_rtl_0                     ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ; Untyped        ;
; WIDTH_A                            ; 16                                           ; Untyped        ;
; WIDTHAD_A                          ; 10                                           ; Untyped        ;
; NUMWORDS_A                         ; 1024                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 16                                           ; Untyped        ;
; WIDTHAD_B                          ; 10                                           ; Untyped        ;
; NUMWORDS_B                         ; 1024                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK0                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/GroupProject3710.ram0_bram_337df6.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_jf62                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 1                             ;
; Entity Instance                           ; bram:MEM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT               ;
;     -- WIDTH_A                            ; 16                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 16                            ;
;     -- NUMWORDS_B                         ; 1024                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                      ;
+-------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux2:mux_b"                                                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "d1[15..10]" will be connected to GND. ;
; y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flopenr:flop_b"                                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "q[15..10]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux2:mux_a"                                                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "d1[15..10]" will be connected to GND. ;
; y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flopenr:flop_a"                                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "q[15..10]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:path|alu:alunit"                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; PSR  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:path|regfile:rf"                                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ra1  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (3 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ra2  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (3 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wa   ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (3 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:path|mux2:alub_mux"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:path|mux4:alua_mux"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d3   ; Input  ; Info     ; Stuck at GND                                                                        ;
; y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:path|mux4:wd_mux"                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d0   ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "d0[15..8]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:path|mux2:wa_mux"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; y[15..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:path|flopenr:pcreg"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bram:MEM"                                                                                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_a ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; data_b ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu1"                                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; PSR  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:regfile1"                                                                                                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ra1  ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ra2  ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wa   ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; rd2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 42                          ;
;     arith             ; 17                          ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 16                          ;
;     normal            ; 25                          ;
;         0 data inputs ; 1                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 2                           ;
;         6 data inputs ; 16                          ;
; boundary_port         ; 151                         ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.60                        ;
; Average LUT depth     ; 2.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Oct 29 19:04:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GroupProject3710 -c GroupProject3710
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_regfile_tb.v
    Info (12023): Found entity 1: ALU_Regfile_tb File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/ALU_Regfile_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/regfile.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: alucontrol File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alucontrol.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file groupproject3710.v
    Info (12023): Found entity 1: GroupProject3710 File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_memory_tb.v
    Info (12023): Found entity 1: Datapath_Memory_tb File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/Datapath_Memory_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bram.v
    Info (12023): Found entity 1: bram File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/bram.v Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file flops.v
    Info (12023): Found entity 1: flopenr File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/flops.v Line: 1
    Info (12023): Found entity 2: flopr File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/flops.v Line: 11
Info (12021): Found 2 design units, including 2 entities, in source file muxes.v
    Info (12023): Found entity 1: mux2 File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/muxes.v Line: 1
    Info (12023): Found entity 2: mux4 File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/muxes.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file signextend.v
    Info (12023): Found entity 1: signextend File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/signextend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: Datapath_tb File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/Datapath_tb.v Line: 1
Info (12127): Elaborating entity "GroupProject3710" for the top level hierarchy
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile1" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 28
Info (10648): Verilog HDL Display System Task info at regfile.v(19): Loading register file File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/regfile.v Line: 19
Info (10648): Verilog HDL Display System Task info at regfile.v(22): done with RF load File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/regfile.v Line: 22
Info (12128): Elaborating entity "alucontrol" for hierarchy "alucontrol:alucontrol1" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 35
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu1" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable "PSR", which holds its previous value in one or more paths through the always construct File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v Line: 13
Warning (10034): Output port "PSR[5]" at alu.v(8) has no driver File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v Line: 8
Info (10041): Inferred latch for "PSR[0]" at alu.v(13) File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v Line: 13
Info (10041): Inferred latch for "PSR[1]" at alu.v(13) File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v Line: 13
Info (10041): Inferred latch for "PSR[2]" at alu.v(13) File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/alu.v Line: 13
Info (12128): Elaborating entity "bram" for hierarchy "bram:MEM" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 57
Info (10648): Verilog HDL Display System Task info at bram.v(18): Loading memory File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/bram.v Line: 18
Info (10648): Verilog HDL Display System Task info at bram.v(20): done loading File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/bram.v Line: 20
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:path" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 61
Info (12128): Elaborating entity "signextend" for hierarchy "datapath:path|signextend:extend" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v Line: 37
Info (12128): Elaborating entity "flopenr" for hierarchy "datapath:path|flopenr:pcreg" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v Line: 40
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:path|flopr:rsrc" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v Line: 41
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:path|mux2:wa_mux" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v Line: 45
Info (12128): Elaborating entity "mux4" for hierarchy "datapath:path|mux4:wd_mux" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/datapath.v Line: 47
Info (12128): Elaborating entity "signextend" for hierarchy "signextend:extend" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 62
Info (12128): Elaborating entity "flopenr" for hierarchy "flopenr:flop_a" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 70
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux_a" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 71
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram:MEM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/GroupProject3710.ram0_bram_337df6.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "bram:MEM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "bram:MEM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/GroupProject3710.ram0_bram_337df6.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jf62.tdf
    Info (12023): Found entity 1: altsyncram_jf62 File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/db/altsyncram_jf62.tdf Line: 28
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDs_a[0]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_a[1]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_a[2]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_a[3]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_a[4]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_a[5]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_a[6]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_a[7]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_a[8]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_a[9]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_b[0]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_b[1]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_b[2]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_b[3]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_b[4]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_b[5]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_b[6]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_b[7]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_b[8]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
    Warning (13410): Pin "LEDs_b[9]" is stuck at GND File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 9 MSB VCC or GND address nodes from RAM block "bram:MEM|altsyncram:ram_rtl_0|altsyncram_jf62:auto_generated|ALTSYNCRAM" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/db/altsyncram_jf62.tdf Line: 41
Info (144001): Generated suppressed messages file C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/output_files/GroupProject3710.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 40 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "regwrite" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 4
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 4
    Warning (15610): No output dependent on input pin "ra1[0]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 5
    Warning (15610): No output dependent on input pin "ra1[1]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 5
    Warning (15610): No output dependent on input pin "ra1[2]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 5
    Warning (15610): No output dependent on input pin "ra1[3]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 5
    Warning (15610): No output dependent on input pin "ra2[0]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 5
    Warning (15610): No output dependent on input pin "ra2[1]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 5
    Warning (15610): No output dependent on input pin "ra2[2]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 5
    Warning (15610): No output dependent on input pin "ra2[3]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 5
    Warning (15610): No output dependent on input pin "wa[0]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 5
    Warning (15610): No output dependent on input pin "wa[1]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 5
    Warning (15610): No output dependent on input pin "wa[2]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 5
    Warning (15610): No output dependent on input pin "wa[3]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 5
    Warning (15610): No output dependent on input pin "wd[0]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[1]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[2]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[3]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[4]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[5]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[6]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[7]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[8]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[9]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[10]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[11]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[12]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[13]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[14]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "wd[15]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 6
    Warning (15610): No output dependent on input pin "switches[0]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 8
    Warning (15610): No output dependent on input pin "switches[1]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 8
    Warning (15610): No output dependent on input pin "switches[2]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 8
    Warning (15610): No output dependent on input pin "switches[3]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 8
    Warning (15610): No output dependent on input pin "switches[4]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 8
    Warning (15610): No output dependent on input pin "switches[5]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 8
    Warning (15610): No output dependent on input pin "switches[6]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 8
    Warning (15610): No output dependent on input pin "switches[7]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 8
    Warning (15610): No output dependent on input pin "switches[8]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 8
    Warning (15610): No output dependent on input pin "switches[9]" File: C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/GroupProject3710.v Line: 8
Info (21057): Implemented 209 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 83 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 42 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Tue Oct 29 19:04:37 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jared/Desktop/Fall 2024/3710-Group-Project/output_files/GroupProject3710.map.smsg.


