#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Jan 17 22:14:34 2018
# Process ID: 32328
# Current directory: /home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.runs/design_1_axi_bram_ctrl_0_0_synth_1
# Command line: vivado -log design_1_axi_bram_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_bram_ctrl_0_0.tcl
# Log file: /home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.runs/design_1_axi_bram_ctrl_0_0_synth_1/design_1_axi_bram_ctrl_0_0.vds
# Journal file: /home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.runs/design_1_axi_bram_ctrl_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axi_bram_ctrl_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 1390.508 ; gain = 82.996 ; free physical = 82155 ; free virtual = 91275
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23908]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22908]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21851]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17013]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (1#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-638] synthesizing module 'FDR' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (2#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (3#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (4#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (5#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (6#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (7#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (8#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17013]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (9#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (10#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21851]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (11#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22908]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (12#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23908]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (13#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:115]
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1511.051 ; gain = 203.539 ; free physical = 81756 ; free virtual = 90876
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1511.051 ; gain = 203.539 ; free physical = 81757 ; free virtual = 90877
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1840.770 ; gain = 0.008 ; free physical = 82628 ; free virtual = 91751
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:02:11 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82703 ; free virtual = 91826
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:02:11 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82703 ; free virtual = 91826
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:02:11 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82703 ; free virtual = 91826
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:02:12 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82696 ; free virtual = 91818
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:02:15 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82663 ; free virtual = 91785
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:02:31 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82337 ; free virtual = 91460
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:02:33 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82343 ; free virtual = 91466
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:02:33 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82347 ; free virtual = 91470
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:02:34 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82360 ; free virtual = 91483
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:02:34 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82360 ; free virtual = 91483
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:02:34 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82359 ; free virtual = 91482
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:02:34 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82359 ; free virtual = 91482
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:02:34 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82359 ; free virtual = 91482
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:02:34 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82359 ; free virtual = 91482

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     2|
|2     |LUT2    |    19|
|3     |LUT3    |    92|
|4     |LUT4    |    42|
|5     |LUT5    |    90|
|6     |LUT6    |   149|
|7     |MUXCY_L |     3|
|8     |MUXF7   |     2|
|9     |SRL16E  |    12|
|10    |XORCY   |     4|
|11    |FDR     |     1|
|12    |FDRE    |   364|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:02:34 . Memory (MB): peak = 1840.770 ; gain = 533.258 ; free physical = 82359 ; free virtual = 91482
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:02:36 . Memory (MB): peak = 1870.824 ; gain = 588.137 ; free physical = 82560 ; free virtual = 91683
