<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › ft1000 › ft1000.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ft1000.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Common structures and definitions for FT1000 Flarion Flash OFDM PCMCIA and USB devices</span>
<span class="cm"> *</span>
<span class="cm"> * Originally copyright (c) 2002 Flarion Technologies</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define DSPVERSZ	4</span>
<span class="cp">#define HWSERNUMSZ	16</span>
<span class="cp">#define SKUSZ		20</span>
<span class="cp">#define EUISZ		8</span>
<span class="cp">#define MODESZ		2</span>
<span class="cp">#define CALVERSZ	2</span>
<span class="cp">#define CALDATESZ	6</span>

<span class="cp">#define ELECTRABUZZ_ID	0	</span><span class="cm">/* ASIC ID for Electrabuzz */</span><span class="cp"></span>
<span class="cp">#define MAGNEMITE_ID	0x1a01	</span><span class="cm">/* ASIC ID for Magnemite */</span><span class="cp"></span>

<span class="cm">/* MEMORY MAP common to both ELECTRABUZZ and MAGNEMITE */</span>
<span class="cp">#define	FT1000_REG_DPRAM_ADDR	0x000E	</span><span class="cm">/* DPADR - Dual Port Ram Indirect Address Register */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_SUP_CTRL	0x0020	</span><span class="cm">/* HCTR - Host Control Register */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_SUP_STAT	0x0022	</span><span class="cm">/* HSTAT - Host Status Register */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_RESET	0x0024	</span><span class="cm">/* HCTR - Host Control Register */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_SUP_ISR	0x0026	</span><span class="cm">/* HISR - Host Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_SUP_IMASK	0x0028	</span><span class="cm">/* HIMASK - Host Interrupt Mask */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_DOORBELL	0x002a	</span><span class="cm">/* DBELL - Door Bell Register */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_ASIC_ID	0x002e	</span><span class="cm">/* ASICID - ASIC Identification Number */</span><span class="cp"></span>

<span class="cm">/* MEMORY MAP FOR ELECTRABUZZ ASIC */</span>
<span class="cp">#define FT1000_REG_UFIFO_STAT	0x0000	</span><span class="cm">/* UFSR - Uplink FIFO status register */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_UFIFO_BEG	0x0002	</span><span class="cm">/* UFBR	- Uplink FIFO beginning register */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_UFIFO_MID	0x0004	</span><span class="cm">/* UFMR	- Uplink FIFO middle register */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_UFIFO_END	0x0006	</span><span class="cm">/* UFER	- Uplink FIFO end register */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_DFIFO_STAT	0x0008	</span><span class="cm">/* DFSR - Downlink FIFO status register */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_DFIFO	0x000A	</span><span class="cm">/* DFR - Downlink FIFO Register */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_DPRAM_DATA	0x000C	</span><span class="cm">/* DPRAM - Dual Port Indirect Data Register */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_WATERMARK	0x0010	</span><span class="cm">/* WMARK - Watermark Register */</span><span class="cp"></span>

<span class="cm">/* MEMORY MAP FOR MAGNEMITE */</span>
<span class="cp">#define FT1000_REG_MAG_UFDR	0x0000	</span><span class="cm">/* UFDR - Uplink FIFO Data Register (32-bits) */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_MAG_UFDRL	0x0000	</span><span class="cm">/* UFDRL - Uplink FIFO Data Register low-word (16-bits) */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_MAG_UFDRH	0x0002	</span><span class="cm">/* UFDRH - Uplink FIFO Data Register high-word (16-bits) */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_MAG_UFER	0x0004	</span><span class="cm">/* UFER - Uplink FIFO End Register */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_MAG_UFSR	0x0006	</span><span class="cm">/* UFSR - Uplink FIFO Status Register */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_MAG_DFR	0x0008	</span><span class="cm">/* DFR - Downlink FIFO Register (32-bits) */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_MAG_DFRL	0x0008	</span><span class="cm">/* DFRL - Downlink FIFO Register low-word (16-bits) */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_MAG_DFRH	0x000a	</span><span class="cm">/* DFRH - Downlink FIFO Register high-word (16-bits) */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_MAG_DFSR	0x000c	</span><span class="cm">/* DFSR - Downlink FIFO Status Register */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_MAG_DPDATA	0x0010	</span><span class="cm">/* DPDATA - Dual Port RAM Indirect Data Register (32-bits) */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_MAG_DPDATAL	0x0010	</span><span class="cm">/* DPDATAL - Dual Port RAM Indirect Data Register low-word (16-bits) */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_MAG_DPDATAH	0x0012	</span><span class="cm">/* DPDATAH - Dual Port RAM Indirect Data Register high-word (16-bits) */</span><span class="cp"></span>
<span class="cp">#define	FT1000_REG_MAG_WATERMARK 0x002c	</span><span class="cm">/* WMARK - Watermark Register */</span><span class="cp"></span>
<span class="cp">#define FT1000_REG_MAG_VERSION	0x0030	</span><span class="cm">/* LLC Version */</span><span class="cp"></span>

<span class="cm">/* Reserved Dual Port RAM offsets for Electrabuzz */</span>
<span class="cp">#define FT1000_DPRAM_TX_BASE	0x0002	</span><span class="cm">/* Host to PC Card Messaging Area */</span><span class="cp"></span>
<span class="cp">#define FT1000_DPRAM_RX_BASE	0x0800	</span><span class="cm">/* PC Card to Host Messaging Area */</span><span class="cp"></span>
<span class="cp">#define FT1000_FIFO_LEN		0x07FC	</span><span class="cm">/* total length for DSP FIFO tracking */</span><span class="cp"></span>
<span class="cp">#define FT1000_HI_HO		0x07FE	</span><span class="cm">/* heartbeat with HI/HO */</span><span class="cp"></span>
<span class="cp">#define FT1000_DSP_STATUS	0x0FFE	</span><span class="cm">/* dsp status - non-zero is a request to reset dsp */</span><span class="cp"></span>
<span class="cp">#define FT1000_DSP_LED		0x0FFA	</span><span class="cm">/* dsp led status for PAD device */</span><span class="cp"></span>
<span class="cp">#define FT1000_DSP_CON_STATE	0x0FF8	</span><span class="cm">/* DSP Connection Status Info */</span><span class="cp"></span>
<span class="cp">#define FT1000_DPRAM_FEFE	0x0002	</span><span class="cm">/* location for dsp ready indicator */</span><span class="cp"></span>
<span class="cp">#define FT1000_DSP_TIMER0	0x1FF0	</span><span class="cm">/* Timer Field from Basestation */</span><span class="cp"></span>
<span class="cp">#define FT1000_DSP_TIMER1	0x1FF2	</span><span class="cm">/* Timer Field from Basestation */</span><span class="cp"></span>
<span class="cp">#define FT1000_DSP_TIMER2	0x1FF4	</span><span class="cm">/* Timer Field from Basestation */</span><span class="cp"></span>
<span class="cp">#define FT1000_DSP_TIMER3	0x1FF6	</span><span class="cm">/* Timer Field from Basestation */</span><span class="cp"></span>

<span class="cm">/* Reserved Dual Port RAM offsets for Magnemite */</span>
<span class="cp">#define FT1000_DPRAM_MAG_TX_BASE	0x0000	</span><span class="cm">/* Host to PC Card Messaging Area */</span><span class="cp"></span>
<span class="cp">#define FT1000_DPRAM_MAG_RX_BASE	0x0200	</span><span class="cm">/* PC Card to Host Messaging Area */</span><span class="cp"></span>

<span class="cp">#define FT1000_MAG_FIFO_LEN		0x1FF	</span><span class="cm">/* total length for DSP FIFO tracking */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_FIFO_LEN_INDX	0x1	</span><span class="cm">/* low-word index */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_HI_HO		0x1FF	</span><span class="cm">/* heartbeat with HI/HO */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_HI_HO_INDX		0x0	</span><span class="cm">/* high-word index */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_DSP_LED		0x3FE	</span><span class="cm">/* dsp led status for PAD device */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_DSP_LED_INDX		0x0	</span><span class="cm">/* dsp led status for PAD device */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_DSP_CON_STATE	0x3FE	</span><span class="cm">/* DSP Connection Status Info */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_DSP_CON_STATE_INDX	0x1	</span><span class="cm">/* DSP Connection Status Info */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_DPRAM_FEFE		0x000	</span><span class="cm">/* location for dsp ready indicator */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_DPRAM_FEFE_INDX	0x0	</span><span class="cm">/* location for dsp ready indicator */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_DSP_TIMER0		0x3FC	</span><span class="cm">/* Timer Field from Basestation */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_DSP_TIMER0_INDX	0x1</span>
<span class="cp">#define FT1000_MAG_DSP_TIMER1		0x3FC	</span><span class="cm">/* Timer Field from Basestation */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_DSP_TIMER1_INDX	0x0</span>
<span class="cp">#define FT1000_MAG_DSP_TIMER2		0x3FD	</span><span class="cm">/* Timer Field from Basestation */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_DSP_TIMER2_INDX	0x1</span>
<span class="cp">#define FT1000_MAG_DSP_TIMER3		0x3FD	</span><span class="cm">/* Timer Field from Basestation */</span><span class="cp"></span>
<span class="cp">#define FT1000_MAG_DSP_TIMER3_INDX	0x0</span>
<span class="cp">#define FT1000_MAG_TOTAL_LEN		0x200</span>
<span class="cp">#define FT1000_MAG_TOTAL_LEN_INDX	0x1</span>
<span class="cp">#define FT1000_MAG_PH_LEN		0x200</span>
<span class="cp">#define FT1000_MAG_PH_LEN_INDX		0x0</span>
<span class="cp">#define FT1000_MAG_PORT_ID		0x201</span>
<span class="cp">#define FT1000_MAG_PORT_ID_INDX		0x0</span>

<span class="cp">#define HOST_INTF_LE	0x0	</span><span class="cm">/* Host interface little endian mode */</span><span class="cp"></span>
<span class="cp">#define HOST_INTF_BE	0x1	</span><span class="cm">/* Host interface big endian mode */</span><span class="cp"></span>

<span class="cm">/* FT1000 to Host Doorbell assignments */</span>
<span class="cp">#define FT1000_DB_DPRAM_RX	0x0001	</span><span class="cm">/* this value indicates that DSP has data for host in DPRAM */</span><span class="cp"></span>
<span class="cp">#define FT1000_DB_DNLD_RX	0x0002	</span><span class="cm">/* Downloader handshake doorbell */</span><span class="cp"></span>
<span class="cp">#define FT1000_ASIC_RESET_REQ	0x0004	</span><span class="cm">/* DSP requesting host to reset the ASIC */</span><span class="cp"></span>
<span class="cp">#define FT1000_DSP_ASIC_RESET	0x0008	</span><span class="cm">/* DSP indicating host that it will reset the ASIC */</span><span class="cp"></span>
<span class="cp">#define FT1000_DB_COND_RESET	0x0010	</span><span class="cm">/* DSP request for a card reset. */</span><span class="cp"></span>

<span class="cm">/* Host to FT1000 Doorbell assignments */</span>
<span class="cp">#define FT1000_DB_DPRAM_TX	0x0100	</span><span class="cm">/* this value indicates that host has data for DSP in DPRAM. */</span><span class="cp"></span>
<span class="cp">#define FT1000_DB_DNLD_TX	0x0200	</span><span class="cm">/* Downloader handshake doorbell */</span><span class="cp"></span>
<span class="cp">#define FT1000_ASIC_RESET_DSP	0x0400	</span><span class="cm">/* Responds to FT1000_ASIC_RESET_REQ */</span><span class="cp"></span>
<span class="cp">#define FT1000_DB_HB		0x1000	</span><span class="cm">/* Indicates that supervisor has a heartbeat message for DSP. */</span><span class="cp"></span>

<span class="cp">#define hi			0x6869	</span><span class="cm">/* PC Card heartbeat values */</span><span class="cp"></span>
<span class="cp">#define ho			0x686f	</span><span class="cm">/* PC Card heartbeat values */</span><span class="cp"></span>

<span class="cm">/* Magnemite specific defines */</span>
<span class="cp">#define hi_mag			0x6968	</span><span class="cm">/* Byte swap hi to avoid additional system call */</span><span class="cp"></span>
<span class="cp">#define ho_mag			0x6f68	</span><span class="cm">/* Byte swap ho to avoid additional system call */</span><span class="cp"></span>

<span class="cm">/* Bit field definitions for Host Interrupt Status Register */</span>
<span class="cm">/* Indicate the cause of an interrupt. */</span>
<span class="cp">#define ISR_EMPTY		0x00	</span><span class="cm">/* no bits set */</span><span class="cp"></span>
<span class="cp">#define ISR_DOORBELL_ACK	0x01	</span><span class="cm">/* Doorbell acknowledge from DSP */</span><span class="cp"></span>
<span class="cp">#define ISR_DOORBELL_PEND	0x02	</span><span class="cm">/* Doorbell pending from DSP */</span><span class="cp"></span>
<span class="cp">#define ISR_RCV			0x04	</span><span class="cm">/* Packet available in Downlink FIFO */</span><span class="cp"></span>
<span class="cp">#define ISR_WATERMARK		0x08	</span><span class="cm">/* Watermark requirements satisfied */</span><span class="cp"></span>

<span class="cm">/* Bit field definition for Host Interrupt Mask */</span>
<span class="cp">#define ISR_MASK_NONE		0x0000	</span><span class="cm">/* no bits set */</span><span class="cp"></span>
<span class="cp">#define ISR_MASK_DOORBELL_ACK	0x0001	</span><span class="cm">/* Doorbell acknowledge mask */</span><span class="cp"></span>
<span class="cp">#define ISR_MASK_DOORBELL_PEND	0x0002	</span><span class="cm">/* Doorbell pending mask */</span><span class="cp"></span>
<span class="cp">#define ISR_MASK_RCV		0x0004	</span><span class="cm">/* Downlink Packet available mask */</span><span class="cp"></span>
<span class="cp">#define ISR_MASK_WATERMARK	0x0008	</span><span class="cm">/* Watermark interrupt mask */</span><span class="cp"></span>
<span class="cp">#define ISR_MASK_ALL		0xffff	</span><span class="cm">/* Mask all interrupts */</span><span class="cp"></span>
<span class="cm">/* Default interrupt mask (Enable Doorbell pending and Packet available interrupts) */</span>
<span class="cp">#define ISR_DEFAULT_MASK	0x7ff9</span>

<span class="cm">/* Bit field definition for Host Control Register */</span>
<span class="cp">#define DSP_RESET_BIT		0x0001	</span><span class="cm">/* Bit field to control dsp reset state */</span><span class="cp"></span>
					<span class="cm">/* (0 = out of reset 1 = reset) */</span>
<span class="cp">#define ASIC_RESET_BIT		0x0002	</span><span class="cm">/* Bit field to control ASIC reset state */</span><span class="cp"></span>
					<span class="cm">/* (0 = out of reset 1 = reset) */</span>
<span class="cp">#define DSP_UNENCRYPTED		0x0004</span>
<span class="cp">#define DSP_ENCRYPTED		0x0008</span>
<span class="cp">#define EFUSE_MEM_DISABLE	0x0040</span>

<span class="cm">/* Application specific IDs */</span>
<span class="cp">#define DSPID		0x20</span>
<span class="cp">#define HOSTID		0x10</span>
<span class="cp">#define DSPAIRID	0x90</span>
<span class="cp">#define DRIVERID	0x00</span>
<span class="cp">#define NETWORKID	0x20</span>

<span class="cm">/* Size of DPRAM Message */</span>
<span class="cp">#define MAX_CMD_SQSIZE	1780</span>

<span class="cp">#define ENET_MAX_SIZE		1514</span>
<span class="cp">#define ENET_HEADER_SIZE	14</span>

<span class="cp">#define SLOWQ_TYPE	0</span>
<span class="cp">#define FASTQ_TYPE	1</span>

<span class="cp">#define MAX_DSP_SESS_REC	1024</span>

<span class="cp">#define DSP_QID_OFFSET	4</span>

<span class="cm">/* Driver message types */</span>
<span class="cp">#define MEDIA_STATE		0x0010</span>
<span class="cp">#define TIME_UPDATE		0x0020</span>
<span class="cp">#define DSP_PROVISION		0x0030</span>
<span class="cp">#define DSP_INIT_MSG		0x0050</span>
<span class="cp">#define DSP_HIBERNATE		0x0060</span>
<span class="cp">#define DSP_STORE_INFO		0x0070</span>
<span class="cp">#define DSP_GET_INFO		0x0071</span>
<span class="cp">#define GET_DRV_ERR_RPT_MSG	0x0073</span>
<span class="cp">#define RSP_DRV_ERR_RPT_MSG	0x0074</span>

<span class="cm">/* Driver Error Messages for DSP */</span>
<span class="cp">#define DSP_HB_INFO		0x7ef0</span>
<span class="cp">#define DSP_FIFO_INFO		0x7ef1</span>
<span class="cp">#define DSP_CONDRESET_INFO	0x7ef2</span>
<span class="cp">#define DSP_CMDLEN_INFO		0x7ef3</span>
<span class="cp">#define DSP_CMDPHCKSUM_INFO	0x7ef4</span>
<span class="cp">#define DSP_PKTPHCKSUM_INFO	0x7ef5</span>
<span class="cp">#define DSP_PKTLEN_INFO		0x7ef6</span>
<span class="cp">#define DSP_USER_RESET		0x7ef7</span>
<span class="cp">#define FIFO_FLUSH_MAXLIMIT	0x7ef8</span>
<span class="cp">#define FIFO_FLUSH_BADCNT	0x7ef9</span>
<span class="cp">#define FIFO_ZERO_LEN		0x7efa</span>

<span class="cm">/* Pseudo Header structure */</span>
<span class="k">struct</span> <span class="n">pseudo_hdr</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>	<span class="n">length</span><span class="p">;</span>		<span class="cm">/* length of msg body */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">source</span><span class="p">;</span>		<span class="cm">/* hardware source id */</span>
					<span class="cm">/*    Host = 0x10 */</span>
					<span class="cm">/*    Dsp  = 0x20 */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">destination</span><span class="p">;</span>	<span class="cm">/* hardware destination id (refer to source) */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">portdest</span><span class="p">;</span>	<span class="cm">/* software destination port id */</span>
					<span class="cm">/*    Host = 0x00 */</span>
					<span class="cm">/*    Applicaton Broadcast = 0x10 */</span>
					<span class="cm">/*    Network Stack = 0x20 */</span>
					<span class="cm">/*    Dsp OAM = 0x80 */</span>
					<span class="cm">/*    Dsp Airlink = 0x90 */</span>
					<span class="cm">/*    Dsp Loader = 0xa0 */</span>
					<span class="cm">/*    Dsp MIP = 0xb0 */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">portsrc</span><span class="p">;</span>	<span class="cm">/* software source port id (refer to portdest) */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>	<span class="n">sh_str_id</span><span class="p">;</span>	<span class="cm">/* not used */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">control</span><span class="p">;</span>	<span class="cm">/* not used */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">rsvd1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">seq_num</span><span class="p">;</span>	<span class="cm">/* message sequence number */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">rsvd2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>	<span class="n">qos_class</span><span class="p">;</span>	<span class="cm">/* not used */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>	<span class="n">checksum</span><span class="p">;</span>	<span class="cm">/* pseudo header checksum */</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">drv_msg</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pseudo_hdr</span> <span class="n">pseudo</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">length</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">media_msg</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pseudo_hdr</span> <span class="n">pseudo</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">length</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ip_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">net_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gateway</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dns_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dns_2</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">dsp_init_msg</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pseudo_hdr</span> <span class="n">pseudo</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">length</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">DspVer</span><span class="p">[</span><span class="n">DSPVERSZ</span><span class="p">];</span>		<span class="cm">/* DSP version number */</span>
	<span class="n">u8</span> <span class="n">HwSerNum</span><span class="p">[</span><span class="n">HWSERNUMSZ</span><span class="p">];</span>	<span class="cm">/* Hardware Serial Number */</span>
	<span class="n">u8</span> <span class="n">Sku</span><span class="p">[</span><span class="n">SKUSZ</span><span class="p">];</span>			<span class="cm">/* SKU */</span>
	<span class="n">u8</span> <span class="n">eui64</span><span class="p">[</span><span class="n">EUISZ</span><span class="p">];</span>		<span class="cm">/* EUI64 */</span>
	<span class="n">u8</span> <span class="n">ProductMode</span><span class="p">[</span><span class="n">MODESZ</span><span class="p">];</span>		<span class="cm">/* Product Mode (Market/Production) */</span>
	<span class="n">u8</span> <span class="n">RfCalVer</span><span class="p">[</span><span class="n">CALVERSZ</span><span class="p">];</span>		<span class="cm">/* Rf Calibration version */</span>
	<span class="n">u8</span> <span class="n">RfCalDate</span><span class="p">[</span><span class="n">CALDATESZ</span><span class="p">];</span>	<span class="cm">/* Rf Calibration date */</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">prov_record</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">pprov_data</span><span class="p">;</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
