circuit JalrTarget : @[:@2.0]
  module JalrTarget : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_imm : SInt<32> @[:@6.4]
    input io_rs1 : SInt<32> @[:@6.4]
    output io_out : SInt<32> @[:@6.4]
  
    node _T_11 = add(io_imm, io_rs1) @[JalrTarget.scala 9:22:@8.4]
    node _T_12 = tail(_T_11, 1) @[JalrTarget.scala 9:22:@9.4]
    node _T_13 = asSInt(_T_12) @[JalrTarget.scala 9:22:@10.4]
    node _T_15 = and(_T_13, asSInt(UInt<33>("hfffffffe"))) @[JalrTarget.scala 9:32:@11.4]
    node _T_16 = asSInt(_T_15) @[JalrTarget.scala 9:32:@12.4]
    io_out <= asSInt(bits(_T_16, 31, 0)) @[JalrTarget.scala 9:10:@13.4]
