56 124 152 152 152 152 3 3 0 24
00 | 0000 0 track:0
00 | 0001 0
00 | 0002 0
00 | 0003 0
00 | 0004 0 track:1
00 | 0005 0
00 | 0006 0
00 | 0007 0
00 | 0008 0 track:2
00 | 0009 0
00 | 0010 0
00 | 0011 0
00 | 0012 0 track:3
00 | 0013 0
00 | 0014 0
00 | 0015 0
00 | 0016 0000 wClock:0
00 | 0017 0001
00 | 0018 0002
00 | 0019 0003
00 | 0020 0004
00 | 0021 0005
00 | 0022 0006
00 | 0023 0007
00 | 0024 0008 wClock:1
00 | 0025 0009
00 | 0026 0010
00 | 0027 0011
00 | 0028 0012
00 | 0029 0013
00 | 0030 0014
00 | 0031 0015
00 | 0032 0016 wClock:2
00 | 0033 0017
00 | 0034 0018
00 | 0035 0019
00 | 0036 0020
00 | 0037 0021
00 | 0038 0022
00 | 0039 0023
00 | 0040 0024 TEMP gate(s) = 0
00 | 0041 0025 PHOTO gate(s) = 0
00 | 0042 0026 VOLTS gate(s) = 0
00 | 0043 0027 SEND_DONE gate(s) = 0
00 | 0044 0028 SEND_DONE_ACK gate(s) = 0
00 | 0045 0029 RECEIVE gate(s) = 0
00 | 0046 0030 Q_READY gate(s) = 0
00 | 0047 0031 PORT_A gate(s) = 0
00 | 0048 0032 PORT_B gate(s) = 0
00 | 0049 0033 INT_A gate(s) = 0
00 | 0050 0034 INT_B gate(s) = 0
00 | 0051 0035 CUSTOM_A gate(s) = 0
00 | 0052 0036 $ret
00 | 0053 0037 
00 | 0054 0038 nodeId
00 | 0055 0039 
68 | 0056 68 memclr 0 36                   | clear all gates
00 | 0057 00 
24 | 0058 24 
91 | 0059 91 outevtx_v 0 2 u16 38          | emit INIT len=2 var=nodeId
00 | 0060 00 
02 | 0061 02 
26 | 0062 26 
e0 | 0063 e0 tkins_max 0 8                 | insert track ParEver_sub_1_8
08 | 0064 08 
e0 | 0065 e0 tkins_max 0 9                 | insert track ParEver_sub_2_9
09 | 0066 09 
e0 | 0067 e0 tkins_max 0 10                | insert track ParEver_sub_3_10
0a | 0068 0a 
01 | 0069 01 end                           | end
c1 | 0070 c1 clken_c 0 2000 17             | clock enable Awake_2000000_17 2000msec
00 | 0071 00 
07 | 0072 07 
d0 | 0073 d0 
11 | 0074 11 
01 | 0075 01 end                           | end
8c | 0076 8c outevtx_c 2 1 3               | emit LED0 len=1 const=3
02 | 0077 02 
01 | 0078 01 
03 | 0079 03 
7c | 0080 7c exec 14                       | goto u8 14
0e | 0081 0e 
68 | 0082 68 memclr 0 8                    | clear WClocks gates from 0 to 1
00 | 0083 00 
08 | 0084 08 
01 | 0085 01 end                           | end
c1 | 0086 c1 clken_c 1 4000 23             | clock enable Awake_4000000_23 4000msec
01 | 0087 01 
0f | 0088 0f 
a0 | 0089 a0 
17 | 0090 17 
01 | 0091 01 end                           | end
8c | 0092 8c outevtx_c 3 1 3               | emit LED1 len=1 const=3
03 | 0093 03 
01 | 0094 01 
03 | 0095 03 
7c | 0096 7c exec 20                       | goto u8 20
14 | 0097 14 
68 | 0098 68 memclr 8 8                    | clear WClocks gates from 1 to 2
08 | 0099 08 
08 | 0100 08 
01 | 0101 01 end                           | end
c1 | 0102 c1 clken_c 2 8000 29             | clock enable Awake_8000000_29 8000msec
02 | 0103 02 
1f | 0104 1f 
40 | 0105 40 
1d | 0106 1d 
01 | 0107 01 end                           | end
8c | 0108 8c outevtx_c 4 1 3               | emit LED2 len=1 const=3
04 | 0109 04 
01 | 0110 01 
03 | 0111 03 
7c | 0112 7c exec 26                       | goto u8 26
1a | 0113 1a 
68 | 0114 68 memclr 16 8                   | clear WClocks gates from 2 to 3
10 | 0115 10 
08 | 0116 08 
01 | 0117 01 end                           | end
01 | 0118 01 end                           | end
68 | 0119 68 memclr 0 24                   | clear WClocks gates from 0 to 3
00 | 0120 00 
18 | 0121 18 
02 | 0122 02 return                        | return
01 | 0123 01 end                           | end
01 | 0124 01 L1(0x01) => 56 (0x38)
38 | 0125 38 
1a | 0126 1a L26(0x1a) => 102 (0x66)
66 | 0127 66 
0e | 0128 0e L14(0x0e) => 70 (0x46)
46 | 0129 46 
1c | 0130 1c L28(0x1c) => 114 (0x72)
72 | 0131 72 
1d | 0132 1d L29(0x1d) => 108 (0x6c)
6c | 0133 6c 
08 | 0134 08 L8(0x08) => 70 (0x46)
46 | 0135 46 
10 | 0136 10 L16(0x10) => 82 (0x52)
52 | 0137 52 
09 | 0138 09 L9(0x09) => 86 (0x56)
56 | 0139 56 
0a | 0140 0a L10(0x0a) => 102 (0x66)
66 | 0141 66 
14 | 0142 14 L20(0x14) => 86 (0x56)
56 | 0143 56 
03 | 0144 03 L3(0x03) => 119 (0x77)
77 | 0145 77 
16 | 0146 16 L22(0x16) => 98 (0x62)
62 | 0147 62 
17 | 0148 17 L23(0x17) => 92 (0x5c)
5c | 0149 5c 
11 | 0150 11 L17(0x11) => 76 (0x4c)
4c | 0151 4c 
