--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf
-ucf top_module.ucf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
fire        |    4.825(R)|      SLOW  |   -2.702(R)|      FAST  |pixel_clk         |   0.000|
left        |    5.880(R)|      SLOW  |   -1.887(R)|      FAST  |pixel_clk         |   0.000|
right       |    5.686(R)|      SLOW  |   -2.847(R)|      FAST  |pixel_clk         |   0.000|
rst         |   11.200(R)|      SLOW  |   -2.272(R)|      FAST  |pixel_clk         |   0.000|
startButton |    5.956(R)|      SLOW  |   -3.273(R)|      FAST  |pixel_clk         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock fpga_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
HS          |         7.119(R)|      SLOW  |         4.582(R)|      FAST  |pixel_clk         |   0.000|
VS          |         6.447(R)|      SLOW  |         4.184(R)|      FAST  |pixel_clk         |   0.000|
blue<0>     |        50.322(R)|      SLOW  |         5.514(R)|      FAST  |pixel_clk         |   0.000|
blue<1>     |        49.952(R)|      SLOW  |         5.489(R)|      FAST  |pixel_clk         |   0.000|
green<0>    |        50.690(R)|      SLOW  |         5.290(R)|      FAST  |pixel_clk         |   0.000|
green<1>    |        51.929(R)|      SLOW  |         5.189(R)|      FAST  |pixel_clk         |   0.000|
green<2>    |        50.763(R)|      SLOW  |         5.086(R)|      FAST  |pixel_clk         |   0.000|
red<0>      |        51.726(R)|      SLOW  |         5.301(R)|      FAST  |pixel_clk         |   0.000|
red<1>      |        50.392(R)|      SLOW  |         5.194(R)|      FAST  |pixel_clk         |   0.000|
red<2>      |        50.229(R)|      SLOW  |         5.024(R)|      FAST  |pixel_clk         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock fpga_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |   18.136|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 20 15:23:50 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 261 MB



