name: hdlconvertor_p771
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 10

%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:5: Unsupported: SystemVerilog 2005 reserved word not implemented: ref
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:10: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:12: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:13: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:14: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:14: syntax error, unexpected '.', expecting IDENTIFIER
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:15: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:16: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:16: syntax error, unexpected '.', expecting IDENTIFIER
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:36: syntax error, unexpected clocking
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:41: syntax error, unexpected endclocking
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:43: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:44: syntax error, unexpected IDENTIFIER, expecting ')'
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:46: syntax error, unexpected '.', expecting IDENTIFIER
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:48: syntax error, unexpected '.', expecting IDENTIFIER
%Error: Cannot continue
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv
