// Seed: 3856853509
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output id_3,
    output id_4,
    input id_5,
    output id_6
);
  logic id_7;
  assign id_3 = ~id_7 ? ~|id_5 : id_7;
  initial begin
    id_1 <= 1;
  end
  logic id_8, id_9;
  logic id_10 = &id_5;
  logic id_11;
  logic id_12;
  logic id_13;
  logic id_14 = id_9 & 1;
endmodule
