
19_uart_rx_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000574  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800073c  08000744  00010744  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800073c  0800073c  00010744  2**0
                  CONTENTS
  4 .ARM          00000000  0800073c  0800073c  00010744  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800073c  08000744  00010744  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800073c  0800073c  0001073c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000740  08000740  00010740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010744  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000744  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000744  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010744  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001397  00000000  00000000  00010774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000064a  00000000  00000000  00011b0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000178  00000000  00000000  00012158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000120  00000000  00000000  000122d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ce6a  00000000  00000000  000123f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001c48  00000000  00000000  0002f25a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0e30  00000000  00000000  00030ea2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d1cd2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000448  00000000  00000000  000d1d24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000000 	.word	0x20000000
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000724 	.word	0x08000724

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000004 	.word	0x20000004
 8000204:	08000724 	.word	0x08000724

08000208 <set_pin_mode>:
#include "stm32f7xx.h"

#include "gpio.h"

void set_pin_mode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000208:	b480      	push	{r7}
 800020a:	b089      	sub	sp, #36	; 0x24
 800020c:	af00      	add	r7, sp, #0
 800020e:	60f8      	str	r0, [r7, #12]
 8000210:	60b9      	str	r1, [r7, #8]
 8000212:	607a      	str	r2, [r7, #4]
	 *
	 * Mode = 0b 10 = 0x2
	 * 2 << 16 ==>  bit16 =0, bit 17 =1
	 * */

	MODIFY_REG(GPIOx->MODER, (0x3 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000214:	68fb      	ldr	r3, [r7, #12]
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	68ba      	ldr	r2, [r7, #8]
 800021a:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800021c:	697a      	ldr	r2, [r7, #20]
 800021e:	fa92 f2a2 	rbit	r2, r2
 8000222:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000224:	693a      	ldr	r2, [r7, #16]
 8000226:	fab2 f282 	clz	r2, r2
 800022a:	b2d2      	uxtb	r2, r2
 800022c:	0052      	lsls	r2, r2, #1
 800022e:	2103      	movs	r1, #3
 8000230:	fa01 f202 	lsl.w	r2, r1, r2
 8000234:	43d2      	mvns	r2, r2
 8000236:	401a      	ands	r2, r3
 8000238:	68bb      	ldr	r3, [r7, #8]
 800023a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800023c:	69fb      	ldr	r3, [r7, #28]
 800023e:	fa93 f3a3 	rbit	r3, r3
 8000242:	61bb      	str	r3, [r7, #24]
  return result;
 8000244:	69bb      	ldr	r3, [r7, #24]
 8000246:	fab3 f383 	clz	r3, r3
 800024a:	b2db      	uxtb	r3, r3
 800024c:	005b      	lsls	r3, r3, #1
 800024e:	6879      	ldr	r1, [r7, #4]
 8000250:	fa01 f303 	lsl.w	r3, r1, r3
 8000254:	431a      	orrs	r2, r3
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	601a      	str	r2, [r3, #0]
}
 800025a:	bf00      	nop
 800025c:	3724      	adds	r7, #36	; 0x24
 800025e:	46bd      	mov	sp, r7
 8000260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000264:	4770      	bx	lr
	...

08000268 <user_leds_init>:

#include "led.h"


void user_leds_init(void)
{
 8000268:	b480      	push	{r7}
 800026a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR  |= GPIOB_CLK_EN;
 800026c:	4b17      	ldr	r3, [pc, #92]	; (80002cc <user_leds_init+0x64>)
 800026e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000270:	4a16      	ldr	r2, [pc, #88]	; (80002cc <user_leds_init+0x64>)
 8000272:	f043 0302 	orr.w	r3, r3, #2
 8000276:	6313      	str	r3, [r2, #48]	; 0x30

	// Green Led mode
	// PB0 as output
	GPIOB->MODER  |= (1U << 0);
 8000278:	4b15      	ldr	r3, [pc, #84]	; (80002d0 <user_leds_init+0x68>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a14      	ldr	r2, [pc, #80]	; (80002d0 <user_leds_init+0x68>)
 800027e:	f043 0301 	orr.w	r3, r3, #1
 8000282:	6013      	str	r3, [r2, #0]
	GPIOB->MODER  &= ~(1U << 1);
 8000284:	4b12      	ldr	r3, [pc, #72]	; (80002d0 <user_leds_init+0x68>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4a11      	ldr	r2, [pc, #68]	; (80002d0 <user_leds_init+0x68>)
 800028a:	f023 0302 	bic.w	r3, r3, #2
 800028e:	6013      	str	r3, [r2, #0]

	// Blue Led mode
	// PB7 as output
	GPIOB->MODER  |= (1U << 14);
 8000290:	4b0f      	ldr	r3, [pc, #60]	; (80002d0 <user_leds_init+0x68>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a0e      	ldr	r2, [pc, #56]	; (80002d0 <user_leds_init+0x68>)
 8000296:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800029a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER  &= ~(1U << 15);
 800029c:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <user_leds_init+0x68>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a0b      	ldr	r2, [pc, #44]	; (80002d0 <user_leds_init+0x68>)
 80002a2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80002a6:	6013      	str	r3, [r2, #0]

	// Red Led mode
	// PB14 as output
	GPIOB->MODER  |= (1U << 28);
 80002a8:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <user_leds_init+0x68>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a08      	ldr	r2, [pc, #32]	; (80002d0 <user_leds_init+0x68>)
 80002ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002b2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER  &= ~(1U << 29);
 80002b4:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <user_leds_init+0x68>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a05      	ldr	r2, [pc, #20]	; (80002d0 <user_leds_init+0x68>)
 80002ba:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80002be:	6013      	str	r3, [r2, #0]

}
 80002c0:	bf00      	nop
 80002c2:	46bd      	mov	sp, r7
 80002c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	40023800 	.word	0x40023800
 80002d0:	40020400 	.word	0x40020400

080002d4 <all_leds_on>:

void all_leds_on(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
	GPIOB->ODR |= (RED | GREEN | BLUE);
 80002d8:	4b05      	ldr	r3, [pc, #20]	; (80002f0 <all_leds_on+0x1c>)
 80002da:	695a      	ldr	r2, [r3, #20]
 80002dc:	4904      	ldr	r1, [pc, #16]	; (80002f0 <all_leds_on+0x1c>)
 80002de:	f244 0381 	movw	r3, #16513	; 0x4081
 80002e2:	4313      	orrs	r3, r2
 80002e4:	614b      	str	r3, [r1, #20]
}
 80002e6:	bf00      	nop
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr
 80002f0:	40020400 	.word	0x40020400

080002f4 <all_leds_off>:

void all_leds_off(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
	GPIOB->ODR &= ~(RED | GREEN | BLUE);
 80002f8:	4b05      	ldr	r3, [pc, #20]	; (8000310 <all_leds_off+0x1c>)
 80002fa:	695a      	ldr	r2, [r3, #20]
 80002fc:	4904      	ldr	r1, [pc, #16]	; (8000310 <all_leds_off+0x1c>)
 80002fe:	4b05      	ldr	r3, [pc, #20]	; (8000314 <all_leds_off+0x20>)
 8000300:	4013      	ands	r3, r2
 8000302:	614b      	str	r3, [r1, #20]
}
 8000304:	bf00      	nop
 8000306:	46bd      	mov	sp, r7
 8000308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop
 8000310:	40020400 	.word	0x40020400
 8000314:	ffffbf7e 	.word	0xffffbf7e

08000318 <led_on>:
{
	GPIOB->ODR ^= led;
}

void led_on(ledType led)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
	GPIOB->ODR |= led;
 8000320:	4b05      	ldr	r3, [pc, #20]	; (8000338 <led_on+0x20>)
 8000322:	695a      	ldr	r2, [r3, #20]
 8000324:	4904      	ldr	r1, [pc, #16]	; (8000338 <led_on+0x20>)
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4313      	orrs	r3, r2
 800032a:	614b      	str	r3, [r1, #20]
}
 800032c:	bf00      	nop
 800032e:	370c      	adds	r7, #12
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr
 8000338:	40020400 	.word	0x40020400

0800033c <main>:
static void usart_rx_callback(void);

char ch;

int main(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
	user_leds_init();
 8000340:	f7ff ff92 	bl	8000268 <user_leds_init>
	uart3_rxtx_interrupt_init();
 8000344:	f000 f8b6 	bl	80004b4 <uart3_rxtx_interrupt_init>

	while(1)
	{
		 ch = uart_read(USART3);
 8000348:	4828      	ldr	r0, [pc, #160]	; (80003ec <main+0xb0>)
 800034a:	f000 f91d 	bl	8000588 <uart_read>
 800034e:	4603      	mov	r3, r0
 8000350:	461a      	mov	r2, r3
 8000352:	4b27      	ldr	r3, [pc, #156]	; (80003f0 <main+0xb4>)
 8000354:	701a      	strb	r2, [r3, #0]
		 switch(ch)
 8000356:	4b26      	ldr	r3, [pc, #152]	; (80003f0 <main+0xb4>)
 8000358:	781b      	ldrb	r3, [r3, #0]
 800035a:	2b30      	cmp	r3, #48	; 0x30
 800035c:	d030      	beq.n	80003c0 <main+0x84>
 800035e:	2b30      	cmp	r3, #48	; 0x30
 8000360:	db41      	blt.n	80003e6 <main+0xaa>
 8000362:	2b72      	cmp	r3, #114	; 0x72
 8000364:	dc3f      	bgt.n	80003e6 <main+0xaa>
 8000366:	2b61      	cmp	r3, #97	; 0x61
 8000368:	db3d      	blt.n	80003e6 <main+0xaa>
 800036a:	3b61      	subs	r3, #97	; 0x61
 800036c:	2b11      	cmp	r3, #17
 800036e:	d83a      	bhi.n	80003e6 <main+0xaa>
 8000370:	a201      	add	r2, pc, #4	; (adr r2, 8000378 <main+0x3c>)
 8000372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000376:	bf00      	nop
 8000378:	080003c7 	.word	0x080003c7
 800037c:	080003cd 	.word	0x080003cd
 8000380:	080003e7 	.word	0x080003e7
 8000384:	080003e7 	.word	0x080003e7
 8000388:	080003e7 	.word	0x080003e7
 800038c:	080003e7 	.word	0x080003e7
 8000390:	080003d5 	.word	0x080003d5
 8000394:	080003e7 	.word	0x080003e7
 8000398:	080003e7 	.word	0x080003e7
 800039c:	080003e7 	.word	0x080003e7
 80003a0:	080003e7 	.word	0x080003e7
 80003a4:	080003e7 	.word	0x080003e7
 80003a8:	080003e7 	.word	0x080003e7
 80003ac:	080003e7 	.word	0x080003e7
 80003b0:	080003e7 	.word	0x080003e7
 80003b4:	080003e7 	.word	0x080003e7
 80003b8:	080003e7 	.word	0x080003e7
 80003bc:	080003dd 	.word	0x080003dd
		 {
			 case '0':
				 all_leds_off();
 80003c0:	f7ff ff98 	bl	80002f4 <all_leds_off>
					 break;
 80003c4:	e010      	b.n	80003e8 <main+0xac>
			 case 'a':
				 all_leds_on();
 80003c6:	f7ff ff85 	bl	80002d4 <all_leds_on>
					 break;
 80003ca:	e00d      	b.n	80003e8 <main+0xac>
			 case 'b':
				 led_on(BLUE);
 80003cc:	2080      	movs	r0, #128	; 0x80
 80003ce:	f7ff ffa3 	bl	8000318 <led_on>
					 break;
 80003d2:	e009      	b.n	80003e8 <main+0xac>
			 case 'g':
				 led_on(GREEN);
 80003d4:	2001      	movs	r0, #1
 80003d6:	f7ff ff9f 	bl	8000318 <led_on>
					 break;
 80003da:	e005      	b.n	80003e8 <main+0xac>
			 case 'r':
				 led_on(RED);
 80003dc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80003e0:	f7ff ff9a 	bl	8000318 <led_on>
					 break;
 80003e4:	e000      	b.n	80003e8 <main+0xac>
			 default:
				 break;
 80003e6:	bf00      	nop
		 ch = uart_read(USART3);
 80003e8:	e7ae      	b.n	8000348 <main+0xc>
 80003ea:	bf00      	nop
 80003ec:	40004800 	.word	0x40004800
 80003f0:	2000001c 	.word	0x2000001c

080003f4 <usart_rx_callback>:
		 }
	}
}

static void usart_rx_callback(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
	ch = (READ_BIT(USART3->RDR, USART_RDR_RDR) & 0xFFU);
 80003f8:	4b04      	ldr	r3, [pc, #16]	; (800040c <usart_rx_callback+0x18>)
 80003fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003fc:	b2da      	uxtb	r2, r3
 80003fe:	4b04      	ldr	r3, [pc, #16]	; (8000410 <usart_rx_callback+0x1c>)
 8000400:	701a      	strb	r2, [r3, #0]
}
 8000402:	bf00      	nop
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr
 800040c:	40004800 	.word	0x40004800
 8000410:	2000001c 	.word	0x2000001c

08000414 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
	// Check if TXE interrupt occurred
	if((USART3->ISR & ISR_RXNE) == ISR_RXNE)
 8000418:	4b04      	ldr	r3, [pc, #16]	; (800042c <USART3_IRQHandler+0x18>)
 800041a:	69db      	ldr	r3, [r3, #28]
 800041c:	f003 0320 	and.w	r3, r3, #32
 8000420:	2b20      	cmp	r3, #32
 8000422:	d101      	bne.n	8000428 <USART3_IRQHandler+0x14>
	{
		// Do something
		usart_rx_callback();
 8000424:	f7ff ffe6 	bl	80003f4 <usart_rx_callback>
	}
}
 8000428:	bf00      	nop
 800042a:	bd80      	pop	{r7, pc}
 800042c:	40004800 	.word	0x40004800

08000430 <set_ahb1_periph_clock>:
#include "stm32f7xx.h"
#include "rcc.h"

// Set the AHB1
void set_ahb1_periph_clock(uint32_t perihs)
{
 8000430:	b480      	push	{r7}
 8000432:	b083      	sub	sp, #12
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
	SET_BIT(RCC->AHB1ENR,perihs);
 8000438:	4b05      	ldr	r3, [pc, #20]	; (8000450 <set_ahb1_periph_clock+0x20>)
 800043a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800043c:	4904      	ldr	r1, [pc, #16]	; (8000450 <set_ahb1_periph_clock+0x20>)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4313      	orrs	r3, r2
 8000442:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000444:	bf00      	nop
 8000446:	370c      	adds	r7, #12
 8000448:	46bd      	mov	sp, r7
 800044a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044e:	4770      	bx	lr
 8000450:	40023800 	.word	0x40023800

08000454 <set_apb1_periph_clock>:
	SET_BIT(RCC->AHB2ENR,perihs);
}

// Set the APB1
void set_apb1_periph_clock(uint32_t perihs)
{
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
	SET_BIT(RCC->APB1ENR,perihs);
 800045c:	4b05      	ldr	r3, [pc, #20]	; (8000474 <set_apb1_periph_clock+0x20>)
 800045e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000460:	4904      	ldr	r1, [pc, #16]	; (8000474 <set_apb1_periph_clock+0x20>)
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	4313      	orrs	r3, r2
 8000466:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000468:	bf00      	nop
 800046a:	370c      	adds	r7, #12
 800046c:	46bd      	mov	sp, r7
 800046e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000472:	4770      	bx	lr
 8000474:	40023800 	.word	0x40023800

08000478 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000478:	b480      	push	{r7}
 800047a:	b083      	sub	sp, #12
 800047c:	af00      	add	r7, sp, #0
 800047e:	4603      	mov	r3, r0
 8000480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000486:	2b00      	cmp	r3, #0
 8000488:	db0b      	blt.n	80004a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800048a:	79fb      	ldrb	r3, [r7, #7]
 800048c:	f003 021f 	and.w	r2, r3, #31
 8000490:	4907      	ldr	r1, [pc, #28]	; (80004b0 <__NVIC_EnableIRQ+0x38>)
 8000492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000496:	095b      	lsrs	r3, r3, #5
 8000498:	2001      	movs	r0, #1
 800049a:	fa00 f202 	lsl.w	r2, r0, r2
 800049e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80004a2:	bf00      	nop
 80004a4:	370c      	adds	r7, #12
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop
 80004b0:	e000e100 	.word	0xe000e100

080004b4 <uart3_rxtx_interrupt_init>:
	/*Enable USART*/
	uart_enable(USART3);
}

void uart3_rxtx_interrupt_init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
	// Configure tx pin
	/*1. Enable clock access to GPIOD*/
	 set_ahb1_periph_clock(GPIODEN);
 80004b8:	2008      	movs	r0, #8
 80004ba:	f7ff ffb9 	bl	8000430 <set_ahb1_periph_clock>

	/*2. Set PD8 to mode to alternate function*/
	 set_pin_mode(GPIOD,  UART3_TX,  GPIO_ALTERNATE_MODE);
 80004be:	2202      	movs	r2, #2
 80004c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004c4:	482d      	ldr	r0, [pc, #180]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 80004c6:	f7ff fe9f 	bl	8000208 <set_pin_mode>

	/*3. Set alternate function to USART i.e. AF7 - 0111*/
	 GPIOD->AFR[1] |= (1U<<0);
 80004ca:	4b2c      	ldr	r3, [pc, #176]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 80004cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004ce:	4a2b      	ldr	r2, [pc, #172]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 80004d0:	f043 0301 	orr.w	r3, r3, #1
 80004d4:	6253      	str	r3, [r2, #36]	; 0x24
	 GPIOD->AFR[1] |= (1U<<1);
 80004d6:	4b29      	ldr	r3, [pc, #164]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 80004d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004da:	4a28      	ldr	r2, [pc, #160]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 80004dc:	f043 0302 	orr.w	r3, r3, #2
 80004e0:	6253      	str	r3, [r2, #36]	; 0x24
	 GPIOD->AFR[1] |= (1U<<2);
 80004e2:	4b26      	ldr	r3, [pc, #152]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 80004e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004e6:	4a25      	ldr	r2, [pc, #148]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 80004e8:	f043 0304 	orr.w	r3, r3, #4
 80004ec:	6253      	str	r3, [r2, #36]	; 0x24
	 GPIOD->AFR[1] &= ~(1U<<3);
 80004ee:	4b23      	ldr	r3, [pc, #140]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 80004f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004f2:	4a22      	ldr	r2, [pc, #136]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 80004f4:	f023 0308 	bic.w	r3, r3, #8
 80004f8:	6253      	str	r3, [r2, #36]	; 0x24

	 // Configure rx pin
	 /* Set PD9 to mode to alternate function*/
	 set_pin_mode(GPIOD,  UART3_RX,  GPIO_ALTERNATE_MODE);
 80004fa:	2202      	movs	r2, #2
 80004fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000500:	481e      	ldr	r0, [pc, #120]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 8000502:	f7ff fe81 	bl	8000208 <set_pin_mode>

	 // Set alternate function to USART
	 GPIOD->AFR[1] |= (1U<<4);
 8000506:	4b1d      	ldr	r3, [pc, #116]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 8000508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800050a:	4a1c      	ldr	r2, [pc, #112]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 800050c:	f043 0310 	orr.w	r3, r3, #16
 8000510:	6253      	str	r3, [r2, #36]	; 0x24
	 GPIOD->AFR[1] |= (1U<<5);
 8000512:	4b1a      	ldr	r3, [pc, #104]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 8000514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000516:	4a19      	ldr	r2, [pc, #100]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 8000518:	f043 0320 	orr.w	r3, r3, #32
 800051c:	6253      	str	r3, [r2, #36]	; 0x24
	 GPIOD->AFR[1] |= (1U<<6);
 800051e:	4b17      	ldr	r3, [pc, #92]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 8000520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000522:	4a16      	ldr	r2, [pc, #88]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 8000524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000528:	6253      	str	r3, [r2, #36]	; 0x24
	 GPIOD->AFR[1] &= ~(1U<<7);
 800052a:	4b14      	ldr	r3, [pc, #80]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 800052c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800052e:	4a13      	ldr	r2, [pc, #76]	; (800057c <uart3_rxtx_interrupt_init+0xc8>)
 8000530:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000534:	6253      	str	r3, [r2, #36]	; 0x24

	/*Enable clock to the USART3 module*/
	 set_apb1_periph_clock(USART3EN);
 8000536:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800053a:	f7ff ff8b 	bl	8000454 <set_apb1_periph_clock>

	/*Confiugure USART parameters*/
	 config_uart_parameters(USART3,  UART_DATAWIDTH_8B, UART_PARITY_NONE,  UART_STOPBITS_1);
 800053e:	2300      	movs	r3, #0
 8000540:	2200      	movs	r2, #0
 8000542:	2100      	movs	r1, #0
 8000544:	480e      	ldr	r0, [pc, #56]	; (8000580 <uart3_rxtx_interrupt_init+0xcc>)
 8000546:	f000 f869 	bl	800061c <config_uart_parameters>
	 set_uart_tranfer_direction(USART3 ,USART_CR1_TE | USART_CR1_RE);
 800054a:	210c      	movs	r1, #12
 800054c:	480c      	ldr	r0, [pc, #48]	; (8000580 <uart3_rxtx_interrupt_init+0xcc>)
 800054e:	f000 f83f 	bl	80005d0 <set_uart_tranfer_direction>

	/*Set baudrate*/
	 uart_set_baudrate(USART3, 16000000, 115200);
 8000552:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000556:	490b      	ldr	r1, [pc, #44]	; (8000584 <uart3_rxtx_interrupt_init+0xd0>)
 8000558:	4809      	ldr	r0, [pc, #36]	; (8000580 <uart3_rxtx_interrupt_init+0xcc>)
 800055a:	f000 f84c 	bl	80005f6 <uart_set_baudrate>

	/*Enable USART*/
	uart_enable(USART3);
 800055e:	4808      	ldr	r0, [pc, #32]	; (8000580 <uart3_rxtx_interrupt_init+0xcc>)
 8000560:	f000 f826 	bl	80005b0 <uart_enable>

	/* Enable UART RXNEIE interrupt */
	USART3->CR1 |= CR1_RXNEIE;
 8000564:	4b06      	ldr	r3, [pc, #24]	; (8000580 <uart3_rxtx_interrupt_init+0xcc>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	4a05      	ldr	r2, [pc, #20]	; (8000580 <uart3_rxtx_interrupt_init+0xcc>)
 800056a:	f043 0320 	orr.w	r3, r3, #32
 800056e:	6013      	str	r3, [r2, #0]

	/* Enable UART TXE interrupt in NVIC */
	NVIC_EnableIRQ(USART3_IRQn);
 8000570:	2027      	movs	r0, #39	; 0x27
 8000572:	f7ff ff81 	bl	8000478 <__NVIC_EnableIRQ>
}
 8000576:	bf00      	nop
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	40020c00 	.word	0x40020c00
 8000580:	40004800 	.word	0x40004800
 8000584:	00f42400 	.word	0x00f42400

08000588 <uart_read>:
	/*Enable USART*/
	uart_enable(USART3);
}

uint8_t uart_read(USART_TypeDef *USARTx)
{
 8000588:	b480      	push	{r7}
 800058a:	b083      	sub	sp, #12
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
	while(!(USARTx->ISR & USART_ISR_RXNE)){}
 8000590:	bf00      	nop
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	69db      	ldr	r3, [r3, #28]
 8000596:	f003 0320 	and.w	r3, r3, #32
 800059a:	2b00      	cmp	r3, #0
 800059c:	d0f9      	beq.n	8000592 <uart_read+0xa>
	return READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80005a2:	b2db      	uxtb	r3, r3
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	370c      	adds	r7, #12
 80005a8:	46bd      	mov	sp, r7
 80005aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ae:	4770      	bx	lr

080005b0 <uart_enable>:
	USARTx->TDR = value;
}

// Enable the usart
static void uart_enable(USART_TypeDef *USARTx)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
	SET_BIT(USARTx->CR1,USART_CR1_UE);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	f043 0201 	orr.w	r2, r3, #1
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	601a      	str	r2, [r3, #0]
}
 80005c4:	bf00      	nop
 80005c6:	370c      	adds	r7, #12
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr

080005d0 <set_uart_tranfer_direction>:

static void set_uart_tranfer_direction(USART_TypeDef *USARTx,uint32_t TransferDirection)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	6039      	str	r1, [r7, #0]
	MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	f023 020c 	bic.w	r2, r3, #12
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	431a      	orrs	r2, r3
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	601a      	str	r2, [r3, #0]
}
 80005ea:	bf00      	nop
 80005ec:	370c      	adds	r7, #12
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr

080005f6 <uart_set_baudrate>:

// set the baudrate
static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 80005f6:	b580      	push	{r7, lr}
 80005f8:	b084      	sub	sp, #16
 80005fa:	af00      	add	r7, sp, #0
 80005fc:	60f8      	str	r0, [r7, #12]
 80005fe:	60b9      	str	r1, [r7, #8]
 8000600:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_div( PeriphClk,  BaudRate);
 8000602:	6879      	ldr	r1, [r7, #4]
 8000604:	68b8      	ldr	r0, [r7, #8]
 8000606:	f000 f82b 	bl	8000660 <compute_uart_div>
 800060a:	4603      	mov	r3, r0
 800060c:	461a      	mov	r2, r3
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	60da      	str	r2, [r3, #12]
}
 8000612:	bf00      	nop
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <config_uart_parameters>:

static void config_uart_parameters(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t Parity, uint32_t StopBits)
{
 800061c:	b480      	push	{r7}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	60f8      	str	r0, [r7, #12]
 8000624:	60b9      	str	r1, [r7, #8]
 8000626:	607a      	str	r2, [r7, #4]
 8000628:	603b      	str	r3, [r7, #0]
	MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	4b0b      	ldr	r3, [pc, #44]	; (800065c <config_uart_parameters+0x40>)
 8000630:	4013      	ands	r3, r2
 8000632:	6879      	ldr	r1, [r7, #4]
 8000634:	68ba      	ldr	r2, [r7, #8]
 8000636:	430a      	orrs	r2, r1
 8000638:	431a      	orrs	r2, r3
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	601a      	str	r2, [r3, #0]

	MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	685b      	ldr	r3, [r3, #4]
 8000642:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	431a      	orrs	r2, r3
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	605a      	str	r2, [r3, #4]
}
 800064e:	bf00      	nop
 8000650:	3714      	adds	r7, #20
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	efffe9ff 	.word	0xefffe9ff

08000660 <compute_uart_div>:

// configure the baud rate with peripheral clock
static uint16_t compute_uart_div(uint32_t PeriphClk, uint32_t BaudRate)
{
 8000660:	b480      	push	{r7}
 8000662:	b083      	sub	sp, #12
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
 8000668:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	085a      	lsrs	r2, r3, #1
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	441a      	add	r2, r3
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	fbb2 f3f3 	udiv	r3, r2, r3
 8000678:	b29b      	uxth	r3, r3
}
 800067a:	4618      	mov	r0, r3
 800067c:	370c      	adds	r7, #12
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
	...

08000688 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000688:	480d      	ldr	r0, [pc, #52]	; (80006c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800068a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800068c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000690:	480c      	ldr	r0, [pc, #48]	; (80006c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000692:	490d      	ldr	r1, [pc, #52]	; (80006c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000694:	4a0d      	ldr	r2, [pc, #52]	; (80006cc <LoopForever+0xe>)
  movs r3, #0
 8000696:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000698:	e002      	b.n	80006a0 <LoopCopyDataInit>

0800069a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800069a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800069c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800069e:	3304      	adds	r3, #4

080006a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006a4:	d3f9      	bcc.n	800069a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006a6:	4a0a      	ldr	r2, [pc, #40]	; (80006d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006a8:	4c0a      	ldr	r4, [pc, #40]	; (80006d4 <LoopForever+0x16>)
  movs r3, #0
 80006aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006ac:	e001      	b.n	80006b2 <LoopFillZerobss>

080006ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006b0:	3204      	adds	r2, #4

080006b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006b4:	d3fb      	bcc.n	80006ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80006b6:	f000 f811 	bl	80006dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006ba:	f7ff fe3f 	bl	800033c <main>

080006be <LoopForever>:

LoopForever:
    b LoopForever
 80006be:	e7fe      	b.n	80006be <LoopForever>
  ldr   r0, =_estack
 80006c0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80006c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006c8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80006cc:	08000744 	.word	0x08000744
  ldr r2, =_sbss
 80006d0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80006d4:	20000020 	.word	0x20000020

080006d8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006d8:	e7fe      	b.n	80006d8 <ADC_IRQHandler>
	...

080006dc <__libc_init_array>:
 80006dc:	b570      	push	{r4, r5, r6, lr}
 80006de:	4d0d      	ldr	r5, [pc, #52]	; (8000714 <__libc_init_array+0x38>)
 80006e0:	4c0d      	ldr	r4, [pc, #52]	; (8000718 <__libc_init_array+0x3c>)
 80006e2:	1b64      	subs	r4, r4, r5
 80006e4:	10a4      	asrs	r4, r4, #2
 80006e6:	2600      	movs	r6, #0
 80006e8:	42a6      	cmp	r6, r4
 80006ea:	d109      	bne.n	8000700 <__libc_init_array+0x24>
 80006ec:	4d0b      	ldr	r5, [pc, #44]	; (800071c <__libc_init_array+0x40>)
 80006ee:	4c0c      	ldr	r4, [pc, #48]	; (8000720 <__libc_init_array+0x44>)
 80006f0:	f000 f818 	bl	8000724 <_init>
 80006f4:	1b64      	subs	r4, r4, r5
 80006f6:	10a4      	asrs	r4, r4, #2
 80006f8:	2600      	movs	r6, #0
 80006fa:	42a6      	cmp	r6, r4
 80006fc:	d105      	bne.n	800070a <__libc_init_array+0x2e>
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f855 3b04 	ldr.w	r3, [r5], #4
 8000704:	4798      	blx	r3
 8000706:	3601      	adds	r6, #1
 8000708:	e7ee      	b.n	80006e8 <__libc_init_array+0xc>
 800070a:	f855 3b04 	ldr.w	r3, [r5], #4
 800070e:	4798      	blx	r3
 8000710:	3601      	adds	r6, #1
 8000712:	e7f2      	b.n	80006fa <__libc_init_array+0x1e>
 8000714:	0800073c 	.word	0x0800073c
 8000718:	0800073c 	.word	0x0800073c
 800071c:	0800073c 	.word	0x0800073c
 8000720:	08000740 	.word	0x08000740

08000724 <_init>:
 8000724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000726:	bf00      	nop
 8000728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800072a:	bc08      	pop	{r3}
 800072c:	469e      	mov	lr, r3
 800072e:	4770      	bx	lr

08000730 <_fini>:
 8000730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000732:	bf00      	nop
 8000734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000736:	bc08      	pop	{r3}
 8000738:	469e      	mov	lr, r3
 800073a:	4770      	bx	lr
