
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.66 seconds, memory usage 1511396kB, peak memory usage 1511396kB (SOL-9)
Pragma 'hls_design<>' detected on routine 'cpyVec_dev' (CIN-6)
# Warning: variable "base" is used before its value is set (CRD-549)
/INPUTFILES/2
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
solution file add ./src/utils.cpp -exclude true
solution file add ./src/main.cpp -exclude true
solution file add ./src/ntt.cpp
/INPUTFILES/1
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
go analyze
# Warning: last line of file ends without a newline (CRD-1)
/INPUTFILES/3
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
quit

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'peaceNTT.v1': elapsed time 2.84 seconds, memory usage 1511396kB, peak memory usage 1511396kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 278, Real ops = 95, Vars = 39 (SOL-21)
# Info: Starting transformation 'compile' on solution 'peaceNTT.v1' (SOL-8)
Found design routine 'cpyVec_dev' specified by directive (CIN-52)
Generating synthesis internal form... (CIN-3)
# Error: solution library add: Could not locate library file for library name mgc_Xilinx-VIRTEX-7-2_beh for current configuration
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffq1761-2
go compile
Design 'peaceNTT' was read (SOL-1)
Inlining routine 'modExp_dev' (CIN-14)
Inlining routine 'operator/<66, true>' (CIN-14)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator><64, false>' (CIN-14)
Synthesizing routine 'peaceNTT' (CIN-13)
Found top design routine 'peaceNTT' specified by directive (CIN-52)
Inlining routine 'operator-<64, false>' (CIN-14)
Inlining routine 'peaceNTT' (CIN-14)
# Warning:           Hierarchy Block 'cpyVec_dev' Instance 'cpyVec_dev:inst' $PROJECT_HOME/src/ntt.cpp:57
Optimizing block '/peaceNTT/cpyVec_dev' ... (CIN-4)
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
Inlining routine 'cpyVec_dev' (CIN-14)
INOUT port 'dst' is only used as an output. (OPT-11)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v1/CDesignChecker/design_checker.sh'
INOUT port 'src' is only used as an input. (OPT-10)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Synthesizing routine 'cpyVec_dev' (CIN-13)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'operator<<64, false>' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Loop '/peaceNTT/cpyVec_dev/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
INOUT port 'vec' is only used as an input. (OPT-10)
Optimizing block '/peaceNTT' ... (CIN-4)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
Loop '/peaceNTT/core/TWIDDLE_LOOP' iterated at most 10 times. (LOOP-2)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 278, Real ops = 95, Vars = 39 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v1': elapsed time 0.73 seconds, memory usage 1511396kB, peak memory usage 1511396kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
solution library add Xilinx_RAMS
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2

Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 10}}
directive set DSP_EXTRACTION yes
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v1' (SOL-8)
go assembly
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)

# Messages from "go assembly"

# Error: Unsupported synchronization style on block '/peaceNTT/core/cpyVec_dev()'.  Please use explicit synchronizations with ac_channels. (ASM-58)
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v1' (SOL-8)
