<?xml version='1.0'?>
<island simulinkPath='final_project/txrx_fp/Memory' topLevelEntity='final_project_txrx_fp_Memory'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_dv' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_dv' stm='final_project/final_project_txrx_fp_Memory_ChannelIn.stm' highLevelName='dv' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_dc' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_2_dc' stm='final_project/final_project_txrx_fp_Memory_ChannelIn.stm' highLevelName='dc' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_trigger_rx' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_3_trigger_rx' stm='final_project/final_project_txrx_fp_Memory_ChannelIn1.stm' highLevelName='trigger_rx' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_dc1' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_4_dc1' stm='final_project/final_project_txrx_fp_Memory_ChannelIn1.stm' highLevelName='dc1' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_2_qv' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_qv' stm='final_project/final_project_txrx_fp_Memory_ChannelOut.stm' highLevelName='qv' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_qc' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_qc' stm='final_project/final_project_txrx_fp_Memory_ChannelOut.stm' highLevelName='qc' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_1_mem_tx' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_1_mem_tx' stm='final_project/final_project_txrx_fp_Memory_ChannelOut.stm' highLevelName='mem_tx' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_5_qv1' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_5_qv1' stm='final_project/final_project_txrx_fp_Memory_ChannelOut1.stm' highLevelName='qv1' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_qc1' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_6_qc1' stm='final_project/final_project_txrx_fp_Memory_ChannelOut1.stm' highLevelName='qc1' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_4_mem_rx' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_4_mem_rx' stm='final_project/final_project_txrx_fp_Memory_ChannelOut1.stm' highLevelName='mem_rx' highLevelIndex='4' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
