$date
	Sat Oct 22 20:00:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#942365
b1101 !
1"
#942366
b1101 &
b1101 %
1$
#942367
0"
#942370
b101000 &
b101000 %
#942374
b10100 &
b10100 %
#942378
b1010 &
b1010 %
#942382
b101 &
b101 %
#942386
b10000 &
b10000 %
#942390
b1000 &
b1000 %
#942394
b100 &
b100 %
#942398
b10 &
b10 %
#942402
b1 &
b1 %
1#
#942406
b0 &
0#
b0 %
0$
#1995054
b10001 &
b10001 %
1$
b10001 !
1"
#1995055
0"
#1995058
b110100 &
b110100 %
#1995062
b11010 &
b11010 %
#1995066
b1101 &
b1101 %
#1995070
b101000 &
b101000 %
#1995074
b10100 &
b10100 %
#1995078
b1010 &
b1010 %
#1995082
b101 &
b101 %
#1995086
b10000 &
b10000 %
#1995090
b1000 &
b1000 %
#1995094
b100 &
b100 %
#1995098
b10 &
b10 %
#1995102
b1 &
1#
b1 %
#1995106
b0 &
b0 %
0#
0$
#2951832
b11 !
1"
#2951834
b11 &
b11 %
1$
#2951835
0"
#2951838
b1010 &
b1010 %
#2951842
b101 &
b101 %
#2951846
b10000 &
b10000 %
#2951850
b1000 &
b1000 %
#2951854
b100 &
b100 %
#2951858
b10 &
b10 %
#2951862
b1 &
1#
b1 %
#2951866
b0 &
b0 %
0#
0$
#4500012
