0.7
2020.2
Oct 19 2021
03:16:22
H:/Senior-Project-2023/SENIOR_PROJECT/Registers/Registers.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
H:/Senior-Project-2023/SENIOR_PROJECT/Registers/Registers.srcs/sim_1/new/tb.v,1698622058,systemVerilog,,,,tb,,uvm,,,,,,
H:/Senior-Project-2023/SENIOR_PROJECT/Registers/Registers.srcs/sources_1/new/Register.v,1698350615,systemVerilog,,H:/Senior-Project-2023/SENIOR_PROJECT/Registers/Registers.srcs/sim_1/new/tb.v,,Register,,uvm,,,,,,
