

================================================================
== Vitis HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Sat Jul  1 12:55:42 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_39
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.673 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%do_cos_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %do_cos" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 12 'read' 'do_cos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %t_in" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 13 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %t_in_read" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 14 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 15 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%din_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 16 'partselect' 'din_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%din_sig_V = trunc i32 %data_V"   --->   Operation 17 'trunc' 'din_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%closepath = icmp_ult  i8 %din_exp_V, i8 126"   --->   Operation 18 'icmp' 'closepath' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_18 = trunc i32 %data_V"   --->   Operation 19 'trunc' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%add_ln214 = add i8 %din_exp_V, i8 194"   --->   Operation 20 'add' 'add_ln214' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.39ns)   --->   "%addr_V = select i1 %closepath, i8 63, i8 %add_ln214"   --->   Operation 21 'select' 'addr_V' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr_V, i32 4, i32 7"   --->   Operation 22 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %lshr_ln"   --->   Operation 23 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_V_addr = getelementptr i100 %ref_4oPi_table_100_V, i64 0, i64 %zext_ln541_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407]   --->   Operation 24 'getelementptr' 'ref_4oPi_table_100_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%table_100_V = load i4 %ref_4oPi_table_100_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407]   --->   Operation 25 'load' 'table_100_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i8 %addr_V"   --->   Operation 26 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.05ns)   --->   "%icmp_ln1019_1 = icmp_eq  i23 %din_sig_V, i23 0"   --->   Operation 27 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 28 [1/2] (0.67ns)   --->   "%table_100_V = load i4 %ref_4oPi_table_100_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407]   --->   Operation 28 'load' 'table_100_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i4 %trunc_ln628"   --->   Operation 29 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.51ns)   --->   "%r_V_8 = shl i100 %table_100_V, i100 %zext_ln930"   --->   Operation 30 'shl' 'r_V_8' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%Med_V = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32.i32, i100 %r_V_8, i32 20, i32 99"   --->   Operation 31 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %p_Result_18"   --->   Operation 32 'bitconcatenate' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i24 %p_Result_19"   --->   Operation 33 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (5.20ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 34 'mul' 'ret_V' <Predicate = true> <Delay = 5.20> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%Mx_bits_V = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %ret_V, i32 19, i32 76"   --->   Operation 35 'partselect' 'Mx_bits_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%k_V = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %ret_V, i32 77, i32 79"   --->   Operation 36 'partselect' 'k_V' <Predicate = (!closepath)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %ret_V, i32 77" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:259]   --->   Operation 37 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%xor_ln1027 = xor i1 %closepath, i1 1"   --->   Operation 38 'xor' 'xor_ln1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%p_Result_s = and i1 %tmp, i1 %xor_ln1027"   --->   Operation 39 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.09ns)   --->   "%Mx_bits_V_1 = sub i58 0, i58 %Mx_bits_V"   --->   Operation 40 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.37ns) (out node of the LUT)   --->   "%Mx_bits_V_3 = select i1 %p_Result_s, i58 %Mx_bits_V_1, i58 %Mx_bits_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:520]   --->   Operation 41 'select' 'Mx_bits_V_3' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %Mx_bits_V_3, i32 29, i32 57"   --->   Operation 42 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_6, i1 1"   --->   Operation 43 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i30 @llvm.part.select.i30, i30 %p_Result_20, i32 29, i32 0"   --->   Operation 44 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_21 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 1, i30 %p_Result_2"   --->   Operation 45 'bitconcatenate' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1198 = sext i31 %p_Result_21"   --->   Operation 46 'sext' 'sext_ln1198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%op_assign = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198, i1 1"   --->   Operation 47 'cttz' 'op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i32 %op_assign"   --->   Operation 48 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.44>
ST_4 : Operation 49 [1/1] (0.76ns)   --->   "%Ex_V = add i8 %din_exp_V, i8 131"   --->   Operation 49 'add' 'Ex_V' <Predicate = (closepath)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%select_ln482 = select i1 %closepath, i8 %Ex_V, i8 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:482]   --->   Operation 50 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.20ns)   --->   "%k_V_1 = select i1 %closepath, i3 0, i3 %k_V"   --->   Operation 51 'select' 'k_V_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%zext_ln841 = zext i6 %Mx_zeros"   --->   Operation 52 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i6 %Mx_zeros"   --->   Operation 53 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.51ns)   --->   "%r = shl i58 %Mx_bits_V_3, i58 %zext_ln1454"   --->   Operation 54 'shl' 'r' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%Mx_V = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %r, i32 29, i32 57"   --->   Operation 55 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.76ns) (out node of the LUT)   --->   "%Ex_V_3 = sub i8 %select_ln482, i8 %zext_ln841"   --->   Operation 56 'sub' 'Ex_V_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1535 = sext i8 %Ex_V_3"   --->   Operation 57 'sext' 'sext_ln1535' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_V_3, i32 7"   --->   Operation 58 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.76ns)   --->   "%sub_ln1512 = sub i9 0, i9 %sext_ln1535"   --->   Operation 59 'sub' 'sub_ln1512' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %sub_ln1512, i9 %sext_ln1535"   --->   Operation 60 'select' 'ush' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i9 %ush"   --->   Operation 61 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i29 %Mx_V"   --->   Operation 62 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln1513)   --->   "%lshr_ln1488 = lshr i32 %zext_ln1488, i32 %sext_ln1512"   --->   Operation 63 'lshr' 'lshr_ln1488' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln1513)   --->   "%shl_ln1454 = shl i32 %zext_ln1488, i32 %sext_ln1512"   --->   Operation 64 'shl' 'shl_ln1454' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln1513 = select i1 %isNeg, i32 %lshr_ln1488, i32 %shl_ln1454"   --->   Operation 65 'select' 'select_ln1513' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%B = trunc i32 %select_ln1513"   --->   Operation 66 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln1513, i32 22, i32 28"   --->   Operation 67 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln1513, i32 7, i32 21"   --->   Operation 68 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i15 %B_trunc"   --->   Operation 69 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 70 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.84ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %din_exp_V, i8 0"   --->   Operation 71 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.84ns)   --->   "%icmp_ln1019_2 = icmp_eq  i8 %din_exp_V, i8 255"   --->   Operation 72 'icmp' 'icmp_ln1019_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 73 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 73 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.96>
ST_6 : Operation 74 [1/1] (0.72ns)   --->   "%tmp_s = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %k_V_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 74 'mux' 'tmp_s' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.28ns)   --->   "%xor_ln271 = xor i1 %tmp_s, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 75 'xor' 'xor_ln271' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.17ns)   --->   "%cos_basis = select i1 %do_cos_read, i1 %xor_ln271, i1 %tmp_s" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 76 'select' 'cos_basis' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 77 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/1] (0.17ns)   --->   "%sin_basis = select i1 %do_cos_read, i1 %tmp_s, i1 %xor_ln271" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:25]   --->   Operation 78 'select' 'sin_basis' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_1"   --->   Operation 79 'bitconcatenate' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %p_Result_22"   --->   Operation 80 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K0_V_addr = getelementptr i30 %second_order_float_sin_cos_K0_V, i64 0, i64 %zext_ln541"   --->   Operation 81 'getelementptr' 'second_order_float_sin_cos_K0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (0.67ns)   --->   "%second_order_float_sin_cos_K0_V_load = load i8 %second_order_float_sin_cos_K0_V_addr"   --->   Operation 82 'load' 'second_order_float_sin_cos_K0_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 30> <Depth = 256> <ROM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K1_V_addr = getelementptr i23 %second_order_float_sin_cos_K1_V, i64 0, i64 %zext_ln541"   --->   Operation 83 'getelementptr' 'second_order_float_sin_cos_K1_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (0.67ns)   --->   "%second_order_float_sin_cos_K1_V_load = load i8 %second_order_float_sin_cos_K1_V_addr"   --->   Operation 84 'load' 'second_order_float_sin_cos_K1_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 23> <Depth = 256> <ROM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K2_V_addr = getelementptr i15 %second_order_float_sin_cos_K2_V, i64 0, i64 %zext_ln541"   --->   Operation 85 'getelementptr' 'second_order_float_sin_cos_K2_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (0.67ns)   --->   "%second_order_float_sin_cos_K2_V_load = load i8 %second_order_float_sin_cos_K2_V_addr"   --->   Operation 86 'load' 'second_order_float_sin_cos_K2_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_27 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_17, i3 %k_V_1"   --->   Operation 87 'bitconcatenate' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_3)   --->   "%tmp_4 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_27" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 88 'mux' 'tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_3)   --->   "%tmp_5 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_27" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 89 'mux' 'tmp_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_3)   --->   "%results_sign_V = select i1 %cos_basis, i1 %tmp_4, i1 %tmp_5" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 90 'select' 'results_sign_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.28ns)   --->   "%and_ln300 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 91 'and' 'and_ln300' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_4)   --->   "%xor_ln307 = xor i1 %do_cos_read, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:307]   --->   Operation 92 'xor' 'xor_ln307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_4)   --->   "%results_sign_V_2 = and i1 %p_Result_17, i1 %xor_ln307" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:307]   --->   Operation 93 'and' 'results_sign_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_3)   --->   "%xor_ln311 = xor i1 %icmp_ln1019_2, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 94 'xor' 'xor_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.48ns) (out node of the LUT)   --->   "%results_sign_V_3 = and i1 %results_sign_V, i1 %xor_ln311" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 95 'and' 'results_sign_V_3' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.28ns) (out node of the LUT)   --->   "%results_sign_V_4 = select i1 %and_ln300, i1 %results_sign_V_2, i1 %results_sign_V_3" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 96 'select' 'results_sign_V_4' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.51>
ST_7 : Operation 97 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 97 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%B_squared = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %r_V, i32 15, i32 29"   --->   Operation 98 'partselect' 'B_squared' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i15 %B_squared"   --->   Operation 99 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/2] (0.67ns)   --->   "%second_order_float_sin_cos_K0_V_load = load i8 %second_order_float_sin_cos_K0_V_addr"   --->   Operation 100 'load' 'second_order_float_sin_cos_K0_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 30> <Depth = 256> <ROM>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%t1_V = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %second_order_float_sin_cos_K0_V_load, i32 1, i32 29"   --->   Operation 101 'partselect' 't1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i22 %B"   --->   Operation 102 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/2] (0.67ns)   --->   "%second_order_float_sin_cos_K1_V_load = load i8 %second_order_float_sin_cos_K1_V_addr"   --->   Operation 103 'load' 'second_order_float_sin_cos_K1_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 23> <Depth = 256> <ROM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i23 %second_order_float_sin_cos_K1_V_load"   --->   Operation 104 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (2.83ns)   --->   "%r_V_2 = mul i45 %sext_ln1273, i45 %zext_ln1271_1"   --->   Operation 105 'mul' 'r_V_2' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%rhs_1 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %r_V_2, i32 23, i32 44"   --->   Operation 106 'partselect' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/2] (0.67ns)   --->   "%second_order_float_sin_cos_K2_V_load = load i8 %second_order_float_sin_cos_K2_V_addr"   --->   Operation 107 'load' 'second_order_float_sin_cos_K2_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i15 %second_order_float_sin_cos_K2_V_load"   --->   Operation 108 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 109 'mul' 'r_V_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.53>
ST_8 : Operation 110 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 110 'mul' 'r_V_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.53>
ST_9 : Operation 111 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 111 'mul' 'r_V_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.05>
ST_10 : Operation 112 [1/1] (0.35ns)   --->   "%Mx_V_1 = select i1 %cos_basis, i29 536870911, i29 %Mx_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 112 'select' 'Mx_V_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 113 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 113 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%rhs_2 = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %r_V_4, i32 16, i32 29"   --->   Operation 114 'partselect' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i29 %t1_V"   --->   Operation 115 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i22 %rhs_1"   --->   Operation 116 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_1 = add i30 %sext_ln813, i30 %sext_ln813_1"   --->   Operation 117 'add' 'ret_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i14 %rhs_2"   --->   Operation 118 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i30 %ret_V_1, i30 %sext_ln1347"   --->   Operation 119 'add' 'ret_V_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i30 %ret_V_2"   --->   Operation 120 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i29 %Mx_V_1"   --->   Operation 121 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (3.32ns)   --->   "%r_V_6 = mul i58 %sext_ln1270, i58 %zext_ln1273"   --->   Operation 122 'mul' 'r_V_6' <Predicate = true> <Delay = 3.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%result_V = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %r_V_6, i32 29, i32 57"   --->   Operation 123 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i58.i32.i32, i58 %r_V_6, i32 42, i32 57"   --->   Operation 124 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i58.i32.i32, i58 %r_V_6, i32 29, i32 41"   --->   Operation 125 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.03>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln404 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_100_V, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:404]   --->   Operation 126 'specmemcore' 'specmemcore_ln404' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln329)   --->   "%Ex_V_4 = select i1 %cos_basis, i8 0, i8 %Ex_V_3" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 127 'select' 'Ex_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i30 %second_order_float_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:16]   --->   Operation 128 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i23 %second_order_float_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:17]   --->   Operation 129 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i15 %second_order_float_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:18]   --->   Operation 130 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln329)   --->   "%sext_ln186 = sext i8 %Ex_V_4"   --->   Operation 131 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_2, i16 32768"   --->   Operation 132 'bitconcatenate' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_3, i19 262144"   --->   Operation 133 'bitconcatenate' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_25 = partselect i32 @llvm.part.select.i32, i32 %p_Result_23, i32 31, i32 0"   --->   Operation 134 'partselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%c = cttz i32 @llvm.cttz.i32, i32 %p_Result_25, i1 1"   --->   Operation 135 'cttz' 'c' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_26 = partselect i32 @llvm.part.select.i32, i32 %p_Result_24, i32 31, i32 0"   --->   Operation 136 'partselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%c_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_26, i1 1"   --->   Operation 137 'cttz' 'c_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i29 %result_V"   --->   Operation 138 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (1.38ns)   --->   "%shl_ln1454_1 = shl i32 %zext_ln1488_1, i32 %c"   --->   Operation 139 'shl' 'shl_ln1454_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln300)   --->   "%r_V_9 = trunc i32 %shl_ln1454_1"   --->   Operation 140 'trunc' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.99ns)   --->   "%icmp_ln321 = icmp_eq  i32 %c, i32 16" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:321]   --->   Operation 141 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (1.01ns)   --->   "%add_ln319 = add i32 %c_2, i32 16" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:319]   --->   Operation 142 'add' 'add_ln319' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln300)   --->   "%zext_ln1488_2 = zext i28 %r_V_9"   --->   Operation 143 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln300)   --->   "%shl_ln1454_2 = shl i32 %zext_ln1488_2, i32 %c_2"   --->   Operation 144 'shl' 'shl_ln1454_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = select i1 %icmp_ln321, i32 %add_ln319, i32 %c" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:321]   --->   Operation 145 'select' 'shift_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln329 = add i9 %sext_ln186, i9 127" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:329]   --->   Operation 146 'add' 'add_ln329' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln329 = sext i9 %add_ln329" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:329]   --->   Operation 147 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (1.01ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln329, i32 %shift_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:329]   --->   Operation 148 'sub' 'newexp' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:335]   --->   Operation 149 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (1.01ns)   --->   "%icmp_ln1653 = icmp_eq  i29 %result_V, i29 0"   --->   Operation 150 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.28ns)   --->   "%or_ln335 = or i1 %tmp_10, i1 %icmp_ln1653" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:335]   --->   Operation 151 'or' 'or_ln335' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln300)   --->   "%tmp_8 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln1454_2, i32 5, i32 27"   --->   Operation 152 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln300)   --->   "%tmp_9 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln1454_1, i32 5, i32 27"   --->   Operation 153 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln300)   --->   "%select_ln321 = select i1 %icmp_ln321, i23 %tmp_8, i23 %tmp_9" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:321]   --->   Operation 154 'select' 'select_ln321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%empty = trunc i32 %newexp" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:329]   --->   Operation 155 'trunc' 'empty' <Predicate = (!and_ln300)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln288 = select i1 %do_cos_read, i8 127, i8 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:288]   --->   Operation 156 'select' 'select_ln288' <Predicate = (and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln311 = select i1 %icmp_ln1019_2, i8 255, i8 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 157 'select' 'select_ln311' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%or_ln311 = or i1 %icmp_ln1019_2, i1 %or_ln335" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 158 'or' 'or_ln311' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%results_exp_V_1 = select i1 %or_ln311, i8 %select_ln311, i8 %empty" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 159 'select' 'results_exp_V_1' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.39ns) (out node of the LUT)   --->   "%results_exp_V = select i1 %and_ln300, i8 %select_ln288, i8 %results_exp_V_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 160 'select' 'results_exp_V' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%and_ln300_1 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 161 'and' 'and_ln300_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%xor_ln300 = xor i1 %and_ln300_1, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 162 'xor' 'xor_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_3 = select i1 %xor_ln300, i23 8388607, i23 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 163 'select' 'select_ln300_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%or_ln300 = or i1 %and_ln300, i1 %icmp_ln1019_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 164 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (1.38ns) (out node of the LUT)   --->   "%select_ln300 = select i1 %or_ln335, i23 0, i23 %select_ln321" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 165 'select' 'select_ln300' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.33ns) (out node of the LUT)   --->   "%results_sig_V = select i1 %or_ln300, i23 %select_ln300_3, i23 %select_ln300" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 166 'select' 'results_sig_V' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %results_sign_V_4, i8 %results_exp_V, i23 %results_sig_V"   --->   Operation 167 'bitconcatenate' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln356 = bitcast i32 %p_Result_28" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 168 'bitcast' 'bitcast_ln356' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%ret_ln316 = ret i32 %bitcast_ln356" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:316]   --->   Operation 169 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ do_cos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
do_cos_read                          (read          ) [ 011111111111]
t_in_read                            (read          ) [ 000000000000]
data_V                               (bitcast       ) [ 000000000000]
p_Result_17                          (bitselect     ) [ 011111100000]
din_exp_V                            (partselect    ) [ 011110000000]
din_sig_V                            (trunc         ) [ 000000000000]
closepath                            (icmp          ) [ 011110000000]
p_Result_18                          (trunc         ) [ 011100000000]
add_ln214                            (add           ) [ 000000000000]
addr_V                               (select        ) [ 000000000000]
lshr_ln                              (partselect    ) [ 000000000000]
zext_ln541_1                         (zext          ) [ 000000000000]
ref_4oPi_table_100_V_addr            (getelementptr ) [ 011000000000]
trunc_ln628                          (trunc         ) [ 011000000000]
icmp_ln1019_1                        (icmp          ) [ 011111111111]
table_100_V                          (load          ) [ 000000000000]
zext_ln930                           (zext          ) [ 000000000000]
r_V_8                                (shl           ) [ 000000000000]
Med_V                                (partselect    ) [ 010100000000]
p_Result_19                          (bitconcatenate) [ 000000000000]
zext_ln1494                          (zext          ) [ 000000000000]
ret_V                                (mul           ) [ 000000000000]
Mx_bits_V                            (partselect    ) [ 000000000000]
k_V                                  (partselect    ) [ 010010000000]
tmp                                  (bitselect     ) [ 000000000000]
xor_ln1027                           (xor           ) [ 000000000000]
p_Result_s                           (and           ) [ 000000000000]
Mx_bits_V_1                          (sub           ) [ 000000000000]
Mx_bits_V_3                          (select        ) [ 010010000000]
tmp_6                                (partselect    ) [ 000000000000]
p_Result_20                          (bitconcatenate) [ 000000000000]
p_Result_2                           (partselect    ) [ 000000000000]
p_Result_21                          (bitconcatenate) [ 000000000000]
sext_ln1198                          (sext          ) [ 000000000000]
op_assign                            (cttz          ) [ 000000000000]
Mx_zeros                             (trunc         ) [ 010010000000]
Ex_V                                 (add           ) [ 000000000000]
select_ln482                         (select        ) [ 000000000000]
k_V_1                                (select        ) [ 010001100000]
zext_ln841                           (zext          ) [ 000000000000]
zext_ln1454                          (zext          ) [ 000000000000]
r                                    (shl           ) [ 000000000000]
Mx_V                                 (partselect    ) [ 010001111110]
Ex_V_3                               (sub           ) [ 010001111111]
sext_ln1535                          (sext          ) [ 000000000000]
isNeg                                (bitselect     ) [ 000000000000]
sub_ln1512                           (sub           ) [ 000000000000]
ush                                  (select        ) [ 000000000000]
sext_ln1512                          (sext          ) [ 000000000000]
zext_ln1488                          (zext          ) [ 000000000000]
lshr_ln1488                          (lshr          ) [ 000000000000]
shl_ln1454                           (shl           ) [ 000000000000]
select_ln1513                        (select        ) [ 000000000000]
B                                    (trunc         ) [ 010001110000]
tmp_1                                (partselect    ) [ 010001100000]
B_trunc                              (partselect    ) [ 000000000000]
zext_ln1271                          (zext          ) [ 010001110000]
icmp_ln1019                          (icmp          ) [ 010001111111]
icmp_ln1019_2                        (icmp          ) [ 010001111111]
tmp_s                                (mux           ) [ 000000000000]
xor_ln271                            (xor           ) [ 000000000000]
cos_basis                            (select        ) [ 010000011111]
sin_basis                            (select        ) [ 000000000000]
p_Result_22                          (bitconcatenate) [ 000000000000]
zext_ln541                           (zext          ) [ 000000000000]
second_order_float_sin_cos_K0_V_addr (getelementptr ) [ 010000010000]
second_order_float_sin_cos_K1_V_addr (getelementptr ) [ 010000010000]
second_order_float_sin_cos_K2_V_addr (getelementptr ) [ 010000010000]
p_Result_27                          (bitconcatenate) [ 000000000000]
tmp_4                                (mux           ) [ 000000000000]
tmp_5                                (mux           ) [ 000000000000]
results_sign_V                       (select        ) [ 000000000000]
and_ln300                            (and           ) [ 010000011111]
xor_ln307                            (xor           ) [ 000000000000]
results_sign_V_2                     (and           ) [ 000000000000]
xor_ln311                            (xor           ) [ 000000000000]
results_sign_V_3                     (and           ) [ 000000000000]
results_sign_V_4                     (select        ) [ 010000011111]
r_V                                  (mul           ) [ 000000000000]
B_squared                            (partselect    ) [ 000000000000]
zext_ln818                           (zext          ) [ 010000001110]
second_order_float_sin_cos_K0_V_load (load          ) [ 000000000000]
t1_V                                 (partselect    ) [ 010000001110]
zext_ln1271_1                        (zext          ) [ 000000000000]
second_order_float_sin_cos_K1_V_load (load          ) [ 000000000000]
sext_ln1273                          (sext          ) [ 000000000000]
r_V_2                                (mul           ) [ 000000000000]
rhs_1                                (partselect    ) [ 010000001110]
second_order_float_sin_cos_K2_V_load (load          ) [ 000000000000]
sext_ln1273_1                        (sext          ) [ 010000001110]
Mx_V_1                               (select        ) [ 000000000000]
r_V_4                                (mul           ) [ 000000000000]
rhs_2                                (partselect    ) [ 000000000000]
sext_ln813                           (sext          ) [ 000000000000]
sext_ln813_1                         (sext          ) [ 000000000000]
ret_V_1                              (add           ) [ 000000000000]
sext_ln1347                          (sext          ) [ 000000000000]
ret_V_2                              (add           ) [ 000000000000]
sext_ln1270                          (sext          ) [ 000000000000]
zext_ln1273                          (zext          ) [ 000000000000]
r_V_6                                (mul           ) [ 000000000000]
result_V                             (partselect    ) [ 010000000001]
tmp_2                                (partselect    ) [ 010000000001]
tmp_3                                (partselect    ) [ 010000000001]
specmemcore_ln404                    (specmemcore   ) [ 000000000000]
Ex_V_4                               (select        ) [ 000000000000]
specmemcore_ln16                     (specmemcore   ) [ 000000000000]
specmemcore_ln17                     (specmemcore   ) [ 000000000000]
specmemcore_ln18                     (specmemcore   ) [ 000000000000]
sext_ln186                           (sext          ) [ 000000000000]
p_Result_23                          (bitconcatenate) [ 000000000000]
p_Result_24                          (bitconcatenate) [ 000000000000]
p_Result_25                          (partselect    ) [ 000000000000]
c                                    (cttz          ) [ 000000000000]
p_Result_26                          (partselect    ) [ 000000000000]
c_2                                  (cttz          ) [ 000000000000]
zext_ln1488_1                        (zext          ) [ 000000000000]
shl_ln1454_1                         (shl           ) [ 000000000000]
r_V_9                                (trunc         ) [ 000000000000]
icmp_ln321                           (icmp          ) [ 000000000000]
add_ln319                            (add           ) [ 000000000000]
zext_ln1488_2                        (zext          ) [ 000000000000]
shl_ln1454_2                         (shl           ) [ 000000000000]
shift_1                              (select        ) [ 000000000000]
add_ln329                            (add           ) [ 000000000000]
sext_ln329                           (sext          ) [ 000000000000]
newexp                               (sub           ) [ 000000000000]
tmp_10                               (bitselect     ) [ 000000000000]
icmp_ln1653                          (icmp          ) [ 000000000000]
or_ln335                             (or            ) [ 000000000000]
tmp_8                                (partselect    ) [ 000000000000]
tmp_9                                (partselect    ) [ 000000000000]
select_ln321                         (select        ) [ 000000000000]
empty                                (trunc         ) [ 000000000000]
select_ln288                         (select        ) [ 000000000000]
select_ln311                         (select        ) [ 000000000000]
or_ln311                             (or            ) [ 000000000000]
results_exp_V_1                      (select        ) [ 000000000000]
results_exp_V                        (select        ) [ 000000000000]
and_ln300_1                          (and           ) [ 000000000000]
xor_ln300                            (xor           ) [ 000000000000]
select_ln300_3                       (select        ) [ 000000000000]
or_ln300                             (or            ) [ 000000000000]
select_ln300                         (select        ) [ 000000000000]
results_sig_V                        (select        ) [ 000000000000]
p_Result_28                          (bitconcatenate) [ 000000000000]
bitcast_ln356                        (bitcast       ) [ 000000000000]
ret_ln316                            (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="do_cos">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="do_cos"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="second_order_float_sin_cos_K0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="second_order_float_sin_cos_K1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="second_order_float_sin_cos_K2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i30"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i1.i30"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="do_cos_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="do_cos_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="t_in_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ref_4oPi_table_100_V_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="100" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_100_V_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100_V/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="second_order_float_sin_cos_K0_V_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="30" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K0_V_addr/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K0_V_load/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="second_order_float_sin_cos_K1_V_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="23" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K1_V_addr/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K1_V_load/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="second_order_float_sin_cos_K2_V_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K2_V_addr/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K2_V_load/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="data_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Result_17_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="din_exp_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="0" index="3" bw="6" slack="0"/>
<pin id="257" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp_V/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="din_sig_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig_V/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="closepath_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Result_18_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln214_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="addr_V_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="7" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_V/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="lshr_ln_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="0" index="3" bw="4" slack="0"/>
<pin id="295" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln541_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln628_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln1019_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="23" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln930_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln930/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="r_V_8_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="100" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_8/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="Med_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="80" slack="0"/>
<pin id="326" dir="0" index="1" bw="100" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="0" index="3" bw="8" slack="0"/>
<pin id="329" dir="1" index="4" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_Result_19_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="24" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="23" slack="2"/>
<pin id="338" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln1494_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="24" slack="0"/>
<pin id="343" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="ret_V_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="80" slack="1"/>
<pin id="347" dir="0" index="1" bw="24" slack="0"/>
<pin id="348" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="Mx_bits_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="58" slack="0"/>
<pin id="352" dir="0" index="1" bw="80" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="0" index="3" bw="8" slack="0"/>
<pin id="355" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits_V/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="k_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="80" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="0" index="3" bw="8" slack="0"/>
<pin id="365" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="80" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="xor_ln1027_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="2"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1027/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_Result_s_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="Mx_bits_V_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="58" slack="0"/>
<pin id="392" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_V_1/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="Mx_bits_V_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="58" slack="0"/>
<pin id="398" dir="0" index="2" bw="58" slack="0"/>
<pin id="399" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_V_3/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_6_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="29" slack="0"/>
<pin id="405" dir="0" index="1" bw="58" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="0" index="3" bw="7" slack="0"/>
<pin id="408" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Result_20_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="30" slack="0"/>
<pin id="415" dir="0" index="1" bw="29" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_20/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_Result_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="30" slack="0"/>
<pin id="423" dir="0" index="1" bw="30" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="0" index="3" bw="1" slack="0"/>
<pin id="426" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_Result_21_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="31" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="30" slack="0"/>
<pin id="435" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_21/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sext_ln1198_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1198/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="op_assign_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="31" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="op_assign/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="Mx_zeros_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="Ex_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="3"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex_V/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln482_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="3"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="k_V_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="3"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="3" slack="1"/>
<pin id="471" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_V_1/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln841_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="1"/>
<pin id="475" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln1454_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="1"/>
<pin id="478" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="r_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="58" slack="1"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="Mx_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="29" slack="0"/>
<pin id="486" dir="0" index="1" bw="58" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="0" index="3" bw="7" slack="0"/>
<pin id="489" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="Ex_V_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="6" slack="0"/>
<pin id="497" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V_3/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln1535_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1535/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="isNeg_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="0" index="2" bw="4" slack="0"/>
<pin id="508" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sub_ln1512_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="ush_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="9" slack="0"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln1512_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln1488_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="29" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="lshr_ln1488_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="29" slack="0"/>
<pin id="536" dir="0" index="1" bw="9" slack="0"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1488/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="shl_ln1454_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="29" slack="0"/>
<pin id="542" dir="0" index="1" bw="9" slack="0"/>
<pin id="543" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln1513_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="32" slack="0"/>
<pin id="550" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1513/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="B_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="0" index="3" bw="6" slack="0"/>
<pin id="563" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="B_trunc_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="15" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="4" slack="0"/>
<pin id="572" dir="0" index="3" bw="6" slack="0"/>
<pin id="573" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln1271_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="15" slack="0"/>
<pin id="580" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln1019_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="3"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln1019_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="3"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_2/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_s_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="0" index="3" bw="1" slack="0"/>
<pin id="597" dir="0" index="4" bw="1" slack="0"/>
<pin id="598" dir="0" index="5" bw="1" slack="0"/>
<pin id="599" dir="0" index="6" bw="1" slack="0"/>
<pin id="600" dir="0" index="7" bw="1" slack="0"/>
<pin id="601" dir="0" index="8" bw="1" slack="0"/>
<pin id="602" dir="0" index="9" bw="3" slack="2"/>
<pin id="603" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="xor_ln271_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="cos_basis_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="5"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_basis/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sin_basis_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="5"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_basis/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_Result_22_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="0" index="2" bw="7" slack="2"/>
<pin id="637" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_22/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln541_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="p_Result_27_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="5"/>
<pin id="650" dir="0" index="2" bw="3" slack="2"/>
<pin id="651" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_27/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_4_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="0" index="3" bw="1" slack="0"/>
<pin id="658" dir="0" index="4" bw="1" slack="0"/>
<pin id="659" dir="0" index="5" bw="1" slack="0"/>
<pin id="660" dir="0" index="6" bw="1" slack="0"/>
<pin id="661" dir="0" index="7" bw="1" slack="0"/>
<pin id="662" dir="0" index="8" bw="1" slack="0"/>
<pin id="663" dir="0" index="9" bw="1" slack="0"/>
<pin id="664" dir="0" index="10" bw="1" slack="0"/>
<pin id="665" dir="0" index="11" bw="1" slack="0"/>
<pin id="666" dir="0" index="12" bw="1" slack="0"/>
<pin id="667" dir="0" index="13" bw="1" slack="0"/>
<pin id="668" dir="0" index="14" bw="1" slack="0"/>
<pin id="669" dir="0" index="15" bw="1" slack="0"/>
<pin id="670" dir="0" index="16" bw="1" slack="0"/>
<pin id="671" dir="0" index="17" bw="4" slack="0"/>
<pin id="672" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_5_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="0" index="2" bw="1" slack="0"/>
<pin id="695" dir="0" index="3" bw="1" slack="0"/>
<pin id="696" dir="0" index="4" bw="1" slack="0"/>
<pin id="697" dir="0" index="5" bw="1" slack="0"/>
<pin id="698" dir="0" index="6" bw="1" slack="0"/>
<pin id="699" dir="0" index="7" bw="1" slack="0"/>
<pin id="700" dir="0" index="8" bw="1" slack="0"/>
<pin id="701" dir="0" index="9" bw="1" slack="0"/>
<pin id="702" dir="0" index="10" bw="1" slack="0"/>
<pin id="703" dir="0" index="11" bw="1" slack="0"/>
<pin id="704" dir="0" index="12" bw="1" slack="0"/>
<pin id="705" dir="0" index="13" bw="1" slack="0"/>
<pin id="706" dir="0" index="14" bw="1" slack="0"/>
<pin id="707" dir="0" index="15" bw="1" slack="0"/>
<pin id="708" dir="0" index="16" bw="1" slack="0"/>
<pin id="709" dir="0" index="17" bw="4" slack="0"/>
<pin id="710" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="results_sign_V_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="and_ln300_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="2"/>
<pin id="739" dir="0" index="1" bw="1" slack="5"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="xor_ln307_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="5"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln307/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="results_sign_V_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="5"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_V_2/6 "/>
</bind>
</comp>

<comp id="751" class="1004" name="xor_ln311_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="2"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln311/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="results_sign_V_3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_V_3/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="results_sign_V_4_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V_4/6 "/>
</bind>
</comp>

<comp id="770" class="1004" name="B_squared_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="15" slack="0"/>
<pin id="772" dir="0" index="1" bw="30" slack="0"/>
<pin id="773" dir="0" index="2" bw="5" slack="0"/>
<pin id="774" dir="0" index="3" bw="6" slack="0"/>
<pin id="775" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared/7 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln818_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="15" slack="0"/>
<pin id="781" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/7 "/>
</bind>
</comp>

<comp id="783" class="1004" name="t1_V_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="29" slack="0"/>
<pin id="785" dir="0" index="1" bw="30" slack="0"/>
<pin id="786" dir="0" index="2" bw="1" slack="0"/>
<pin id="787" dir="0" index="3" bw="6" slack="0"/>
<pin id="788" dir="1" index="4" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t1_V/7 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln1271_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="22" slack="3"/>
<pin id="795" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/7 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sext_ln1273_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="23" slack="0"/>
<pin id="798" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/7 "/>
</bind>
</comp>

<comp id="800" class="1004" name="r_V_2_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="23" slack="0"/>
<pin id="802" dir="0" index="1" bw="22" slack="0"/>
<pin id="803" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="rhs_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="22" slack="0"/>
<pin id="808" dir="0" index="1" bw="45" slack="0"/>
<pin id="809" dir="0" index="2" bw="6" slack="0"/>
<pin id="810" dir="0" index="3" bw="7" slack="0"/>
<pin id="811" dir="1" index="4" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_1/7 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sext_ln1273_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="15" slack="0"/>
<pin id="818" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/7 "/>
</bind>
</comp>

<comp id="820" class="1004" name="Mx_V_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="4"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="0" index="2" bw="29" slack="6"/>
<pin id="824" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_1/10 "/>
</bind>
</comp>

<comp id="826" class="1004" name="rhs_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="14" slack="0"/>
<pin id="828" dir="0" index="1" bw="30" slack="0"/>
<pin id="829" dir="0" index="2" bw="6" slack="0"/>
<pin id="830" dir="0" index="3" bw="6" slack="0"/>
<pin id="831" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_2/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln813_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="29" slack="3"/>
<pin id="837" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/10 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln813_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="22" slack="3"/>
<pin id="840" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/10 "/>
</bind>
</comp>

<comp id="841" class="1004" name="ret_V_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="29" slack="0"/>
<pin id="843" dir="0" index="1" bw="22" slack="0"/>
<pin id="844" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sext_ln1347_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="14" slack="0"/>
<pin id="849" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/10 "/>
</bind>
</comp>

<comp id="851" class="1004" name="ret_V_2_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="30" slack="0"/>
<pin id="853" dir="0" index="1" bw="14" slack="0"/>
<pin id="854" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/10 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln1270_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="30" slack="0"/>
<pin id="859" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/10 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln1273_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="29" slack="0"/>
<pin id="863" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/10 "/>
</bind>
</comp>

<comp id="865" class="1004" name="r_V_6_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="30" slack="0"/>
<pin id="867" dir="0" index="1" bw="29" slack="0"/>
<pin id="868" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/10 "/>
</bind>
</comp>

<comp id="871" class="1004" name="result_V_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="29" slack="0"/>
<pin id="873" dir="0" index="1" bw="58" slack="0"/>
<pin id="874" dir="0" index="2" bw="6" slack="0"/>
<pin id="875" dir="0" index="3" bw="7" slack="0"/>
<pin id="876" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/10 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_2_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="0"/>
<pin id="883" dir="0" index="1" bw="58" slack="0"/>
<pin id="884" dir="0" index="2" bw="7" slack="0"/>
<pin id="885" dir="0" index="3" bw="7" slack="0"/>
<pin id="886" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_3_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="13" slack="0"/>
<pin id="893" dir="0" index="1" bw="58" slack="0"/>
<pin id="894" dir="0" index="2" bw="6" slack="0"/>
<pin id="895" dir="0" index="3" bw="7" slack="0"/>
<pin id="896" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="901" class="1004" name="Ex_V_4_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="5"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="0" index="2" bw="8" slack="7"/>
<pin id="905" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_V_4/11 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln186_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/11 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_Result_23_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="0"/>
<pin id="913" dir="0" index="1" bw="16" slack="1"/>
<pin id="914" dir="0" index="2" bw="16" slack="0"/>
<pin id="915" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_23/11 "/>
</bind>
</comp>

<comp id="918" class="1004" name="p_Result_24_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="0" index="1" bw="13" slack="1"/>
<pin id="921" dir="0" index="2" bw="19" slack="0"/>
<pin id="922" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_24/11 "/>
</bind>
</comp>

<comp id="925" class="1004" name="p_Result_25_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="0"/>
<pin id="928" dir="0" index="2" bw="6" slack="0"/>
<pin id="929" dir="0" index="3" bw="1" slack="0"/>
<pin id="930" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25/11 "/>
</bind>
</comp>

<comp id="935" class="1004" name="c_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="0" index="1" bw="32" slack="0"/>
<pin id="938" dir="0" index="2" bw="1" slack="0"/>
<pin id="939" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c/11 "/>
</bind>
</comp>

<comp id="943" class="1004" name="p_Result_26_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="0" index="2" bw="6" slack="0"/>
<pin id="947" dir="0" index="3" bw="1" slack="0"/>
<pin id="948" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_26/11 "/>
</bind>
</comp>

<comp id="953" class="1004" name="c_2_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="0"/>
<pin id="956" dir="0" index="2" bw="1" slack="0"/>
<pin id="957" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_2/11 "/>
</bind>
</comp>

<comp id="961" class="1004" name="zext_ln1488_1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="29" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/11 "/>
</bind>
</comp>

<comp id="964" class="1004" name="shl_ln1454_1_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="29" slack="0"/>
<pin id="966" dir="0" index="1" bw="32" slack="0"/>
<pin id="967" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_1/11 "/>
</bind>
</comp>

<comp id="970" class="1004" name="r_V_9_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V_9/11 "/>
</bind>
</comp>

<comp id="974" class="1004" name="icmp_ln321_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="0" index="1" bw="6" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln321/11 "/>
</bind>
</comp>

<comp id="980" class="1004" name="add_ln319_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="0" index="1" bw="6" slack="0"/>
<pin id="983" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln319/11 "/>
</bind>
</comp>

<comp id="986" class="1004" name="zext_ln1488_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="28" slack="0"/>
<pin id="988" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/11 "/>
</bind>
</comp>

<comp id="990" class="1004" name="shl_ln1454_2_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="28" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="0"/>
<pin id="993" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_2/11 "/>
</bind>
</comp>

<comp id="996" class="1004" name="shift_1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="0" index="2" bw="32" slack="0"/>
<pin id="1000" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_1/11 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="add_ln329_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="8" slack="0"/>
<pin id="1007" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/11 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sext_ln329_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="9" slack="0"/>
<pin id="1012" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/11 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="newexp_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="9" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="0"/>
<pin id="1017" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/11 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_10_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="32" slack="0"/>
<pin id="1023" dir="0" index="2" bw="6" slack="0"/>
<pin id="1024" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="icmp_ln1653_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="29" slack="1"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/11 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="or_ln335_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln335/11 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_8_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="23" slack="0"/>
<pin id="1041" dir="0" index="1" bw="32" slack="0"/>
<pin id="1042" dir="0" index="2" bw="4" slack="0"/>
<pin id="1043" dir="0" index="3" bw="6" slack="0"/>
<pin id="1044" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_9_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="23" slack="0"/>
<pin id="1051" dir="0" index="1" bw="32" slack="0"/>
<pin id="1052" dir="0" index="2" bw="4" slack="0"/>
<pin id="1053" dir="0" index="3" bw="6" slack="0"/>
<pin id="1054" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="select_ln321_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="23" slack="0"/>
<pin id="1062" dir="0" index="2" bw="23" slack="0"/>
<pin id="1063" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321/11 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="empty_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="0"/>
<pin id="1069" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/11 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="select_ln288_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="10"/>
<pin id="1073" dir="0" index="1" bw="8" slack="0"/>
<pin id="1074" dir="0" index="2" bw="1" slack="0"/>
<pin id="1075" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln288/11 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="select_ln311_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="7"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="0" index="2" bw="1" slack="0"/>
<pin id="1082" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311/11 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="or_ln311_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="7"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln311/11 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="results_exp_V_1_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="8" slack="0"/>
<pin id="1093" dir="0" index="2" bw="8" slack="0"/>
<pin id="1094" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V_1/11 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="results_exp_V_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="5"/>
<pin id="1100" dir="0" index="1" bw="8" slack="0"/>
<pin id="1101" dir="0" index="2" bw="8" slack="0"/>
<pin id="1102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V/11 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="and_ln300_1_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="7"/>
<pin id="1107" dir="0" index="1" bw="1" slack="10"/>
<pin id="1108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300_1/11 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="xor_ln300_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln300/11 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="select_ln300_3_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="0" index="2" bw="1" slack="0"/>
<pin id="1119" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_3/11 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="or_ln300_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="5"/>
<pin id="1125" dir="0" index="1" bw="1" slack="7"/>
<pin id="1126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/11 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="select_ln300_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130" dir="0" index="2" bw="23" slack="0"/>
<pin id="1131" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300/11 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="results_sig_V_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="23" slack="0"/>
<pin id="1138" dir="0" index="2" bw="23" slack="0"/>
<pin id="1139" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sig_V/11 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="p_Result_28_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="0"/>
<pin id="1145" dir="0" index="1" bw="1" slack="5"/>
<pin id="1146" dir="0" index="2" bw="8" slack="0"/>
<pin id="1147" dir="0" index="3" bw="23" slack="0"/>
<pin id="1148" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_28/11 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="bitcast_ln356_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="0"/>
<pin id="1154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln356/11 "/>
</bind>
</comp>

<comp id="1156" class="1007" name="grp_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="15" slack="0"/>
<pin id="1158" dir="0" index="1" bw="15" slack="0"/>
<pin id="1159" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="1163" class="1007" name="grp_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="15" slack="0"/>
<pin id="1165" dir="0" index="1" bw="15" slack="0"/>
<pin id="1166" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/7 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="do_cos_read_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="5"/>
<pin id="1172" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="do_cos_read "/>
</bind>
</comp>

<comp id="1178" class="1005" name="p_Result_17_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="5"/>
<pin id="1180" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="din_exp_V_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="3"/>
<pin id="1186" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="din_exp_V "/>
</bind>
</comp>

<comp id="1191" class="1005" name="closepath_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="2"/>
<pin id="1193" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1198" class="1005" name="p_Result_18_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="23" slack="2"/>
<pin id="1200" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="ref_4oPi_table_100_V_addr_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="4" slack="1"/>
<pin id="1205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_100_V_addr "/>
</bind>
</comp>

<comp id="1208" class="1005" name="trunc_ln628_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="4" slack="1"/>
<pin id="1210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="icmp_ln1019_1_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="5"/>
<pin id="1215" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln1019_1 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="Med_V_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="80" slack="1"/>
<pin id="1221" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1224" class="1005" name="k_V_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="3" slack="1"/>
<pin id="1226" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="1229" class="1005" name="Mx_bits_V_3_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="58" slack="1"/>
<pin id="1231" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V_3 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="Mx_zeros_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="6" slack="1"/>
<pin id="1236" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Mx_zeros "/>
</bind>
</comp>

<comp id="1240" class="1005" name="k_V_1_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="3" slack="2"/>
<pin id="1242" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="k_V_1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="Mx_V_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="29" slack="6"/>
<pin id="1248" dir="1" index="1" bw="29" slack="6"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1251" class="1005" name="Ex_V_3_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="8" slack="7"/>
<pin id="1253" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="Ex_V_3 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="B_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="22" slack="3"/>
<pin id="1258" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="1261" class="1005" name="tmp_1_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="7" slack="2"/>
<pin id="1263" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="zext_ln1271_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="30" slack="1"/>
<pin id="1268" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="icmp_ln1019_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="2"/>
<pin id="1274" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="icmp_ln1019_2_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="2"/>
<pin id="1280" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1019_2 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="cos_basis_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="4"/>
<pin id="1288" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1292" class="1005" name="second_order_float_sin_cos_K0_V_addr_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="1"/>
<pin id="1294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K0_V_addr "/>
</bind>
</comp>

<comp id="1297" class="1005" name="second_order_float_sin_cos_K1_V_addr_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="8" slack="1"/>
<pin id="1299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K1_V_addr "/>
</bind>
</comp>

<comp id="1302" class="1005" name="second_order_float_sin_cos_K2_V_addr_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="1"/>
<pin id="1304" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K2_V_addr "/>
</bind>
</comp>

<comp id="1307" class="1005" name="and_ln300_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="5"/>
<pin id="1309" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="and_ln300 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="results_sign_V_4_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="5"/>
<pin id="1315" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="results_sign_V_4 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="zext_ln818_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="30" slack="1"/>
<pin id="1320" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln818 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="t1_V_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="29" slack="3"/>
<pin id="1325" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="t1_V "/>
</bind>
</comp>

<comp id="1328" class="1005" name="rhs_1_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="22" slack="3"/>
<pin id="1330" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="sext_ln1273_1_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="30" slack="1"/>
<pin id="1335" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_1 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="result_V_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="29" slack="1"/>
<pin id="1340" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1344" class="1005" name="tmp_2_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="16" slack="1"/>
<pin id="1346" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="tmp_3_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="13" slack="1"/>
<pin id="1351" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="180"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="182" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="240" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="240" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="252" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="240" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="252" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="266" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="276" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="282" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="303"><net_src comp="290" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="308"><net_src comp="282" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="262" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="322"><net_src comp="195" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="56" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="345" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="60" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="62" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="345" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="370" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="66" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="350" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="383" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="350" pin="4"/><net_sink comp="395" pin=2"/></net>

<net id="409"><net_src comp="68" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="395" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="70" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="403" pin="4"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="427"><net_src comp="76" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="413" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="78" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="436"><net_src comp="80" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="421" pin="4"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="82" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="50" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="84" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="86" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="88" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="483"><net_src comp="476" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="68" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="479" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="70" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="72" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="498"><net_src comp="460" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="473" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="90" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="494" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="36" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="92" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="500" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="504" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="500" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="484" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="526" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="530" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="526" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="504" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="534" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="540" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="546" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="94" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="546" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="96" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="98" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="574"><net_src comp="100" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="546" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="36" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="102" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="581"><net_src comp="568" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="86" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="104" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="604"><net_src comp="106" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="605"><net_src comp="108" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="606"><net_src comp="50" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="607"><net_src comp="50" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="608"><net_src comp="108" pin="0"/><net_sink comp="592" pin=4"/></net>

<net id="609"><net_src comp="108" pin="0"/><net_sink comp="592" pin=5"/></net>

<net id="610"><net_src comp="50" pin="0"/><net_sink comp="592" pin=6"/></net>

<net id="611"><net_src comp="50" pin="0"/><net_sink comp="592" pin=7"/></net>

<net id="612"><net_src comp="108" pin="0"/><net_sink comp="592" pin=8"/></net>

<net id="617"><net_src comp="592" pin="10"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="50" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="613" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="625"><net_src comp="592" pin="10"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="592" pin="10"/><net_sink comp="626" pin=1"/></net>

<net id="632"><net_src comp="613" pin="2"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="110" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="626" pin="3"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="633" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="646"><net_src comp="640" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="652"><net_src comp="112" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="673"><net_src comp="114" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="674"><net_src comp="108" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="675"><net_src comp="108" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="676"><net_src comp="108" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="677"><net_src comp="50" pin="0"/><net_sink comp="653" pin=4"/></net>

<net id="678"><net_src comp="50" pin="0"/><net_sink comp="653" pin=5"/></net>

<net id="679"><net_src comp="50" pin="0"/><net_sink comp="653" pin=6"/></net>

<net id="680"><net_src comp="50" pin="0"/><net_sink comp="653" pin=7"/></net>

<net id="681"><net_src comp="108" pin="0"/><net_sink comp="653" pin=8"/></net>

<net id="682"><net_src comp="108" pin="0"/><net_sink comp="653" pin=9"/></net>

<net id="683"><net_src comp="50" pin="0"/><net_sink comp="653" pin=10"/></net>

<net id="684"><net_src comp="50" pin="0"/><net_sink comp="653" pin=11"/></net>

<net id="685"><net_src comp="50" pin="0"/><net_sink comp="653" pin=12"/></net>

<net id="686"><net_src comp="50" pin="0"/><net_sink comp="653" pin=13"/></net>

<net id="687"><net_src comp="108" pin="0"/><net_sink comp="653" pin=14"/></net>

<net id="688"><net_src comp="108" pin="0"/><net_sink comp="653" pin=15"/></net>

<net id="689"><net_src comp="108" pin="0"/><net_sink comp="653" pin=16"/></net>

<net id="690"><net_src comp="647" pin="3"/><net_sink comp="653" pin=17"/></net>

<net id="711"><net_src comp="114" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="712"><net_src comp="108" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="713"><net_src comp="108" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="714"><net_src comp="50" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="715"><net_src comp="108" pin="0"/><net_sink comp="691" pin=4"/></net>

<net id="716"><net_src comp="50" pin="0"/><net_sink comp="691" pin=5"/></net>

<net id="717"><net_src comp="50" pin="0"/><net_sink comp="691" pin=6"/></net>

<net id="718"><net_src comp="108" pin="0"/><net_sink comp="691" pin=7"/></net>

<net id="719"><net_src comp="50" pin="0"/><net_sink comp="691" pin=8"/></net>

<net id="720"><net_src comp="50" pin="0"/><net_sink comp="691" pin=9"/></net>

<net id="721"><net_src comp="108" pin="0"/><net_sink comp="691" pin=10"/></net>

<net id="722"><net_src comp="50" pin="0"/><net_sink comp="691" pin=11"/></net>

<net id="723"><net_src comp="50" pin="0"/><net_sink comp="691" pin=12"/></net>

<net id="724"><net_src comp="108" pin="0"/><net_sink comp="691" pin=13"/></net>

<net id="725"><net_src comp="50" pin="0"/><net_sink comp="691" pin=14"/></net>

<net id="726"><net_src comp="108" pin="0"/><net_sink comp="691" pin=15"/></net>

<net id="727"><net_src comp="108" pin="0"/><net_sink comp="691" pin=16"/></net>

<net id="728"><net_src comp="647" pin="3"/><net_sink comp="691" pin=17"/></net>

<net id="734"><net_src comp="619" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="653" pin="18"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="691" pin="18"/><net_sink comp="729" pin=2"/></net>

<net id="745"><net_src comp="50" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="50" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="729" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="751" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="737" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="746" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="756" pin="2"/><net_sink comp="762" pin=2"/></net>

<net id="776"><net_src comp="116" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="118" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="778"><net_src comp="70" pin="0"/><net_sink comp="770" pin=3"/></net>

<net id="782"><net_src comp="770" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="789"><net_src comp="120" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="208" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="122" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="70" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="799"><net_src comp="221" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="793" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="812"><net_src comp="124" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="800" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="814"><net_src comp="22" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="815"><net_src comp="126" pin="0"/><net_sink comp="806" pin=3"/></net>

<net id="819"><net_src comp="234" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="128" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="832"><net_src comp="130" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="132" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="834"><net_src comp="70" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="845"><net_src comp="835" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="826" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="841" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="847" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="820" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="869"><net_src comp="857" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="861" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="877"><net_src comp="68" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="865" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="879"><net_src comp="70" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="880"><net_src comp="72" pin="0"/><net_sink comp="871" pin=3"/></net>

<net id="887"><net_src comp="134" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="865" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="889"><net_src comp="136" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="890"><net_src comp="72" pin="0"/><net_sink comp="881" pin=3"/></net>

<net id="897"><net_src comp="138" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="865" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="899"><net_src comp="70" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="900"><net_src comp="140" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="906"><net_src comp="86" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="901" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="150" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="152" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="923"><net_src comp="154" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="156" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="931"><net_src comp="158" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="911" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="18" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="934"><net_src comp="78" pin="0"/><net_sink comp="925" pin=3"/></net>

<net id="940"><net_src comp="82" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="925" pin="4"/><net_sink comp="935" pin=1"/></net>

<net id="942"><net_src comp="50" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="949"><net_src comp="158" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="918" pin="3"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="18" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="952"><net_src comp="78" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="958"><net_src comp="82" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="943" pin="4"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="50" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="968"><net_src comp="961" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="935" pin="3"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="964" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="935" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="132" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="953" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="132" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="989"><net_src comp="970" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="994"><net_src comp="986" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="953" pin="3"/><net_sink comp="990" pin=1"/></net>

<net id="1001"><net_src comp="974" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="980" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="935" pin="3"/><net_sink comp="996" pin=2"/></net>

<net id="1008"><net_src comp="907" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="160" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1013"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="996" pin="3"/><net_sink comp="1014" pin=1"/></net>

<net id="1025"><net_src comp="16" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="18" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1032"><net_src comp="162" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1037"><net_src comp="1020" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1028" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1045"><net_src comp="164" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="990" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1047"><net_src comp="166" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1048"><net_src comp="168" pin="0"/><net_sink comp="1039" pin=3"/></net>

<net id="1055"><net_src comp="164" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="964" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1057"><net_src comp="166" pin="0"/><net_sink comp="1049" pin=2"/></net>

<net id="1058"><net_src comp="168" pin="0"/><net_sink comp="1049" pin=3"/></net>

<net id="1064"><net_src comp="974" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1039" pin="4"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="1049" pin="4"/><net_sink comp="1059" pin=2"/></net>

<net id="1070"><net_src comp="1014" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1076"><net_src comp="170" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1077"><net_src comp="86" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1083"><net_src comp="104" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1084"><net_src comp="86" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1089"><net_src comp="1033" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="1085" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="1078" pin="3"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="1067" pin="1"/><net_sink comp="1090" pin=2"/></net>

<net id="1103"><net_src comp="1071" pin="3"/><net_sink comp="1098" pin=1"/></net>

<net id="1104"><net_src comp="1090" pin="3"/><net_sink comp="1098" pin=2"/></net>

<net id="1113"><net_src comp="1105" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="50" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1120"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="172" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="40" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1132"><net_src comp="1033" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="40" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1134"><net_src comp="1059" pin="3"/><net_sink comp="1127" pin=2"/></net>

<net id="1140"><net_src comp="1123" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1141"><net_src comp="1115" pin="3"/><net_sink comp="1135" pin=1"/></net>

<net id="1142"><net_src comp="1127" pin="3"/><net_sink comp="1135" pin=2"/></net>

<net id="1149"><net_src comp="174" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1150"><net_src comp="1098" pin="3"/><net_sink comp="1143" pin=2"/></net>

<net id="1151"><net_src comp="1135" pin="3"/><net_sink comp="1143" pin=3"/></net>

<net id="1155"><net_src comp="1143" pin="4"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="578" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="578" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1162"><net_src comp="1156" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="1167"><net_src comp="779" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="816" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1169"><net_src comp="1163" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="1173"><net_src comp="176" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1176"><net_src comp="1170" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1177"><net_src comp="1170" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1181"><net_src comp="244" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1187"><net_src comp="252" pin="4"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1190"><net_src comp="1184" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1194"><net_src comp="266" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1197"><net_src comp="1191" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1201"><net_src comp="272" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1206"><net_src comp="188" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1211"><net_src comp="305" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1216"><net_src comp="309" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1222"><net_src comp="324" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1227"><net_src comp="360" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1232"><net_src comp="395" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1237"><net_src comp="451" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1243"><net_src comp="467" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="592" pin=9"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="1249"><net_src comp="484" pin="4"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="820" pin=2"/></net>

<net id="1254"><net_src comp="494" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="901" pin=2"/></net>

<net id="1259"><net_src comp="554" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1264"><net_src comp="558" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="1269"><net_src comp="578" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1275"><net_src comp="582" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1281"><net_src comp="587" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1284"><net_src comp="1278" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1285"><net_src comp="1278" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1289"><net_src comp="619" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1295"><net_src comp="201" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1300"><net_src comp="214" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1305"><net_src comp="227" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1310"><net_src comp="737" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1316"><net_src comp="762" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1321"><net_src comp="779" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1326"><net_src comp="783" pin="4"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1331"><net_src comp="806" pin="4"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1336"><net_src comp="816" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1341"><net_src comp="871" pin="4"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1347"><net_src comp="881" pin="4"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1352"><net_src comp="891" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="918" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sin_or_cos<float> : t_in | {1 }
	Port: sin_or_cos<float> : do_cos | {1 }
	Port: sin_or_cos<float> : ref_4oPi_table_100_V | {1 2 }
	Port: sin_or_cos<float> : second_order_float_sin_cos_K0_V | {6 7 }
	Port: sin_or_cos<float> : second_order_float_sin_cos_K1_V | {6 7 }
	Port: sin_or_cos<float> : second_order_float_sin_cos_K2_V | {6 7 }
  - Chain level:
	State 1
		p_Result_17 : 1
		din_exp_V : 1
		din_sig_V : 1
		closepath : 2
		p_Result_18 : 1
		add_ln214 : 2
		addr_V : 3
		lshr_ln : 4
		zext_ln541_1 : 5
		ref_4oPi_table_100_V_addr : 6
		table_100_V : 7
		trunc_ln628 : 4
		icmp_ln1019_1 : 2
	State 2
		r_V_8 : 1
		Med_V : 2
	State 3
		zext_ln1494 : 1
		ret_V : 2
		Mx_bits_V : 3
		k_V : 3
		tmp : 3
		p_Result_s : 4
		Mx_bits_V_1 : 4
		Mx_bits_V_3 : 4
		tmp_6 : 5
		p_Result_20 : 6
		p_Result_2 : 7
		p_Result_21 : 8
		sext_ln1198 : 9
		op_assign : 10
		Mx_zeros : 11
	State 4
		select_ln482 : 1
		r : 1
		Mx_V : 2
		Ex_V_3 : 2
		sext_ln1535 : 3
		isNeg : 3
		sub_ln1512 : 4
		ush : 5
		sext_ln1512 : 6
		zext_ln1488 : 3
		lshr_ln1488 : 7
		shl_ln1454 : 7
		select_ln1513 : 8
		B : 9
		tmp_1 : 9
		B_trunc : 9
		zext_ln1271 : 10
		r_V : 11
	State 5
	State 6
		xor_ln271 : 1
		cos_basis : 1
		sin_basis : 1
		p_Result_22 : 2
		zext_ln541 : 3
		second_order_float_sin_cos_K0_V_addr : 4
		second_order_float_sin_cos_K0_V_load : 5
		second_order_float_sin_cos_K1_V_addr : 4
		second_order_float_sin_cos_K1_V_load : 5
		second_order_float_sin_cos_K2_V_addr : 4
		second_order_float_sin_cos_K2_V_load : 5
		tmp_4 : 1
		tmp_5 : 1
		results_sign_V : 2
		results_sign_V_3 : 3
		results_sign_V_4 : 3
	State 7
		B_squared : 1
		zext_ln818 : 2
		t1_V : 1
		sext_ln1273 : 1
		r_V_2 : 2
		rhs_1 : 3
		sext_ln1273_1 : 1
		r_V_4 : 3
	State 8
	State 9
	State 10
		rhs_2 : 1
		ret_V_1 : 1
		sext_ln1347 : 2
		ret_V_2 : 3
		sext_ln1270 : 4
		zext_ln1273 : 1
		r_V_6 : 5
		result_V : 6
		tmp_2 : 6
		tmp_3 : 6
	State 11
		sext_ln186 : 1
		p_Result_25 : 1
		c : 2
		p_Result_26 : 1
		c_2 : 2
		shl_ln1454_1 : 3
		r_V_9 : 4
		icmp_ln321 : 3
		add_ln319 : 3
		zext_ln1488_2 : 5
		shl_ln1454_2 : 6
		shift_1 : 4
		add_ln329 : 2
		sext_ln329 : 3
		newexp : 5
		tmp_10 : 6
		or_ln335 : 7
		tmp_8 : 7
		tmp_9 : 4
		select_ln321 : 8
		empty : 6
		or_ln311 : 7
		results_exp_V_1 : 7
		results_exp_V : 8
		select_ln300 : 9
		results_sig_V : 10
		p_Result_28 : 9
		bitcast_ln356 : 10
		ret_ln316 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       r_V_8_fu_318      |    0    |    0    |   325   |
|          |         r_fu_479        |    0    |    0    |   166   |
|    shl   |    shl_ln1454_fu_540    |    0    |    0    |    74   |
|          |   shl_ln1454_1_fu_964   |    0    |    0    |    96   |
|          |   shl_ln1454_2_fu_990   |    0    |    0    |    96   |
|----------|-------------------------|---------|---------|---------|
|          |      addr_V_fu_282      |    0    |    0    |    8    |
|          |    Mx_bits_V_3_fu_395   |    0    |    0    |    57   |
|          |   select_ln482_fu_460   |    0    |    0    |    8    |
|          |       k_V_1_fu_467      |    0    |    0    |    3    |
|          |        ush_fu_518       |    0    |    0    |    9    |
|          |   select_ln1513_fu_546  |    0    |    0    |    32   |
|          |     cos_basis_fu_619    |    0    |    0    |    2    |
|          |     sin_basis_fu_626    |    0    |    0    |    2    |
|          |  results_sign_V_fu_729  |    0    |    0    |    2    |
|          | results_sign_V_4_fu_762 |    0    |    0    |    2    |
|  select  |      Mx_V_1_fu_820      |    0    |    0    |    29   |
|          |      Ex_V_4_fu_901      |    0    |    0    |    8    |
|          |      shift_1_fu_996     |    0    |    0    |    32   |
|          |   select_ln321_fu_1059  |    0    |    0    |    22   |
|          |   select_ln288_fu_1071  |    0    |    0    |    8    |
|          |   select_ln311_fu_1078  |    0    |    0    |    2    |
|          | results_exp_V_1_fu_1090 |    0    |    0    |    8    |
|          |  results_exp_V_fu_1098  |    0    |    0    |    8    |
|          |  select_ln300_3_fu_1115 |    0    |    0    |    2    |
|          |   select_ln300_fu_1127  |    0    |    0    |    22   |
|          |  results_sig_V_fu_1135  |    0    |    0    |    22   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_592      |    0    |    0    |    43   |
|    mux   |       tmp_4_fu_653      |    0    |    0    |    65   |
|          |       tmp_5_fu_691      |    0    |    0    |    65   |
|----------|-------------------------|---------|---------|---------|
|          |       ret_V_fu_345      |    5    |    0    |    90   |
|          |       r_V_2_fu_800      |    2    |    0    |    31   |
|    mul   |       r_V_6_fu_865      |    3    |    0    |    25   |
|          |       grp_fu_1156       |    1    |    0    |    0    |
|          |       grp_fu_1163       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln214_fu_276    |    0    |    0    |    15   |
|          |       Ex_V_fu_455       |    0    |    0    |    15   |
|    add   |      ret_V_1_fu_841     |    0    |    0    |    29   |
|          |      ret_V_2_fu_851     |    0    |    0    |    30   |
|          |     add_ln319_fu_980    |    0    |    0    |    39   |
|          |    add_ln329_fu_1004    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |    Mx_bits_V_1_fu_389   |    0    |    0    |    65   |
|    sub   |      Ex_V_3_fu_494      |    0    |    0    |    15   |
|          |    sub_ln1512_fu_512    |    0    |    0    |    15   |
|          |      newexp_fu_1014     |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|          |     closepath_fu_266    |    0    |    0    |    11   |
|          |   icmp_ln1019_1_fu_309  |    0    |    0    |    16   |
|   icmp   |    icmp_ln1019_fu_582   |    0    |    0    |    11   |
|          |   icmp_ln1019_2_fu_587  |    0    |    0    |    11   |
|          |    icmp_ln321_fu_974    |    0    |    0    |    20   |
|          |   icmp_ln1653_fu_1028   |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |    lshr_ln1488_fu_534   |    0    |    0    |    74   |
|----------|-------------------------|---------|---------|---------|
|          |    xor_ln1027_fu_378    |    0    |    0    |    2    |
|          |     xor_ln271_fu_613    |    0    |    0    |    2    |
|    xor   |     xor_ln307_fu_741    |    0    |    0    |    2    |
|          |     xor_ln311_fu_751    |    0    |    0    |    2    |
|          |    xor_ln300_fu_1109    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_s_fu_383    |    0    |    0    |    2    |
|          |     and_ln300_fu_737    |    0    |    0    |    2    |
|    and   | results_sign_V_2_fu_746 |    0    |    0    |    2    |
|          | results_sign_V_3_fu_756 |    0    |    0    |    2    |
|          |   and_ln300_1_fu_1105   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln335_fu_1033    |    0    |    0    |    2    |
|    or    |     or_ln311_fu_1085    |    0    |    0    |    2    |
|          |     or_ln300_fu_1123    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   | do_cos_read_read_fu_176 |    0    |    0    |    0    |
|          |  t_in_read_read_fu_182  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_17_fu_244   |    0    |    0    |    0    |
| bitselect|        tmp_fu_370       |    0    |    0    |    0    |
|          |       isNeg_fu_504      |    0    |    0    |    0    |
|          |      tmp_10_fu_1020     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_exp_V_fu_252    |    0    |    0    |    0    |
|          |      lshr_ln_fu_290     |    0    |    0    |    0    |
|          |       Med_V_fu_324      |    0    |    0    |    0    |
|          |     Mx_bits_V_fu_350    |    0    |    0    |    0    |
|          |        k_V_fu_360       |    0    |    0    |    0    |
|          |       tmp_6_fu_403      |    0    |    0    |    0    |
|          |    p_Result_2_fu_421    |    0    |    0    |    0    |
|          |       Mx_V_fu_484       |    0    |    0    |    0    |
|          |       tmp_1_fu_558      |    0    |    0    |    0    |
|          |      B_trunc_fu_568     |    0    |    0    |    0    |
|partselect|     B_squared_fu_770    |    0    |    0    |    0    |
|          |       t1_V_fu_783       |    0    |    0    |    0    |
|          |       rhs_1_fu_806      |    0    |    0    |    0    |
|          |       rhs_2_fu_826      |    0    |    0    |    0    |
|          |     result_V_fu_871     |    0    |    0    |    0    |
|          |       tmp_2_fu_881      |    0    |    0    |    0    |
|          |       tmp_3_fu_891      |    0    |    0    |    0    |
|          |    p_Result_25_fu_925   |    0    |    0    |    0    |
|          |    p_Result_26_fu_943   |    0    |    0    |    0    |
|          |      tmp_8_fu_1039      |    0    |    0    |    0    |
|          |      tmp_9_fu_1049      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_sig_V_fu_262    |    0    |    0    |    0    |
|          |    p_Result_18_fu_272   |    0    |    0    |    0    |
|          |    trunc_ln628_fu_305   |    0    |    0    |    0    |
|   trunc  |     Mx_zeros_fu_451     |    0    |    0    |    0    |
|          |         B_fu_554        |    0    |    0    |    0    |
|          |       r_V_9_fu_970      |    0    |    0    |    0    |
|          |      empty_fu_1067      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   zext_ln541_1_fu_300   |    0    |    0    |    0    |
|          |    zext_ln930_fu_315    |    0    |    0    |    0    |
|          |    zext_ln1494_fu_341   |    0    |    0    |    0    |
|          |    zext_ln841_fu_473    |    0    |    0    |    0    |
|          |    zext_ln1454_fu_476   |    0    |    0    |    0    |
|          |    zext_ln1488_fu_530   |    0    |    0    |    0    |
|   zext   |    zext_ln1271_fu_578   |    0    |    0    |    0    |
|          |    zext_ln541_fu_640    |    0    |    0    |    0    |
|          |    zext_ln818_fu_779    |    0    |    0    |    0    |
|          |   zext_ln1271_1_fu_793  |    0    |    0    |    0    |
|          |    zext_ln1273_fu_861   |    0    |    0    |    0    |
|          |   zext_ln1488_1_fu_961  |    0    |    0    |    0    |
|          |   zext_ln1488_2_fu_986  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_19_fu_334   |    0    |    0    |    0    |
|          |    p_Result_20_fu_413   |    0    |    0    |    0    |
|          |    p_Result_21_fu_431   |    0    |    0    |    0    |
|bitconcatenate|    p_Result_22_fu_633   |    0    |    0    |    0    |
|          |    p_Result_27_fu_647   |    0    |    0    |    0    |
|          |    p_Result_23_fu_911   |    0    |    0    |    0    |
|          |    p_Result_24_fu_918   |    0    |    0    |    0    |
|          |   p_Result_28_fu_1143   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1198_fu_439   |    0    |    0    |    0    |
|          |    sext_ln1535_fu_500   |    0    |    0    |    0    |
|          |    sext_ln1512_fu_526   |    0    |    0    |    0    |
|          |    sext_ln1273_fu_796   |    0    |    0    |    0    |
|          |   sext_ln1273_1_fu_816  |    0    |    0    |    0    |
|   sext   |    sext_ln813_fu_835    |    0    |    0    |    0    |
|          |   sext_ln813_1_fu_838   |    0    |    0    |    0    |
|          |    sext_ln1347_fu_847   |    0    |    0    |    0    |
|          |    sext_ln1270_fu_857   |    0    |    0    |    0    |
|          |    sext_ln186_fu_907    |    0    |    0    |    0    |
|          |    sext_ln329_fu_1010   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     op_assign_fu_443    |    0    |    0    |    0    |
|   cttz   |         c_fu_935        |    0    |    0    |    0    |
|          |        c_2_fu_953       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    12   |    0    |   1828  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|                  B_reg_1256                 |   22   |
|               Ex_V_3_reg_1251               |    8   |
|                Med_V_reg_1219               |   80   |
|                Mx_V_reg_1246                |   29   |
|             Mx_bits_V_3_reg_1229            |   58   |
|              Mx_zeros_reg_1234              |    6   |
|              and_ln300_reg_1307             |    1   |
|              closepath_reg_1191             |    1   |
|              cos_basis_reg_1286             |    1   |
|              din_exp_V_reg_1184             |    8   |
|             do_cos_read_reg_1170            |    1   |
|            icmp_ln1019_1_reg_1213           |    1   |
|            icmp_ln1019_2_reg_1278           |    1   |
|             icmp_ln1019_reg_1272            |    1   |
|                k_V_1_reg_1240               |    3   |
|                 k_V_reg_1224                |    3   |
|             p_Result_17_reg_1178            |    1   |
|             p_Result_18_reg_1198            |   23   |
|      ref_4oPi_table_100_V_addr_reg_1203     |    4   |
|              result_V_reg_1338              |   29   |
|          results_sign_V_4_reg_1313          |    1   |
|                rhs_1_reg_1328               |   22   |
|second_order_float_sin_cos_K0_V_addr_reg_1292|    8   |
|second_order_float_sin_cos_K1_V_addr_reg_1297|    8   |
|second_order_float_sin_cos_K2_V_addr_reg_1302|    8   |
|            sext_ln1273_1_reg_1333           |   30   |
|                t1_V_reg_1323                |   29   |
|                tmp_1_reg_1261               |    7   |
|                tmp_2_reg_1344               |   16   |
|                tmp_3_reg_1349               |   13   |
|             trunc_ln628_reg_1208            |    4   |
|             zext_ln1271_reg_1266            |   30   |
|             zext_ln818_reg_1318             |   30   |
+---------------------------------------------+--------+
|                    Total                    |   487  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_195 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_221 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_234 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1156    |  p0  |   2  |  15  |   30   ||    9    |
|    grp_fu_1156    |  p1  |   2  |  15  |   30   ||    9    |
|    grp_fu_1163    |  p0  |   2  |  15  |   30   ||    9    |
|    grp_fu_1163    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |  1828  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   487  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    3   |   487  |  1900  |
+-----------+--------+--------+--------+--------+
