INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micro/Vivado EE316/Lab 4/Lab 4.srcs/sources_1/new/7seg_lookup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexTo7Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micro/Vivado EE316/Lab 4/Lab 4.srcs/sources_1/new/clk_div_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micro/Vivado EE316/Lab 4/Lab 4.srcs/sources_1/new/time_multiplexing_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_multiplexing_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micro/Vivado EE316/Lab 4/Lab 4.srcs/sources_1/new/time_mux_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_mux_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micro/Vivado EE316/Lab 4/Lab 4.srcs/sim_1/new/tb_time_multiplexing_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_time_multiplexing_main
