--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ram.twx ram.ncd -o ram.twr ram.pcf

Design file:              ram.ncd
Physical constraint file: ram.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    2.685(R)|      SLOW  |    0.114(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<0>  |    4.784(R)|      SLOW  |    0.082(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<1>  |    4.763(R)|      SLOW  |    0.395(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<2>  |    4.913(R)|      SLOW  |    0.442(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<3>  |    4.759(R)|      SLOW  |    0.361(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<4>  |    3.771(R)|      SLOW  |    0.562(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<5>  |    3.639(R)|      SLOW  |    0.665(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<6>  |    3.977(R)|      SLOW  |    0.348(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<7>  |    4.290(R)|      SLOW  |    0.417(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<0>  |    2.417(R)|      SLOW  |    0.477(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<1>  |    1.905(R)|      SLOW  |    0.406(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<2>  |    1.805(R)|      SLOW  |    0.368(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<3>  |    1.437(R)|      SLOW  |    0.337(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<4>  |    1.634(R)|      SLOW  |    0.486(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<5>  |    1.979(R)|      SLOW  |    0.703(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<6>  |    2.099(R)|      SLOW  |    0.614(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<7>  |    2.795(R)|      SLOW  |    0.576(R)|      SLOW  |Clk_BUFGP         |   0.000|
oe          |    0.715(R)|      FAST  |    0.366(R)|      SLOW  |Clk_BUFGP         |   0.000|
write_en    |    3.889(R)|      SLOW  |   -0.021(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
databus<0>  |         9.557(R)|      SLOW  |         3.751(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<1>  |         8.819(R)|      SLOW  |         3.918(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<2>  |         9.302(R)|      SLOW  |         3.750(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<3>  |         8.979(R)|      SLOW  |         4.012(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<4>  |         8.895(R)|      SLOW  |         3.733(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<5>  |         9.663(R)|      SLOW  |         4.087(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<6>  |         8.972(R)|      SLOW  |         4.285(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<7>  |         9.160(R)|      SLOW  |         4.269(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<0> |         6.495(R)|      SLOW  |         3.281(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<1> |         6.683(R)|      SLOW  |         3.443(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<2> |         6.683(R)|      SLOW  |         3.443(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<3> |         6.495(R)|      SLOW  |         3.281(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<4> |         6.512(R)|      SLOW  |         3.313(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<5> |         6.697(R)|      SLOW  |         3.431(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<6> |         6.537(R)|      SLOW  |         3.335(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<7> |         6.697(R)|      SLOW  |         3.431(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.443|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 19 18:24:55 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



