DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "data_fifo_512_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_data_fifo_512"
elements [
]
mwi 0
uid 7750,0
)
(Instance
name "muxin_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_muxin"
elements [
]
mwi 0
uid 8466,0
)
(Instance
name "muxin_2"
duLibraryName "ddrif2_lib"
duName "ddrif2_muxin"
elements [
]
mwi 0
uid 8516,0
)
(Instance
name "rag_in_2"
duLibraryName "ddrif2_lib"
duName "ddrif2_rag_in"
elements [
]
mwi 0
uid 10687,0
)
(Instance
name "rag_in_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_rag_in"
elements [
]
mwi 0
uid 10725,0
)
(Instance
name "rx_fifo_2"
duLibraryName "ddrif2_lib"
duName "ddrif2_rx_fifo"
elements [
]
mwi 0
uid 10863,0
)
(Instance
name "rx_fifo_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_rx_fifo"
elements [
]
mwi 0
uid 10933,0
)
(Instance
name "rx_mux_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_rx_mux"
elements [
]
mwi 0
uid 11015,0
)
(Instance
name "wag_out_2"
duLibraryName "ddrif2_lib"
duName "ddrif2_wag_out"
elements [
]
mwi 0
uid 11303,0
)
(Instance
name "wag_out_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_wag_out"
elements [
]
mwi 0
uid 11333,0
)
(Instance
name "data_fifo_512_2"
duLibraryName "ddrif2_lib"
duName "ddrif2_data_fifo_512"
elements [
]
mwi 0
uid 11731,0
)
(Instance
name "rag_out_512_2"
duLibraryName "ddrif2_lib"
duName "ddrif2_rag_out_512"
elements [
]
mwi 0
uid 11765,0
)
(Instance
name "ddr_mux_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_ddr_mux"
elements [
]
mwi 0
uid 12029,0
)
(Instance
name "wag_in_2"
duLibraryName "ddrif2_lib"
duName "ddrif2_wag_in"
elements [
]
mwi 0
uid 12197,0
)
(Instance
name "wag_in_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_wag_in"
elements [
]
mwi 0
uid 12239,0
)
(Instance
name "rx_proc_if_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_rx_proc_if"
elements [
]
mwi 0
uid 12311,0
)
(Instance
name "rag_out_3_512_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_rag_out_3_512"
elements [
]
mwi 0
uid 12412,0
)
(Instance
name "tx_proc_if_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_tx_proc_if"
elements [
]
mwi 0
uid 12546,0
)
(Instance
name "rx_pcie_if_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_rx_pcie_if"
elements [
]
mwi 0
uid 12685,0
)
(Instance
name "tx_pcie_if_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_tx_pcie_if"
elements [
]
mwi 0
uid 12751,0
)
(Instance
name "if_sel_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_if_sel"
elements [
]
mwi 0
uid 12878,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\DDRIF2\\ddrif2_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\DDRIF2\\ddrif2_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\DDRIF2\\ddrif2_lib\\hds\\ddrif2\\scm.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\DDRIF2\\ddrif2_lib\\hds\\ddrif2\\scm.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\DDRIF2\\ddrif2_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "scm"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\DDRIF2\\ddrif2_lib\\hds\\ddrif2"
)
(vvPair
variable "d_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\DDRIF2\\ddrif2_lib\\hds\\ddrif2"
)
(vvPair
variable "date"
value "13/06/2023"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "ddrif2"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "scm.bd"
)
(vvPair
variable "f_logical"
value "scm.bd"
)
(vvPair
variable "f_noext"
value "scm"
)
(vvPair
variable "graphical_source_author"
value "droogm"
)
(vvPair
variable "graphical_source_date"
value "06/13/23"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "16:17:32"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT17"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ddrif2_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/DDRIF2/ddrif2_lib/designcheck"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/DDRIF2/ddrif2_lib/work"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "ddrif2"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "June"
)
(vvPair
variable "p"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\DDRIF2\\ddrif2_lib\\hds\\ddrif2\\scm.bd"
)
(vvPair
variable "p_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\DDRIF2\\ddrif2_lib\\hds\\ddrif2\\scm.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fdas"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "scm"
)
(vvPair
variable "this_file_logical"
value "scm"
)
(vvPair
variable "time"
value "16:17:33"
)
(vvPair
variable "unit"
value "ddrif2"
)
(vvPair
variable "user"
value "droogm"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "scm"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,98600,84000,104000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "67200,100800,77200,101800"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 5400
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,77000,88000,82400"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "84200,79200,87200,80200"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 5400
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,87800,84000,93200"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "67200,90000,77200,91000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5400
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,87800,67000,93200"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "63200,90000,65300,91000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 5400
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,82400,104000,104000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "84200,82600,102300,100600"
st "
Issue 1: Initial Issue
Issue 2: Added DDR and PCIE resets, 
            and static signals to DDR Controller
Issue 3: Added clk_pcie to ddrif2_if_sel
Issue 4: PCIe Interface now 512-bit data for 
             Intel Agilex
Issue 5: Added support to allow three 
             DDRIF2 modules to act in unison
             to provide an effective 1536-bit 
            data interface to CONV and HSUM
Issue 6: The RX_FIFO now supports 64 loactions
             with an effective 
            WaitRequestAllowance of 48.
            The RX_PCIE_IF now only 
            qualifies WRITE data on the 
            DMA_RD_WRITE



"
tm "CommentText"
wrapOption 3
visibleHeight 21600
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "88000,77000,104000,82400"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "88200,79200,90000,80200"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 5400
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,77000,84000,87800"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "70050,81900,76950,82900"
st "
Covnetics Limited
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 10800
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,93200,67000,98600"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "63200,95400,65300,96400"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 5400
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,98600,67000,104000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "63200,100800,65900,101800"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 5400
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,93200,84000,98600"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "67200,95400,75300,96400"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 5400
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "63000,77000,104000,104000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoIn
uid 119,0
shape (CompositeShape
uid 120,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 121,0
sl 0
ro 270
xt "1000,-61375,2500,-60625"
)
(Line
uid 122,0
sl 0
ro 270
xt "2500,-61000,3000,-61000"
pts [
"2500,-61000"
"3000,-61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 124,0
va (VaSet
)
xt "-6500,-61500,0,-60500"
st "rd_dma_address"
ju 2
blo "0,-60700"
tm "WireNameMgr"
)
)
)
*13 (PortIoIn
uid 125,0
shape (CompositeShape
uid 126,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 127,0
sl 0
ro 270
xt "1000,-60375,2500,-59625"
)
(Line
uid 128,0
sl 0
ro 270
xt "2500,-60000,3000,-60000"
pts [
"2500,-60000"
"3000,-60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 129,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 130,0
va (VaSet
)
xt "-7300,-60500,0,-59500"
st "rd_dma_write_data"
ju 2
blo "0,-59700"
tm "WireNameMgr"
)
)
)
*14 (PortIoIn
uid 131,0
shape (CompositeShape
uid 132,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 133,0
sl 0
ro 270
xt "1000,-59375,2500,-58625"
)
(Line
uid 134,0
sl 0
ro 270
xt "2500,-59000,3000,-59000"
pts [
"2500,-59000"
"3000,-59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 135,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "-7700,-59500,0,-58500"
st "rd_dma_burst_count"
ju 2
blo "0,-58700"
tm "WireNameMgr"
)
)
)
*15 (PortIoIn
uid 137,0
shape (CompositeShape
uid 138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 139,0
sl 0
ro 270
xt "1000,-58375,2500,-57625"
)
(Line
uid 140,0
sl 0
ro 270
xt "2500,-58000,3000,-58000"
pts [
"2500,-58000"
"3000,-58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 141,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 142,0
va (VaSet
)
xt "-6400,-58500,0,-57500"
st "rd_dma_byte_en"
ju 2
blo "0,-57700"
tm "WireNameMgr"
)
)
)
*16 (PortIoIn
uid 143,0
shape (CompositeShape
uid 144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 145,0
sl 0
ro 270
xt "1000,-56375,2500,-55625"
)
(Line
uid 146,0
sl 0
ro 270
xt "2500,-56000,3000,-56000"
pts [
"2500,-56000"
"3000,-56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 147,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148,0
va (VaSet
)
xt "-5500,-56500,0,-55500"
st "rd_dma_write"
ju 2
blo "0,-55700"
tm "WireNameMgr"
)
)
)
*17 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "1000,-53375,2500,-52625"
)
(Line
uid 152,0
sl 0
ro 270
xt "2500,-53000,3000,-53000"
pts [
"2500,-53000"
"3000,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "-3200,-53500,0,-52500"
st "clk_pcie"
ju 2
blo "0,-52700"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 163,0
decl (Decl
n "rd_dma_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
suid 2,0
)
declText (MLText
uid 164,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-37600,-18000,-36800"
st "rd_dma_address             : std_logic_vector(31 DOWNTO 0)"
)
)
*19 (Net
uid 173,0
decl (Decl
n "rd_dma_write_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 18
suid 4,0
)
declText (MLText
uid 174,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-34400,-17500,-33600"
st "rd_dma_write_data          : std_logic_vector(511 DOWNTO 0)"
)
)
*20 (Net
uid 183,0
decl (Decl
n "rd_dma_burst_count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 15
suid 6,0
)
declText (MLText
uid 184,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-36800,-18500,-36000"
st "rd_dma_burst_count         : std_logic_vector(3 DOWNTO 0)"
)
)
*21 (Net
uid 193,0
decl (Decl
n "rd_dma_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 16
suid 8,0
)
declText (MLText
uid 194,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-36000,-18000,-35200"
st "rd_dma_byte_en             : std_logic_vector(63 DOWNTO 0)"
)
)
*22 (PortIoOut
uid 195,0
shape (CompositeShape
uid 196,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 197,0
sl 0
ro 90
xt "1000,-57375,2500,-56625"
)
(Line
uid 198,0
sl 0
ro 90
xt "2500,-57000,3000,-57000"
pts [
"3000,-57000"
"2500,-57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 199,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 200,0
va (VaSet
)
xt "-8100,-57500,0,-56500"
st "rd_dma_wait_request"
ju 2
blo "0,-56700"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 209,0
decl (Decl
n "rd_dma_wait_request"
t "std_logic"
o 35
suid 10,0
)
declText (MLText
uid 210,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-18400,-28500,-17600"
st "rd_dma_wait_request        : std_logic"
)
)
*24 (Net
uid 219,0
decl (Decl
n "rd_dma_write"
t "std_logic"
o 17
suid 12,0
)
declText (MLText
uid 220,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-35200,-28500,-34400"
st "rd_dma_write               : std_logic"
)
)
*25 (Net
uid 229,0
decl (Decl
n "clk_pcie"
t "std_logic"
o 7
suid 14,0
)
declText (MLText
uid 230,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-48000,-28500,-47200"
st "clk_pcie                   : std_logic"
)
)
*26 (PortIoIn
uid 231,0
shape (CompositeShape
uid 232,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 233,0
sl 0
ro 270
xt "3000,-27375,4500,-26625"
)
(Line
uid 234,0
sl 0
ro 270
xt "4500,-27000,5000,-27000"
pts [
"4500,-27000"
"5000,-27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 235,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 236,0
va (VaSet
)
xt "-1700,-27500,2000,-26500"
st "rst_sys_n"
ju 2
blo "2000,-26700"
tm "WireNameMgr"
)
)
)
*27 (PortIoIn
uid 257,0
shape (CompositeShape
uid 258,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 259,0
sl 0
ro 270
xt "3000,-28375,4500,-27625"
)
(Line
uid 260,0
sl 0
ro 270
xt "4500,-28000,5000,-28000"
pts [
"4500,-28000"
"5000,-28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 261,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 262,0
va (VaSet
)
xt "-1000,-28500,2000,-27500"
st "clk_sys"
ju 2
blo "2000,-27700"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 263,0
shape (CompositeShape
uid 264,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 265,0
sl 0
ro 270
xt "3000,-32375,4500,-31625"
)
(Line
uid 266,0
sl 0
ro 270
xt "4500,-32000,5000,-32000"
pts [
"4500,-32000"
"5000,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 267,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 268,0
va (VaSet
)
xt "-3100,-32500,2000,-31500"
st "ddr_wr_addr"
ju 2
blo "2000,-31700"
tm "WireNameMgr"
)
)
)
*29 (PortIoIn
uid 269,0
shape (CompositeShape
uid 270,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 271,0
sl 0
ro 270
xt "3000,-31375,4500,-30625"
)
(Line
uid 272,0
sl 0
ro 270
xt "4500,-31000,5000,-31000"
pts [
"4500,-31000"
"5000,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 273,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 274,0
va (VaSet
)
xt "-3000,-31500,2000,-30500"
st "ddr_wr_data"
ju 2
blo "2000,-30700"
tm "WireNameMgr"
)
)
)
*30 (PortIoIn
uid 275,0
shape (CompositeShape
uid 276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 277,0
sl 0
ro 270
xt "3000,-29375,4500,-28625"
)
(Line
uid 278,0
sl 0
ro 270
xt "4500,-29000,5000,-29000"
pts [
"4500,-29000"
"5000,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 279,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280,0
va (VaSet
)
xt "-2000,-29500,2000,-28500"
st "ddr_wr_en"
ju 2
blo "2000,-28700"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 321,0
decl (Decl
n "ddr_wr_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
suid 22,0
)
declText (MLText
uid 322,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-43200,-18000,-42400"
st "ddr_wr_addr                : std_logic_vector(31 DOWNTO 0)"
)
)
*32 (Net
uid 331,0
decl (Decl
n "ddr_wr_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 12
suid 24,0
)
declText (MLText
uid 332,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-42400,-17500,-41600"
st "ddr_wr_data                : std_logic_vector(511 DOWNTO 0)"
)
)
*33 (Net
uid 341,0
decl (Decl
n "ddr_wr_en"
t "std_logic"
o 13
suid 26,0
)
declText (MLText
uid 342,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-41600,-28500,-40800"
st "ddr_wr_en                  : std_logic"
)
)
*34 (PortIoOut
uid 343,0
shape (CompositeShape
uid 344,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 345,0
sl 0
ro 90
xt "3000,-30375,4500,-29625"
)
(Line
uid 346,0
sl 0
ro 90
xt "4500,-30000,5000,-30000"
pts [
"5000,-30000"
"4500,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 347,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 348,0
va (VaSet
)
xt "-5900,-30500,2000,-29500"
st "ddr_wr_wait_request"
ju 2
blo "2000,-29700"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 357,0
decl (Decl
n "ddr_wr_wait_request"
t "std_logic"
o 34
suid 28,0
)
declText (MLText
uid 358,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-20800,-28500,-20000"
st "ddr_wr_wait_request        : std_logic"
)
)
*36 (Net
uid 367,0
decl (Decl
n "clk_sys"
t "std_logic"
o 8
suid 30,0
)
declText (MLText
uid 368,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-47200,-28500,-46400"
st "clk_sys                    : std_logic"
)
)
*37 (PortIoIn
uid 417,0
shape (CompositeShape
uid 418,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 419,0
sl 0
ro 270
xt "6000,17625,7500,18375"
)
(Line
uid 420,0
sl 0
ro 270
xt "7500,18000,8000,18000"
pts [
"7500,18000"
"8000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 421,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 422,0
va (VaSet
)
xt "-500,17500,5000,18500"
st "wr_dma_read"
ju 2
blo "5000,18300"
tm "WireNameMgr"
)
)
)
*38 (PortIoIn
uid 423,0
shape (CompositeShape
uid 424,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 425,0
sl 0
ro 270
xt "6000,18625,7500,19375"
)
(Line
uid 426,0
sl 0
ro 270
xt "7500,19000,8000,19000"
pts [
"7500,19000"
"8000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 427,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 428,0
va (VaSet
)
xt "-1700,18500,5000,19500"
st "wr_dma_address"
ju 2
blo "5000,19300"
tm "WireNameMgr"
)
)
)
*39 (PortIoIn
uid 429,0
shape (CompositeShape
uid 430,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 431,0
sl 0
ro 270
xt "6000,20625,7500,21375"
)
(Line
uid 432,0
sl 0
ro 270
xt "7500,21000,8000,21000"
pts [
"7500,21000"
"8000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 433,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 434,0
va (VaSet
)
xt "-2900,20500,5000,21500"
st "wr_dma_burst_count"
ju 2
blo "5000,21300"
tm "WireNameMgr"
)
)
)
*40 (PortIoOut
uid 435,0
shape (CompositeShape
uid 436,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 437,0
sl 0
ro 90
xt "6000,19625,7500,20375"
)
(Line
uid 438,0
sl 0
ro 90
xt "7500,20000,8000,20000"
pts [
"8000,20000"
"7500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 439,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
)
xt "-2300,19500,5000,20500"
st "wr_dma_read_data"
ju 2
blo "5000,20300"
tm "WireNameMgr"
)
)
)
*41 (PortIoOut
uid 441,0
shape (CompositeShape
uid 442,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 443,0
sl 0
ro 90
xt "6000,21625,7500,22375"
)
(Line
uid 444,0
sl 0
ro 90
xt "7500,22000,8000,22000"
pts [
"8000,22000"
"7500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 445,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 446,0
va (VaSet
)
xt "-4700,21500,5000,22500"
st "wr_dma_read_data_valid"
ju 2
blo "5000,22300"
tm "WireNameMgr"
)
)
)
*42 (PortIoOut
uid 447,0
shape (CompositeShape
uid 448,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 449,0
sl 0
ro 90
xt "6000,22625,7500,23375"
)
(Line
uid 450,0
sl 0
ro 90
xt "7500,23000,8000,23000"
pts [
"8000,23000"
"7500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 451,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 452,0
va (VaSet
)
xt "-3300,22500,5000,23500"
st "wr_dma_wait_request"
ju 2
blo "5000,23300"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 461,0
decl (Decl
n "wr_dma_read"
t "std_logic"
o 24
suid 32,0
)
declText (MLText
uid 462,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-29600,-28500,-28800"
st "wr_dma_read                : std_logic"
)
)
*44 (Net
uid 471,0
decl (Decl
n "wr_dma_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 22
suid 34,0
)
declText (MLText
uid 472,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-31200,-18000,-30400"
st "wr_dma_address             : std_logic_vector(31 DOWNTO 0)"
)
)
*45 (Net
uid 481,0
decl (Decl
n "wr_dma_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 36
suid 36,0
)
declText (MLText
uid 482,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-17600,-17500,-16800"
st "wr_dma_read_data           : std_logic_vector(511 DOWNTO 0)"
)
)
*46 (Net
uid 491,0
decl (Decl
n "wr_dma_burst_count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 23
suid 38,0
)
declText (MLText
uid 492,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-30400,-18500,-29600"
st "wr_dma_burst_count         : std_logic_vector(3 DOWNTO 0)"
)
)
*47 (Net
uid 501,0
decl (Decl
n "wr_dma_read_data_valid"
t "std_logic"
o 37
suid 40,0
)
declText (MLText
uid 502,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-16800,-28500,-16000"
st "wr_dma_read_data_valid     : std_logic"
)
)
*48 (Net
uid 511,0
decl (Decl
n "wr_dma_wait_request"
t "std_logic"
o 38
suid 42,0
)
declText (MLText
uid 512,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-16000,-28500,-15200"
st "wr_dma_wait_request        : std_logic"
)
)
*49 (PortIoIn
uid 551,0
shape (CompositeShape
uid 552,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 553,0
sl 0
ro 270
xt "10000,58625,11500,59375"
)
(Line
uid 554,0
sl 0
ro 270
xt "11500,59000,12000,59000"
pts [
"11500,59000"
"12000,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 555,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 556,0
va (VaSet
)
xt "5200,58500,9000,59500"
st "ddr_rd_en"
ju 2
blo "9000,59300"
tm "WireNameMgr"
)
)
)
*50 (PortIoIn
uid 557,0
shape (CompositeShape
uid 558,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 559,0
sl 0
ro 270
xt "10000,59625,11500,60375"
)
(Line
uid 560,0
sl 0
ro 270
xt "11500,60000,12000,60000"
pts [
"11500,60000"
"12000,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 561,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 562,0
va (VaSet
)
xt "4100,59500,9000,60500"
st "ddr_rd_addr"
ju 2
blo "9000,60300"
tm "WireNameMgr"
)
)
)
*51 (PortIoOut
uid 563,0
shape (CompositeShape
uid 564,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 565,0
sl 0
ro 90
xt "10000,60625,11500,61375"
)
(Line
uid 566,0
sl 0
ro 90
xt "11500,61000,12000,61000"
pts [
"12000,61000"
"11500,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 567,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 568,0
va (VaSet
)
xt "4200,60500,9000,61500"
st "ddr_rd_data"
ju 2
blo "9000,61300"
tm "WireNameMgr"
)
)
)
*52 (PortIoOut
uid 569,0
shape (CompositeShape
uid 570,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 571,0
sl 0
ro 90
xt "10000,61625,11500,62375"
)
(Line
uid 572,0
sl 0
ro 90
xt "11500,62000,12000,62000"
pts [
"12000,62000"
"11500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 573,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 574,0
va (VaSet
)
xt "2200,61500,9000,62500"
st "ddr_rd_data_valid"
ju 2
blo "9000,62300"
tm "WireNameMgr"
)
)
)
*53 (PortIoOut
uid 575,0
shape (CompositeShape
uid 576,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 577,0
sl 0
ro 90
xt "10000,62625,11500,63375"
)
(Line
uid 578,0
sl 0
ro 90
xt "11500,63000,12000,63000"
pts [
"12000,63000"
"11500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 579,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
va (VaSet
)
xt "1300,62500,9000,63500"
st "ddr_rd_wait_request"
ju 2
blo "9000,63300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 605,0
decl (Decl
n "ddr_rd_en"
t "std_logic"
o 10
suid 46,0
)
declText (MLText
uid 606,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-44000,-28500,-43200"
st "ddr_rd_en                  : std_logic"
)
)
*55 (Net
uid 627,0
decl (Decl
n "ddr_rd_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
suid 51,0
)
declText (MLText
uid 628,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-44800,-18000,-44000"
st "ddr_rd_addr                : std_logic_vector(31 DOWNTO 0)"
)
)
*56 (PortIoIn
uid 707,0
shape (CompositeShape
uid 708,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 709,0
sl 0
ro 90
xt "207500,2625,209000,3375"
)
(Line
uid 710,0
sl 0
ro 90
xt "207000,3000,207500,3000"
pts [
"207500,3000"
"207000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 711,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 712,0
va (VaSet
)
xt "210000,2500,212900,3500"
st "clk_ddr"
blo "210000,3300"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 721,0
decl (Decl
n "clk_ddr"
t "std_logic"
o 6
suid 54,0
)
declText (MLText
uid 722,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-48800,-28500,-48000"
st "clk_ddr                    : std_logic"
)
)
*58 (Net
uid 1461,0
decl (Decl
n "wcode_rx_pcie_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 92
suid 86,0
)
declText (MLText
uid 1462,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,28200,-15000,29000"
st "signal wcode_rx_pcie_s            : std_logic_vector(5 DOWNTO 0)"
)
)
*59 (Net
uid 1463,0
decl (Decl
n "rcode_rx_pcie_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 61
suid 87,0
)
declText (MLText
uid 1464,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,3400,-15000,4200"
st "signal rcode_rx_pcie_s            : std_logic_vector(5 DOWNTO 0)"
)
)
*60 (Net
uid 1469,0
decl (Decl
n "waddr_rx_pcie_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 87
suid 90,0
)
declText (MLText
uid 1470,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,24200,-15000,25000"
st "signal waddr_rx_pcie_s            : std_logic_vector(5 DOWNTO 0)"
)
)
*61 (Net
uid 1581,0
decl (Decl
n "fifo_ready_rx_pcie_s"
t "std_logic"
o 52
suid 100,0
)
declText (MLText
uid 1582,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-3800,-24500,-3000"
st "signal fifo_ready_rx_pcie_s       : std_logic"
)
)
*62 (Net
uid 1855,0
decl (Decl
n "fifo_ready_rx_proc_s"
t "std_logic"
o 53
suid 114,0
)
declText (MLText
uid 1856,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-3000,-24500,-2200"
st "signal fifo_ready_rx_proc_s       : std_logic"
)
)
*63 (Net
uid 1875,0
decl (Decl
n "wcode_rx_proc_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 93
suid 116,0
)
declText (MLText
uid 1876,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,29000,-15000,29800"
st "signal wcode_rx_proc_s            : std_logic_vector(5 DOWNTO 0)"
)
)
*64 (Net
uid 1883,0
decl (Decl
n "rcode_rx_proc_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 62
suid 118,0
)
declText (MLText
uid 1884,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,4200,-15000,5000"
st "signal rcode_rx_proc_s            : std_logic_vector(5 DOWNTO 0)"
)
)
*65 (Net
uid 1899,0
decl (Decl
n "raddr_rx_proc_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 58
suid 122,0
)
declText (MLText
uid 1900,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,1000,-15000,1800"
st "signal raddr_rx_proc_s            : std_logic_vector(5 DOWNTO 0)"
)
)
*66 (Net
uid 3117,0
decl (Decl
n "raddr_tx_proc_data_s"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 60
suid 195,0
)
declText (MLText
uid 3118,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,2600,-15000,3400"
st "signal raddr_tx_proc_data_s       : std_logic_vector(8 DOWNTO 0)"
)
)
*67 (Net
uid 3119,0
decl (Decl
n "valid_data_tx_proc_s"
t "std_logic"
o 80
suid 196,0
)
declText (MLText
uid 3120,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,18600,-24500,19400"
st "signal valid_data_tx_proc_s       : std_logic"
)
)
*68 (Net
uid 3121,0
decl (Decl
n "fifo_full_tx_proc_s"
t "std_logic"
o 51
suid 197,0
)
declText (MLText
uid 3122,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-4600,-24500,-3800"
st "signal fifo_full_tx_proc_s        : std_logic"
)
)
*69 (Net
uid 3123,0
decl (Decl
n "wcode_tx_proc_data_s"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 95
suid 198,0
)
declText (MLText
uid 3124,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,30600,-15000,31400"
st "signal wcode_tx_proc_data_s       : std_logic_vector(8 DOWNTO 0)"
)
)
*70 (Net
uid 3125,0
decl (Decl
n "tx_data_tx_proc_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 78
suid 199,0
)
declText (MLText
uid 3126,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,17000,-14000,17800"
st "signal tx_data_tx_proc_s          : std_logic_vector(511 DOWNTO 0)"
)
)
*71 (PortIoIn
uid 3151,0
shape (CompositeShape
uid 3152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3153,0
sl 0
ro 90
xt "207500,-1375,209000,-625"
)
(Line
uid 3154,0
sl 0
ro 90
xt "207000,-1000,207500,-1000"
pts [
"207500,-1000"
"207000,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3155,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3156,0
va (VaSet
)
xt "210000,-1500,218300,-500"
st "amm_read_data_valid"
blo "210000,-700"
tm "WireNameMgr"
)
)
)
*72 (PortIoIn
uid 3179,0
shape (CompositeShape
uid 3180,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3181,0
sl 0
ro 90
xt "207500,-5375,209000,-4625"
)
(Line
uid 3182,0
sl 0
ro 90
xt "207000,-5000,207500,-5000"
pts [
"207500,-5000"
"207000,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3183,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3184,0
va (VaSet
)
xt "210000,-5500,216300,-4500"
st "amm_read_data"
blo "210000,-4700"
tm "WireNameMgr"
)
)
)
*73 (Net
uid 3193,0
decl (Decl
n "waddr_tx_proc_data_s"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 90
suid 206,0
)
declText (MLText
uid 3194,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,26600,-15000,27400"
st "signal waddr_tx_proc_data_s       : std_logic_vector(8 DOWNTO 0)"
)
)
*74 (Net
uid 3559,0
decl (Decl
n "tx_data_tx_pcie_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 77
suid 230,0
)
declText (MLText
uid 3560,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,16200,-14000,17000"
st "signal tx_data_tx_pcie_s          : std_logic_vector(511 DOWNTO 0)"
)
)
*75 (Net
uid 3561,0
decl (Decl
n "fifo_full_tx_pcie_s"
t "std_logic"
o 50
suid 231,0
)
declText (MLText
uid 3562,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-5400,-24500,-4600"
st "signal fifo_full_tx_pcie_s        : std_logic"
)
)
*76 (Net
uid 3563,0
decl (Decl
n "valid_data_tx_pcie_s"
t "std_logic"
o 79
suid 232,0
)
declText (MLText
uid 3564,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,17800,-24500,18600"
st "signal valid_data_tx_pcie_s       : std_logic"
)
)
*77 (Net
uid 3565,0
decl (Decl
n "wcode_tx_pcie_data_s"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 94
suid 233,0
)
declText (MLText
uid 3566,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,29800,-15000,30600"
st "signal wcode_tx_pcie_data_s       : std_logic_vector(8 DOWNTO 0)"
)
)
*78 (Net
uid 3567,0
decl (Decl
n "raddr_tx_pcie_data_s"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 59
suid 234,0
)
declText (MLText
uid 3568,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,1800,-15000,2600"
st "signal raddr_tx_pcie_data_s       : std_logic_vector(8 DOWNTO 0)"
)
)
*79 (Net
uid 3569,0
decl (Decl
n "waddr_tx_pcie_data_s"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 89
suid 235,0
)
declText (MLText
uid 3570,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,25800,-15000,26600"
st "signal waddr_tx_pcie_data_s       : std_logic_vector(8 DOWNTO 0)"
)
)
*80 (PortIoOut
uid 3703,0
shape (CompositeShape
uid 3704,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3705,0
sl 0
ro 270
xt "207500,-39375,209000,-38625"
)
(Line
uid 3706,0
sl 0
ro 270
xt "207000,-39000,207500,-39000"
pts [
"207000,-39000"
"207500,-39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3707,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3708,0
va (VaSet
)
xt "210000,-39500,216500,-38500"
st "amm_write_data"
blo "210000,-38700"
tm "WireNameMgr"
)
)
)
*81 (Net
uid 3723,0
decl (Decl
n "amm_write_data"
t "std_logic_vector"
b "(511 downto 0)"
o 30
suid 249,0
)
declText (MLText
uid 3724,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-24800,-17500,-24000"
st "amm_write_data             : std_logic_vector(511 downto 0)"
)
)
*82 (PortIoOut
uid 3741,0
shape (CompositeShape
uid 3742,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3743,0
sl 0
ro 270
xt "207500,-37375,209000,-36625"
)
(Line
uid 3744,0
sl 0
ro 270
xt "207000,-37000,207500,-37000"
pts [
"207000,-37000"
"207500,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3745,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3746,0
va (VaSet
)
xt "210000,-37500,214300,-36500"
st "amm_write"
blo "210000,-36700"
tm "WireNameMgr"
)
)
)
*83 (Net
uid 3755,0
decl (Decl
n "amm_write"
t "std_logic"
o 29
suid 253,0
)
declText (MLText
uid 3756,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-25600,-28500,-24800"
st "amm_write                  : std_logic"
)
)
*84 (PortIoOut
uid 3829,0
shape (CompositeShape
uid 3830,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3831,0
sl 0
ro 270
xt "207500,-13375,209000,-12625"
)
(Line
uid 3832,0
sl 0
ro 270
xt "207000,-13000,207500,-13000"
pts [
"207000,-13000"
"207500,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3833,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3834,0
va (VaSet
)
xt "210000,-13500,215700,-12500"
st "amm_address"
blo "210000,-12700"
tm "WireNameMgr"
)
)
)
*85 (Net
uid 3843,0
decl (Decl
n "amm_address"
t "std_logic_vector"
b "(31 downto 0)"
o 25
suid 264,0
)
declText (MLText
uid 3844,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-28800,-18000,-28000"
st "amm_address                : std_logic_vector(31 downto 0)"
)
)
*86 (PortIoOut
uid 3991,0
shape (CompositeShape
uid 3992,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3993,0
sl 0
ro 270
xt "207500,-9375,209000,-8625"
)
(Line
uid 3994,0
sl 0
ro 270
xt "207000,-9000,207500,-9000"
pts [
"207000,-9000"
"207500,-9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3995,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3996,0
va (VaSet
)
xt "210000,-9500,214100,-8500"
st "amm_read"
blo "210000,-8700"
tm "WireNameMgr"
)
)
)
*87 (Net
uid 4013,0
decl (Decl
n "amm_read"
t "std_logic"
o 28
suid 285,0
)
declText (MLText
uid 4014,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-26400,-28500,-25600"
st "amm_read                   : std_logic"
)
)
*88 (Net
uid 5562,0
decl (Decl
n "ddr_rd_data_valid"
t "std_logic"
o 32
suid 288,0
)
declText (MLText
uid 5563,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-22400,-28500,-21600"
st "ddr_rd_data_valid          : std_logic"
)
)
*89 (Net
uid 5564,0
decl (Decl
n "ddr_rd_wait_request"
t "std_logic"
o 33
suid 289,0
)
declText (MLText
uid 5565,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-21600,-28500,-20800"
st "ddr_rd_wait_request        : std_logic"
)
)
*90 (Net
uid 5566,0
decl (Decl
n "ddr_rd_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 31
suid 290,0
)
declText (MLText
uid 5567,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-23200,-17500,-22400"
st "ddr_rd_data                : std_logic_vector(511 DOWNTO 0)"
)
)
*91 (PortIoIn
uid 5665,0
shape (CompositeShape
uid 5666,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5667,0
sl 0
ro 90
xt "207500,-18375,209000,-17625"
)
(Line
uid 5668,0
sl 0
ro 90
xt "207000,-18000,207500,-18000"
pts [
"207500,-18000"
"207000,-18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5669,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5670,0
va (VaSet
)
xt "210000,-18500,217300,-17500"
st "amm_wait_request"
blo "210000,-17700"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 5715,0
decl (Decl
n "amm_wait_request"
t "std_logic"
o 5
suid 292,0
)
declText (MLText
uid 5716,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-49600,-28500,-48800"
st "amm_wait_request           : std_logic"
)
)
*93 (Net
uid 5947,0
decl (Decl
n "write_s"
t "std_logic"
o 100
suid 297,0
)
declText (MLText
uid 5948,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,34600,-24500,35400"
st "signal write_s                    : std_logic"
)
)
*94 (Net
uid 6529,0
decl (Decl
n "raddr_rx_pcie_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 57
suid 307,0
)
declText (MLText
uid 6530,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,200,-15000,1000"
st "signal raddr_rx_pcie_s            : std_logic_vector(5 DOWNTO 0)"
)
)
*95 (Net
uid 6705,0
decl (Decl
n "amm_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 3
suid 310,0
)
declText (MLText
uid 6706,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-51200,-17500,-50400"
st "amm_read_data              : std_logic_vector(511 DOWNTO 0)"
)
)
*96 (Net
uid 6713,0
decl (Decl
n "amm_read_data_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 39
suid 312,0
)
declText (MLText
uid 6714,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-14200,-14000,-13400"
st "signal amm_read_data_s            : std_logic_vector(511 DOWNTO 0)"
)
)
*97 (Net
uid 6721,0
decl (Decl
n "read_write_sel_s"
t "std_logic"
o 66
suid 313,0
)
declText (MLText
uid 6722,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,7400,-24500,8200"
st "signal read_write_sel_s           : std_logic"
)
)
*98 (Net
uid 6723,0
decl (Decl
n "pcie_proc_sel_s"
t "std_logic"
o 55
suid 314,0
)
declText (MLText
uid 6724,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-1400,-24500,-600"
st "signal pcie_proc_sel_s            : std_logic"
)
)
*99 (Net
uid 6727,0
decl (Decl
n "rx_data_pcie_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 69
suid 316,0
)
declText (MLText
uid 6728,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,9800,-14000,10600"
st "signal rx_data_pcie_s             : std_logic_vector(511 DOWNTO 0)"
)
)
*100 (Net
uid 6729,0
decl (Decl
n "rx_addr_pcie_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 67
suid 317,0
)
declText (MLText
uid 6730,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,8200,-14500,9000"
st "signal rx_addr_pcie_s             : std_logic_vector(31 DOWNTO 0)"
)
)
*101 (Net
uid 6731,0
decl (Decl
n "rx_data_proc_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 70
suid 318,0
)
declText (MLText
uid 6732,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,10600,-14000,11400"
st "signal rx_data_proc_s             : std_logic_vector(511 DOWNTO 0)"
)
)
*102 (Net
uid 6733,0
decl (Decl
n "rx_addr_proc_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 68
suid 319,0
)
declText (MLText
uid 6734,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,9000,-14500,9800"
st "signal rx_addr_proc_s             : std_logic_vector(31 DOWNTO 0)"
)
)
*103 (Net
uid 6761,0
decl (Decl
n "waddr_rx_proc_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 88
suid 324,0
)
declText (MLText
uid 6762,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,25000,-15000,25800"
st "signal waddr_rx_proc_s            : std_logic_vector(5 DOWNTO 0)"
)
)
*104 (Net
uid 6775,0
decl (Decl
n "pcie_amm_read_data_valid_s"
t "std_logic"
o 54
suid 326,0
)
declText (MLText
uid 6776,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-2200,-24500,-1400"
st "signal pcie_amm_read_data_valid_s : std_logic"
)
)
*105 (Net
uid 6795,0
decl (Decl
n "proc_amm_read_data_valid_s"
t "std_logic"
o 56
suid 329,0
)
declText (MLText
uid 6796,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-600,-24500,200"
st "signal proc_amm_read_data_valid_s : std_logic"
)
)
*106 (Net
uid 6913,0
decl (Decl
n "amm_read_data_valid"
t "std_logic"
o 4
suid 330,0
)
declText (MLText
uid 6914,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-50400,-28500,-49600"
st "amm_read_data_valid        : std_logic"
)
)
*107 (SaComponent
uid 7750,0
optionalChildren [
*108 (CptPort
uid 7722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7723,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134000,66625,134750,67375"
)
tg (CPTG
uid 7724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7725,0
va (VaSet
)
xt "130200,66500,133000,67500"
st "clk_ddr"
ju 2
blo "133000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 1
suid 9,0
)
)
)
*109 (CptPort
uid 7726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7727,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98250,61625,99000,62375"
)
tg (CPTG
uid 7728,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7729,0
va (VaSet
)
xt "100000,61500,102700,62500"
st "clk_out"
blo "100000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_out"
t "std_logic"
o 2
suid 10,0
)
)
)
*110 (CptPort
uid 7730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7731,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134000,64625,134750,65375"
)
tg (CPTG
uid 7732,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7733,0
va (VaSet
)
xt "128300,64500,133000,65500"
st "ddr_data_in"
ju 2
blo "133000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_data_in"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 3
suid 11,0
)
)
)
*111 (CptPort
uid 7734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7735,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98250,64625,99000,65375"
)
tg (CPTG
uid 7736,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7737,0
va (VaSet
)
xt "100000,64500,105100,65500"
st "ddr_data_out"
blo "100000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_data_out"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 7
suid 12,0
)
)
)
*112 (CptPort
uid 7738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7739,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98250,60625,99000,61375"
)
tg (CPTG
uid 7740,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7741,0
va (VaSet
)
xt "100000,60500,102200,61500"
st "raddr"
blo "100000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "raddr"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 4
suid 13,0
)
)
)
*113 (CptPort
uid 7742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7743,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134000,62625,134750,63375"
)
tg (CPTG
uid 7744,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7745,0
va (VaSet
)
xt "131100,62500,133000,63500"
st "valid"
ju 2
blo "133000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "valid"
t "std_logic"
o 5
suid 14,0
)
)
)
*114 (CptPort
uid 7746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7747,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134000,60625,134750,61375"
)
tg (CPTG
uid 7748,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7749,0
va (VaSet
)
xt "130600,60500,133000,61500"
st "waddr"
ju 2
blo "133000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "waddr"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 6
suid 15,0
)
)
)
]
shape (Rectangle
uid 7751,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "99000,59000,134000,69000"
)
oxt "15000,6000,50000,16000"
ttg (MlTextGroup
uid 7752,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 7753,0
va (VaSet
font "Arial,8,1"
)
xt "109550,63000,113850,64000"
st "ddrif2_lib"
blo "109550,63800"
tm "BdLibraryNameMgr"
)
*116 (Text
uid 7754,0
va (VaSet
font "Arial,8,1"
)
xt "109550,64000,118250,65000"
st "ddrif2_data_fifo_512"
blo "109550,64800"
tm "CptNameMgr"
)
*117 (Text
uid 7755,0
va (VaSet
font "Arial,8,1"
)
xt "109550,65000,116050,66000"
st "data_fifo_512_1"
blo "109550,65800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7756,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7757,0
text (MLText
uid 7758,0
va (VaSet
font "Courier New,8,0"
)
xt "85500,60000,85500,60000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 7759,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "99250,67250,100750,68750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*118 (Net
uid 8282,0
decl (Decl
n "valid_pcie_s"
t "std_logic"
o 81
suid 341,0
)
declText (MLText
uid 8283,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,19400,-24500,20200"
st "signal valid_pcie_s               : std_logic"
)
)
*119 (Net
uid 8326,0
decl (Decl
n "write_data_pcie_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 98
suid 342,0
)
declText (MLText
uid 8327,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,33000,-14000,33800"
st "signal write_data_pcie_s          : std_logic_vector(511 DOWNTO 0)"
)
)
*120 (Net
uid 8336,0
decl (Decl
n "valid_write_pcie_s"
t "std_logic"
o 85
suid 345,0
)
declText (MLText
uid 8337,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,22600,-24500,23400"
st "signal valid_write_pcie_s         : std_logic"
)
)
*121 (Net
uid 8338,0
decl (Decl
n "valid_read_pcie_s"
t "std_logic"
o 83
suid 346,0
)
declText (MLText
uid 8339,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,21000,-24500,21800"
st "signal valid_read_pcie_s          : std_logic"
)
)
*122 (Net
uid 8340,0
decl (Decl
n "write_addr_pcie_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 96
suid 347,0
)
declText (MLText
uid 8341,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,31400,-14500,32200"
st "signal write_addr_pcie_s          : std_logic_vector(31 DOWNTO 0)"
)
)
*123 (Net
uid 8342,0
decl (Decl
n "read_addr_pcie_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 63
suid 348,0
)
declText (MLText
uid 8343,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,5000,-14500,5800"
st "signal read_addr_pcie_s           : std_logic_vector(31 DOWNTO 0)"
)
)
*124 (Net
uid 8392,0
decl (Decl
n "valid_write_proc_s"
t "std_logic"
o 86
suid 350,0
)
declText (MLText
uid 8393,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,23400,-24500,24200"
st "signal valid_write_proc_s         : std_logic"
)
)
*125 (Net
uid 8400,0
decl (Decl
n "write_data_proc_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 99
suid 352,0
)
declText (MLText
uid 8401,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,33800,-14000,34600"
st "signal write_data_proc_s          : std_logic_vector(511 DOWNTO 0)"
)
)
*126 (Net
uid 8408,0
decl (Decl
n "write_addr_proc_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 97
suid 354,0
)
declText (MLText
uid 8409,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,32200,-14500,33000"
st "signal write_addr_proc_s          : std_logic_vector(31 DOWNTO 0)"
)
)
*127 (Net
uid 8416,0
decl (Decl
n "valid_read_proc_s"
t "std_logic"
o 84
suid 356,0
)
declText (MLText
uid 8417,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,21800,-24500,22600"
st "signal valid_read_proc_s          : std_logic"
)
)
*128 (Net
uid 8424,0
decl (Decl
n "read_addr_proc_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 64
suid 358,0
)
declText (MLText
uid 8425,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,5800,-14500,6600"
st "signal read_addr_proc_s           : std_logic_vector(31 DOWNTO 0)"
)
)
*129 (SaComponent
uid 8466,0
optionalChildren [
*130 (CptPort
uid 8426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8427,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "61000,-55375,61750,-54625"
)
tg (CPTG
uid 8428,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8429,0
va (VaSet
)
xt "53600,-55500,60000,-54500"
st "ddr_addr : (31:0)"
ju 2
blo "60000,-54700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 102
suid 11,0
)
)
)
*131 (CptPort
uid 8430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8431,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "61000,-56375,61750,-55625"
)
tg (CPTG
uid 8432,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8433,0
va (VaSet
)
xt "53300,-56500,60000,-55500"
st "ddr_data : (511:0)"
ju 2
blo "60000,-55700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 101
suid 12,0
)
)
)
*132 (CptPort
uid 8434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8435,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "49250,-59375,50000,-58625"
)
tg (CPTG
uid 8436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8437,0
va (VaSet
)
xt "51000,-59500,59500,-58500"
st "write_address : (31:0)"
blo "51000,-58700"
)
)
thePort (LogicalPort
decl (Decl
n "write_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 99
suid 13,0
)
)
)
*133 (CptPort
uid 8438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8439,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "49250,-60375,50000,-59625"
)
tg (CPTG
uid 8440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8441,0
va (VaSet
)
xt "51000,-60500,58600,-59500"
st "write_data : (511:0)"
blo "51000,-59700"
)
)
thePort (LogicalPort
decl (Decl
n "write_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 98
suid 14,0
)
)
)
*134 (CptPort
uid 8442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8443,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "49250,-57375,50000,-56625"
)
tg (CPTG
uid 8444,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8445,0
va (VaSet
)
xt "51000,-57500,59400,-56500"
st "read_address : (31:0)"
blo "51000,-56700"
)
)
thePort (LogicalPort
decl (Decl
n "read_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 99
suid 15,0
)
)
)
*135 (CptPort
uid 8446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8447,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "49250,-61375,50000,-60625"
)
tg (CPTG
uid 8448,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8449,0
va (VaSet
)
xt "51000,-61500,55300,-60500"
st "valid_write"
blo "51000,-60700"
)
)
thePort (LogicalPort
decl (Decl
n "valid_write"
t "std_logic"
o 99
suid 16,0
)
)
)
*136 (CptPort
uid 8450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8451,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "49250,-58375,50000,-57625"
)
tg (CPTG
uid 8452,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8453,0
va (VaSet
)
xt "51000,-58500,55200,-57500"
st "valid_read"
blo "51000,-57700"
)
)
thePort (LogicalPort
decl (Decl
n "valid_read"
t "std_logic"
o 97
suid 17,0
)
)
)
*137 (CptPort
uid 8454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8455,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "61000,-61375,61750,-60625"
)
tg (CPTG
uid 8456,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8457,0
va (VaSet
)
xt "58100,-61500,60000,-60500"
st "valid"
ju 2
blo "60000,-60700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "valid"
t "std_logic"
o 100
suid 18,0
)
)
)
*138 (CptPort
uid 8458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8459,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "61000,-53375,61750,-52625"
)
tg (CPTG
uid 8460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8461,0
va (VaSet
)
xt "56600,-53500,60000,-52500"
st "ddr_read"
ju 2
blo "60000,-52700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_read"
t "std_logic"
o 9
suid 19,0
)
)
)
*139 (CptPort
uid 8462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8463,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "61000,-54375,61750,-53625"
)
tg (CPTG
uid 8464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8465,0
va (VaSet
)
xt "56500,-54500,60000,-53500"
st "ddr_write"
ju 2
blo "60000,-53700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_write"
t "std_logic"
o 10
suid 21,0
)
)
)
]
shape (Rectangle
uid 8467,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,-64000,61000,-50000"
)
oxt "15000,2000,26000,16000"
ttg (MlTextGroup
uid 8468,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
uid 8469,0
va (VaSet
font "Arial,8,1"
)
xt "50150,-54000,54450,-53000"
st "ddrif2_lib"
blo "50150,-53200"
tm "BdLibraryNameMgr"
)
*141 (Text
uid 8470,0
va (VaSet
font "Arial,8,1"
)
xt "50150,-53000,55850,-52000"
st "ddrif2_muxin"
blo "50150,-52200"
tm "CptNameMgr"
)
*142 (Text
uid 8471,0
va (VaSet
font "Arial,8,1"
)
xt "50150,-52000,53650,-51000"
st "muxin_1"
blo "50150,-51200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8472,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8473,0
text (MLText
uid 8474,0
va (VaSet
font "Courier New,8,0"
)
xt "26000,-59000,26000,-59000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8475,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,-51750,51750,-50250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*143 (SaComponent
uid 8516,0
optionalChildren [
*144 (CptPort
uid 8476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8477,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "61000,-27375,61750,-26625"
)
tg (CPTG
uid 8478,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8479,0
va (VaSet
)
xt "53600,-27500,60000,-26500"
st "ddr_addr : (31:0)"
ju 2
blo "60000,-26700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 102
suid 11,0
)
)
)
*145 (CptPort
uid 8480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8481,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "61000,-28375,61750,-27625"
)
tg (CPTG
uid 8482,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8483,0
va (VaSet
)
xt "53300,-28500,60000,-27500"
st "ddr_data : (511:0)"
ju 2
blo "60000,-27700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 101
suid 12,0
)
)
)
*146 (CptPort
uid 8484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8485,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "49250,-31375,50000,-30625"
)
tg (CPTG
uid 8486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8487,0
va (VaSet
)
xt "51000,-31500,59500,-30500"
st "write_address : (31:0)"
blo "51000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "write_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 99
suid 13,0
)
)
)
*147 (CptPort
uid 8488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8489,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "49250,-32375,50000,-31625"
)
tg (CPTG
uid 8490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8491,0
va (VaSet
)
xt "51000,-32500,58600,-31500"
st "write_data : (511:0)"
blo "51000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "write_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 98
suid 14,0
)
)
)
*148 (CptPort
uid 8492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8493,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "49250,-29375,50000,-28625"
)
tg (CPTG
uid 8494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8495,0
va (VaSet
)
xt "51000,-29500,59400,-28500"
st "read_address : (31:0)"
blo "51000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "read_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 99
suid 15,0
)
)
)
*149 (CptPort
uid 8496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8497,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "49250,-33375,50000,-32625"
)
tg (CPTG
uid 8498,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8499,0
va (VaSet
)
xt "51000,-33500,55300,-32500"
st "valid_write"
blo "51000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "valid_write"
t "std_logic"
o 99
suid 16,0
)
)
)
*150 (CptPort
uid 8500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8501,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "49250,-30375,50000,-29625"
)
tg (CPTG
uid 8502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8503,0
va (VaSet
)
xt "51000,-30500,55200,-29500"
st "valid_read"
blo "51000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "valid_read"
t "std_logic"
o 97
suid 17,0
)
)
)
*151 (CptPort
uid 8504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8505,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "61000,-33375,61750,-32625"
)
tg (CPTG
uid 8506,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8507,0
va (VaSet
)
xt "58100,-33500,60000,-32500"
st "valid"
ju 2
blo "60000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "valid"
t "std_logic"
o 100
suid 18,0
)
)
)
*152 (CptPort
uid 8508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8509,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "61000,-25375,61750,-24625"
)
tg (CPTG
uid 8510,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8511,0
va (VaSet
)
xt "56600,-25500,60000,-24500"
st "ddr_read"
ju 2
blo "60000,-24700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_read"
t "std_logic"
o 9
suid 19,0
)
)
)
*153 (CptPort
uid 8512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8513,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "61000,-26375,61750,-25625"
)
tg (CPTG
uid 8514,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8515,0
va (VaSet
)
xt "56500,-26500,60000,-25500"
st "ddr_write"
ju 2
blo "60000,-25700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_write"
t "std_logic"
o 10
suid 21,0
)
)
)
]
shape (Rectangle
uid 8517,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,-36000,61000,-22000"
)
oxt "15000,2000,26000,16000"
ttg (MlTextGroup
uid 8518,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
uid 8519,0
va (VaSet
font "Arial,8,1"
)
xt "50150,-26000,54450,-25000"
st "ddrif2_lib"
blo "50150,-25200"
tm "BdLibraryNameMgr"
)
*155 (Text
uid 8520,0
va (VaSet
font "Arial,8,1"
)
xt "50150,-25000,55850,-24000"
st "ddrif2_muxin"
blo "50150,-24200"
tm "CptNameMgr"
)
*156 (Text
uid 8521,0
va (VaSet
font "Arial,8,1"
)
xt "50150,-24000,53650,-23000"
st "muxin_2"
blo "50150,-23200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8522,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8523,0
text (MLText
uid 8524,0
va (VaSet
font "Courier New,8,0"
)
xt "26000,-31000,26000,-31000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8525,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,-23750,51750,-22250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*157 (Net
uid 8592,0
decl (Decl
n "valid_proc_s"
t "std_logic"
o 82
suid 360,0
)
declText (MLText
uid 8593,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,20200,-24500,21000"
st "signal valid_proc_s               : std_logic"
)
)
*158 (Net
uid 8700,0
decl (Decl
n "ddr_write_pcie_s"
t "std_logic"
o 48
suid 363,0
)
declText (MLText
uid 8701,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-7000,-24500,-6200"
st "signal ddr_write_pcie_s           : std_logic"
)
)
*159 (Net
uid 8702,0
decl (Decl
n "ddr_read_pcie_s"
t "std_logic"
o 46
suid 364,0
)
declText (MLText
uid 8703,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-8600,-24500,-7800"
st "signal ddr_read_pcie_s            : std_logic"
)
)
*160 (Net
uid 8802,0
decl (Decl
n "ddr_data_pcie_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 43
suid 371,0
)
declText (MLText
uid 8803,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-11000,-14000,-10200"
st "signal ddr_data_pcie_s            : std_logic_vector(511 DOWNTO 0)"
)
)
*161 (Net
uid 8804,0
decl (Decl
n "ddr_addr_pcie_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 40
suid 372,0
)
declText (MLText
uid 8805,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-13400,-14500,-12600"
st "signal ddr_addr_pcie_s            : std_logic_vector(31 DOWNTO 0)"
)
)
*162 (Net
uid 8806,0
decl (Decl
n "ddr_data_proc_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 44
suid 373,0
)
declText (MLText
uid 8807,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-10200,-14000,-9400"
st "signal ddr_data_proc_s            : std_logic_vector(511 DOWNTO 0)"
)
)
*163 (Net
uid 8808,0
decl (Decl
n "ddr_addr_proc_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 41
suid 374,0
)
declText (MLText
uid 8809,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-12600,-14500,-11800"
st "signal ddr_addr_proc_s            : std_logic_vector(31 DOWNTO 0)"
)
)
*164 (Net
uid 8810,0
decl (Decl
n "ddr_write_proc_s"
t "std_logic"
o 49
suid 375,0
)
declText (MLText
uid 8811,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-6200,-24500,-5400"
st "signal ddr_write_proc_s           : std_logic"
)
)
*165 (Net
uid 8812,0
decl (Decl
n "ddr_read_proc_s"
t "std_logic"
o 47
suid 376,0
)
declText (MLText
uid 8813,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-7800,-24500,-7000"
st "signal ddr_read_proc_s            : std_logic"
)
)
*166 (Net
uid 8820,0
decl (Decl
n "rx_pcie_req_s"
t "std_logic"
o 71
suid 377,0
)
declText (MLText
uid 8821,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,11400,-24500,12200"
st "signal rx_pcie_req_s              : std_logic"
)
)
*167 (Net
uid 8822,0
decl (Decl
n "rx_proc_req_s"
t "std_logic"
o 72
suid 378,0
)
declText (MLText
uid 8823,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,12200,-24500,13000"
st "signal rx_proc_req_s              : std_logic"
)
)
*168 (Net
uid 8940,0
decl (Decl
n "rx_read_pcie_s"
t "std_logic"
o 73
suid 382,0
)
declText (MLText
uid 8941,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,13000,-24500,13800"
st "signal rx_read_pcie_s             : std_logic"
)
)
*169 (Net
uid 8942,0
decl (Decl
n "rx_write_pcie_s"
t "std_logic"
o 75
suid 383,0
)
declText (MLText
uid 8943,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,14600,-24500,15400"
st "signal rx_write_pcie_s            : std_logic"
)
)
*170 (Net
uid 8960,0
decl (Decl
n "rx_write_proc_s"
t "std_logic"
o 76
suid 386,0
)
declText (MLText
uid 8961,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,15400,-24500,16200"
st "signal rx_write_proc_s            : std_logic"
)
)
*171 (Net
uid 8962,0
decl (Decl
n "rx_read_proc_s"
t "std_logic"
o 74
suid 387,0
)
declText (MLText
uid 8963,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,13800,-24500,14600"
st "signal rx_read_proc_s             : std_logic"
)
)
*172 (Net
uid 9230,0
decl (Decl
n "ddr_data_s"
t "std_logic_vector"
b "(511 downto 0)"
o 45
suid 388,0
)
declText (MLText
uid 9231,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-9400,-14000,-8600"
st "signal ddr_data_s                 : std_logic_vector(511 downto 0)"
)
)
*173 (Net
uid 9232,0
decl (Decl
n "ddr_addr_s"
t "std_logic_vector"
b "(31 downto 0)"
o 42
suid 389,0
)
declText (MLText
uid 9233,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-11800,-14500,-11000"
st "signal ddr_addr_s                 : std_logic_vector(31 downto 0)"
)
)
*174 (Net
uid 9240,0
decl (Decl
n "read_s"
t "std_logic"
o 65
suid 391,0
)
declText (MLText
uid 9241,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,6600,-24500,7400"
st "signal read_s                     : std_logic"
)
)
*175 (Net
uid 9244,0
decl (Decl
n "wait_req_s"
t "std_logic"
o 91
suid 393,0
)
declText (MLText
uid 9245,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,27400,-24500,28200"
st "signal wait_req_s                 : std_logic"
)
)
*176 (PortIoIn
uid 9555,0
shape (CompositeShape
uid 9556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9557,0
sl 0
ro 270
xt "1000,-52375,2500,-51625"
)
(Line
uid 9558,0
sl 0
ro 270
xt "2500,-52000,3000,-52000"
pts [
"2500,-52000"
"3000,-52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9559,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9560,0
va (VaSet
)
xt "-4300,-52500,0,-51500"
st "rst_pcie_n"
ju 2
blo "0,-51700"
tm "WireNameMgr"
)
)
)
*177 (PortIoIn
uid 9567,0
shape (CompositeShape
uid 9568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9569,0
sl 0
ro 90
xt "207500,5625,209000,6375"
)
(Line
uid 9570,0
sl 0
ro 90
xt "207000,6000,207500,6000"
pts [
"207500,6000"
"207000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9571,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9572,0
va (VaSet
)
xt "210000,5500,213600,6500"
st "rst_ddr_n"
blo "210000,6300"
tm "WireNameMgr"
)
)
)
*178 (PortIoOut
uid 9837,0
shape (CompositeShape
uid 9838,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9839,0
sl 0
ro 270
xt "206500,-47375,208000,-46625"
)
(Line
uid 9840,0
sl 0
ro 270
xt "206000,-47000,206500,-47000"
pts [
"206000,-47000"
"206500,-47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9841,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9842,0
va (VaSet
)
xt "209000,-47500,215500,-46500"
st "amm_burstcount"
blo "209000,-46700"
tm "WireNameMgr"
)
)
)
*179 (PortIoOut
uid 9843,0
shape (CompositeShape
uid 9844,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9845,0
sl 0
ro 270
xt "206500,-45375,208000,-44625"
)
(Line
uid 9846,0
sl 0
ro 270
xt "206000,-45000,206500,-45000"
pts [
"206000,-45000"
"206500,-45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9847,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9848,0
va (VaSet
)
xt "209000,-45500,214600,-44500"
st "amm_byte_en"
blo "209000,-44700"
tm "WireNameMgr"
)
)
)
*180 (Net
uid 9849,0
decl (Decl
n "amm_burstcount"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 26
suid 398,0
)
declText (MLText
uid 9850,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-28000,-18500,-27200"
st "amm_burstcount             : std_logic_vector(6 DOWNTO 0)"
)
)
*181 (Net
uid 9855,0
decl (Decl
n "amm_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 27
suid 399,0
)
declText (MLText
uid 9856,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-27200,-18000,-26400"
st "amm_byte_en                : std_logic_vector(63 DOWNTO 0)"
)
)
*182 (Net
uid 10517,0
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 20
suid 400,0
)
declText (MLText
uid 10518,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-32800,-28500,-32000"
st "rst_pcie_n                 : std_logic"
)
)
*183 (Net
uid 10519,0
decl (Decl
n "rst_sys_n"
t "std_logic"
o 21
suid 401,0
)
declText (MLText
uid 10520,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-32000,-28500,-31200"
st "rst_sys_n                  : std_logic"
)
)
*184 (Net
uid 10521,0
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 19
suid 402,0
)
declText (MLText
uid 10522,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-33600,-28500,-32800"
st "rst_ddr_n                  : std_logic"
)
)
*185 (SaComponent
uid 10687,0
optionalChildren [
*186 (CptPort
uid 10659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10660,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98000,-39375,98750,-38625"
)
tg (CPTG
uid 10661,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10662,0
va (VaSet
)
xt "94200,-39500,97000,-38500"
st "clk_ddr"
ju 2
blo "97000,-38700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 31
suid 7,0
)
)
)
*187 (CptPort
uid 10663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10664,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98000,-38375,98750,-37625"
)
tg (CPTG
uid 10665,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10666,0
va (VaSet
)
xt "92200,-38500,97000,-37500"
st "raddr : (5:0)"
ju 2
blo "97000,-37700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "raddr"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 34
suid 8,0
)
)
)
*188 (CptPort
uid 10667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10668,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "88250,-40375,89000,-39625"
)
tg (CPTG
uid 10669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10670,0
va (VaSet
)
xt "90000,-40500,94900,-39500"
st "rcode : (5:0)"
blo "90000,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rcode"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 33
suid 9,0
)
)
)
*189 (CptPort
uid 10671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10672,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "88250,-39375,89000,-38625"
)
tg (CPTG
uid 10673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10674,0
va (VaSet
)
xt "90000,-39500,93600,-38500"
st "rst_ddr_n"
blo "90000,-38700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 8
suid 10,0
)
)
)
*190 (CptPort
uid 10675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10676,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98000,-42375,98750,-41625"
)
tg (CPTG
uid 10677,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10678,0
va (VaSet
)
xt "93700,-42500,97000,-41500"
st "wait_req"
ju 2
blo "97000,-41700"
)
)
thePort (LogicalPort
decl (Decl
n "wait_req"
t "std_logic"
o 36
suid 11,0
)
)
)
*191 (CptPort
uid 10679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10680,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "88250,-41375,89000,-40625"
)
tg (CPTG
uid 10681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10682,0
va (VaSet
)
xt "90000,-41500,95200,-40500"
st "wcode : (5:0)"
blo "90000,-40700"
)
)
thePort (LogicalPort
decl (Decl
n "wcode"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 32
suid 12,0
)
)
)
*192 (CptPort
uid 10683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10684,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98000,-41375,98750,-40625"
)
tg (CPTG
uid 10685,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10686,0
va (VaSet
)
xt "95400,-41500,97000,-40500"
st "req"
ju 2
blo "97000,-40700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "req"
t "std_logic"
o 35
suid 13,0
)
)
)
]
shape (Rectangle
uid 10688,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "89000,-43000,98000,-34000"
)
oxt "15000,7000,24000,16000"
ttg (MlTextGroup
uid 10689,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*193 (Text
uid 10690,0
va (VaSet
font "Arial,8,1"
)
xt "92350,-37000,96650,-36000"
st "ddrif2_lib"
blo "92350,-36200"
tm "BdLibraryNameMgr"
)
*194 (Text
uid 10691,0
va (VaSet
font "Arial,8,1"
)
xt "92350,-36000,98050,-35000"
st "ddrif2_rag_in"
blo "92350,-35200"
tm "CptNameMgr"
)
*195 (Text
uid 10692,0
va (VaSet
font "Arial,8,1"
)
xt "92350,-35000,95850,-34000"
st "rag_in_2"
blo "92350,-34200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10693,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10694,0
text (MLText
uid 10695,0
va (VaSet
font "Courier New,8,0"
)
xt "65000,-43000,65000,-43000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 10696,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "89250,-35750,90750,-34250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*196 (SaComponent
uid 10725,0
optionalChildren [
*197 (CptPort
uid 10697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10698,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99000,-67375,99750,-66625"
)
tg (CPTG
uid 10699,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10700,0
va (VaSet
)
xt "95200,-67500,98000,-66500"
st "clk_ddr"
ju 2
blo "98000,-66700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 31
suid 7,0
)
)
)
*198 (CptPort
uid 10701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10702,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99000,-66375,99750,-65625"
)
tg (CPTG
uid 10703,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10704,0
va (VaSet
)
xt "93200,-66500,98000,-65500"
st "raddr : (5:0)"
ju 2
blo "98000,-65700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "raddr"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 34
suid 8,0
)
)
)
*199 (CptPort
uid 10705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10706,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "89250,-68375,90000,-67625"
)
tg (CPTG
uid 10707,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10708,0
va (VaSet
)
xt "91000,-68500,95900,-67500"
st "rcode : (5:0)"
blo "91000,-67700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rcode"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 33
suid 9,0
)
)
)
*200 (CptPort
uid 10709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10710,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "89250,-67375,90000,-66625"
)
tg (CPTG
uid 10711,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10712,0
va (VaSet
)
xt "91000,-67500,94600,-66500"
st "rst_ddr_n"
blo "91000,-66700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 8
suid 10,0
)
)
)
*201 (CptPort
uid 10713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10714,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99000,-70375,99750,-69625"
)
tg (CPTG
uid 10715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10716,0
va (VaSet
)
xt "94700,-70500,98000,-69500"
st "wait_req"
ju 2
blo "98000,-69700"
)
)
thePort (LogicalPort
decl (Decl
n "wait_req"
t "std_logic"
o 36
suid 11,0
)
)
)
*202 (CptPort
uid 10717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10718,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "89250,-69375,90000,-68625"
)
tg (CPTG
uid 10719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10720,0
va (VaSet
)
xt "91000,-69500,96200,-68500"
st "wcode : (5:0)"
blo "91000,-68700"
)
)
thePort (LogicalPort
decl (Decl
n "wcode"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 32
suid 12,0
)
)
)
*203 (CptPort
uid 10721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10722,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99000,-69375,99750,-68625"
)
tg (CPTG
uid 10723,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10724,0
va (VaSet
)
xt "96400,-69500,98000,-68500"
st "req"
ju 2
blo "98000,-68700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "req"
t "std_logic"
o 35
suid 13,0
)
)
)
]
shape (Rectangle
uid 10726,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "90000,-71000,99000,-62000"
)
oxt "15000,7000,24000,16000"
ttg (MlTextGroup
uid 10727,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
uid 10728,0
va (VaSet
font "Arial,8,1"
)
xt "93350,-65000,97650,-64000"
st "ddrif2_lib"
blo "93350,-64200"
tm "BdLibraryNameMgr"
)
*205 (Text
uid 10729,0
va (VaSet
font "Arial,8,1"
)
xt "93350,-64000,99050,-63000"
st "ddrif2_rag_in"
blo "93350,-63200"
tm "CptNameMgr"
)
*206 (Text
uid 10730,0
va (VaSet
font "Arial,8,1"
)
xt "93350,-63000,96850,-62000"
st "rag_in_1"
blo "93350,-62200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10731,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10732,0
text (MLText
uid 10733,0
va (VaSet
font "Courier New,8,0"
)
xt "66000,-71000,66000,-71000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 10734,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "90250,-63750,91750,-62250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*207 (SaComponent
uid 10863,0
optionalChildren [
*208 (CptPort
uid 10803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10804,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "73250,-24375,74000,-23625"
)
tg (CPTG
uid 10805,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10806,0
va (VaSet
)
xt "75000,-24500,77300,-23500"
st "clk_in"
blo "75000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_in"
t "std_logic"
o 2
suid 1,0
)
)
)
*209 (CptPort
uid 10807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10808,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "97000,-24375,97750,-23625"
)
tg (CPTG
uid 10809,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10810,0
va (VaSet
)
xt "93200,-24500,96000,-23500"
st "clk_ddr"
ju 2
blo "96000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 1
suid 2,0
)
)
)
*210 (CptPort
uid 10811,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10812,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "97000,-27375,97750,-26625"
)
tg (CPTG
uid 10813,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10814,0
va (VaSet
)
xt "87800,-27500,96000,-26500"
st "ddr_addr_out : (31:0)"
ju 2
blo "96000,-26700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_addr_out"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 4,0
)
)
)
*211 (CptPort
uid 10815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10816,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "97000,-28375,97750,-27625"
)
tg (CPTG
uid 10817,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10818,0
va (VaSet
)
xt "87500,-28500,96000,-27500"
st "ddr_data_out : (511:0)"
ju 2
blo "96000,-27700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_data_out"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 13
suid 6,0
)
)
)
*212 (CptPort
uid 10819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10820,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "97000,-30375,97750,-29625"
)
tg (CPTG
uid 10821,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10822,0
va (VaSet
)
xt "91200,-30500,96000,-29500"
st "raddr : (5:0)"
ju 2
blo "96000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "raddr"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
suid 7,0
)
)
)
*213 (CptPort
uid 10823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10824,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "73250,-29375,74000,-28625"
)
tg (CPTG
uid 10825,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10826,0
va (VaSet
)
xt "75000,-29500,76900,-28500"
st "valid"
blo "75000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "valid"
t "std_logic"
o 9
suid 8,0
)
)
)
*214 (CptPort
uid 10827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10828,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "73250,-30375,74000,-29625"
)
tg (CPTG
uid 10829,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10830,0
va (VaSet
)
xt "75000,-30500,80100,-29500"
st "waddr : (5:0)"
blo "75000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "waddr"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 10
suid 9,0
)
)
)
*215 (CptPort
uid 10831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10832,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "97000,-29375,97750,-28625"
)
tg (CPTG
uid 10833,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10834,0
va (VaSet
)
xt "92700,-29500,96000,-28500"
st "wait_req"
ju 2
blo "96000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "wait_req"
t "std_logic"
o 11
suid 10,0
)
)
)
*216 (CptPort
uid 10835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10836,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "97000,-23375,97750,-22625"
)
tg (CPTG
uid 10837,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10838,0
va (VaSet
)
xt "92400,-23500,96000,-22500"
st "rst_ddr_n"
ju 2
blo "96000,-22700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 8
suid 12,0
)
)
)
*217 (CptPort
uid 10839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10840,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "73250,-28375,74000,-27625"
)
tg (CPTG
uid 10841,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10842,0
va (VaSet
)
xt "75000,-28500,83100,-27500"
st "ddr_data_in : (511:0)"
blo "75000,-27700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_data_in"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 4
suid 15,0
)
)
)
*218 (CptPort
uid 10843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10844,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "73250,-27375,74000,-26625"
)
tg (CPTG
uid 10845,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10846,0
va (VaSet
)
xt "75000,-27500,82800,-26500"
st "ddr_addr_in : (31:0)"
blo "75000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_addr_in"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 16,0
)
)
)
*219 (CptPort
uid 10847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10848,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "73250,-26375,74000,-25625"
)
tg (CPTG
uid 10849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10850,0
va (VaSet
)
xt "75000,-26500,79900,-25500"
st "ddr_write_in"
blo "75000,-25700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_write_in"
t "std_logic"
o 6
suid 17,0
)
)
)
*220 (CptPort
uid 10851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10852,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "73250,-25375,74000,-24625"
)
tg (CPTG
uid 10853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10854,0
va (VaSet
)
xt "75000,-25500,79800,-24500"
st "ddr_read_in"
blo "75000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_read_in"
t "std_logic"
o 5
suid 18,0
)
)
)
*221 (CptPort
uid 10855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10856,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "97000,-26375,97750,-25625"
)
tg (CPTG
uid 10857,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10858,0
va (VaSet
)
xt "90700,-26500,96000,-25500"
st "ddr_write_out"
ju 2
blo "96000,-25700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_write_out"
t "std_logic"
o 15
suid 21,0
)
)
)
*222 (CptPort
uid 10859,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10860,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "97000,-25375,97750,-24625"
)
tg (CPTG
uid 10861,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10862,0
va (VaSet
)
xt "90800,-25500,96000,-24500"
st "ddr_read_out"
ju 2
blo "96000,-24700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_read_out"
t "std_logic"
o 14
suid 22,0
)
)
)
]
shape (Rectangle
uid 10864,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "74000,-31000,97000,-21000"
)
oxt "15000,10000,38000,20000"
ttg (MlTextGroup
uid 10865,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*223 (Text
uid 10866,0
va (VaSet
font "Arial,8,1"
)
xt "82300,-27000,86600,-26000"
st "ddrif2_lib"
blo "82300,-26200"
tm "BdLibraryNameMgr"
)
*224 (Text
uid 10867,0
va (VaSet
font "Arial,8,1"
)
xt "82300,-26000,88100,-25000"
st "ddrif2_rx_fifo"
blo "82300,-25200"
tm "CptNameMgr"
)
*225 (Text
uid 10868,0
va (VaSet
font "Arial,8,1"
)
xt "82300,-25000,85900,-24000"
st "rx_fifo_2"
blo "82300,-24200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10869,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10870,0
text (MLText
uid 10871,0
va (VaSet
font "Courier New,8,0"
)
xt "50000,-32200,50000,-32200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 10872,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "74250,-22750,75750,-21250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*226 (SaComponent
uid 10933,0
optionalChildren [
*227 (CptPort
uid 10873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10874,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "74250,-52375,75000,-51625"
)
tg (CPTG
uid 10875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10876,0
va (VaSet
)
xt "76000,-52500,78300,-51500"
st "clk_in"
blo "76000,-51700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_in"
t "std_logic"
o 2
suid 1,0
)
)
)
*228 (CptPort
uid 10877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10878,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98000,-52375,98750,-51625"
)
tg (CPTG
uid 10879,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10880,0
va (VaSet
)
xt "94200,-52500,97000,-51500"
st "clk_ddr"
ju 2
blo "97000,-51700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 1
suid 2,0
)
)
)
*229 (CptPort
uid 10881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10882,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98000,-55375,98750,-54625"
)
tg (CPTG
uid 10883,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10884,0
va (VaSet
)
xt "88800,-55500,97000,-54500"
st "ddr_addr_out : (31:0)"
ju 2
blo "97000,-54700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_addr_out"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 4,0
)
)
)
*230 (CptPort
uid 10885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10886,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98000,-56375,98750,-55625"
)
tg (CPTG
uid 10887,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10888,0
va (VaSet
)
xt "88500,-56500,97000,-55500"
st "ddr_data_out : (511:0)"
ju 2
blo "97000,-55700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_data_out"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 13
suid 6,0
)
)
)
*231 (CptPort
uid 10889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10890,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98000,-58375,98750,-57625"
)
tg (CPTG
uid 10891,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10892,0
va (VaSet
)
xt "92200,-58500,97000,-57500"
st "raddr : (5:0)"
ju 2
blo "97000,-57700"
)
)
thePort (LogicalPort
decl (Decl
n "raddr"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
suid 7,0
)
)
)
*232 (CptPort
uid 10893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10894,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "74250,-57375,75000,-56625"
)
tg (CPTG
uid 10895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10896,0
va (VaSet
)
xt "76000,-57500,77900,-56500"
st "valid"
blo "76000,-56700"
)
)
thePort (LogicalPort
decl (Decl
n "valid"
t "std_logic"
o 9
suid 8,0
)
)
)
*233 (CptPort
uid 10897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10898,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "74250,-58375,75000,-57625"
)
tg (CPTG
uid 10899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10900,0
va (VaSet
)
xt "76000,-58500,81100,-57500"
st "waddr : (5:0)"
blo "76000,-57700"
)
)
thePort (LogicalPort
decl (Decl
n "waddr"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 10
suid 9,0
)
)
)
*234 (CptPort
uid 10901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10902,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98000,-57375,98750,-56625"
)
tg (CPTG
uid 10903,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10904,0
va (VaSet
)
xt "93700,-57500,97000,-56500"
st "wait_req"
ju 2
blo "97000,-56700"
)
)
thePort (LogicalPort
decl (Decl
n "wait_req"
t "std_logic"
o 11
suid 10,0
)
)
)
*235 (CptPort
uid 10905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10906,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98000,-51375,98750,-50625"
)
tg (CPTG
uid 10907,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10908,0
va (VaSet
)
xt "93400,-51500,97000,-50500"
st "rst_ddr_n"
ju 2
blo "97000,-50700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 8
suid 12,0
)
)
)
*236 (CptPort
uid 10909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10910,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "74250,-56375,75000,-55625"
)
tg (CPTG
uid 10911,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10912,0
va (VaSet
)
xt "76000,-56500,84100,-55500"
st "ddr_data_in : (511:0)"
blo "76000,-55700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_data_in"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 4
suid 15,0
)
)
)
*237 (CptPort
uid 10913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10914,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "74250,-55375,75000,-54625"
)
tg (CPTG
uid 10915,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10916,0
va (VaSet
)
xt "76000,-55500,83800,-54500"
st "ddr_addr_in : (31:0)"
blo "76000,-54700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_addr_in"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 16,0
)
)
)
*238 (CptPort
uid 10917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10918,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "74250,-54375,75000,-53625"
)
tg (CPTG
uid 10919,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10920,0
va (VaSet
)
xt "76000,-54500,80900,-53500"
st "ddr_write_in"
blo "76000,-53700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_write_in"
t "std_logic"
o 6
suid 17,0
)
)
)
*239 (CptPort
uid 10921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10922,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "74250,-53375,75000,-52625"
)
tg (CPTG
uid 10923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10924,0
va (VaSet
)
xt "76000,-53500,80800,-52500"
st "ddr_read_in"
blo "76000,-52700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_read_in"
t "std_logic"
o 5
suid 18,0
)
)
)
*240 (CptPort
uid 10925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10926,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98000,-54375,98750,-53625"
)
tg (CPTG
uid 10927,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10928,0
va (VaSet
)
xt "91700,-54500,97000,-53500"
st "ddr_write_out"
ju 2
blo "97000,-53700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_write_out"
t "std_logic"
o 15
suid 21,0
)
)
)
*241 (CptPort
uid 10929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10930,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98000,-53375,98750,-52625"
)
tg (CPTG
uid 10931,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10932,0
va (VaSet
)
xt "91800,-53500,97000,-52500"
st "ddr_read_out"
ju 2
blo "97000,-52700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_read_out"
t "std_logic"
o 14
suid 22,0
)
)
)
]
shape (Rectangle
uid 10934,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "75000,-59000,98000,-49000"
)
oxt "15000,10000,38000,20000"
ttg (MlTextGroup
uid 10935,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*242 (Text
uid 10936,0
va (VaSet
font "Arial,8,1"
)
xt "83300,-55000,87600,-54000"
st "ddrif2_lib"
blo "83300,-54200"
tm "BdLibraryNameMgr"
)
*243 (Text
uid 10937,0
va (VaSet
font "Arial,8,1"
)
xt "83300,-54000,89100,-53000"
st "ddrif2_rx_fifo"
blo "83300,-53200"
tm "CptNameMgr"
)
*244 (Text
uid 10938,0
va (VaSet
font "Arial,8,1"
)
xt "83300,-53000,86900,-52000"
st "rx_fifo_1"
blo "83300,-52200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10939,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10940,0
text (MLText
uid 10941,0
va (VaSet
font "Courier New,8,0"
)
xt "51000,-60200,51000,-60200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 10942,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "75250,-50750,76750,-49250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*245 (SaComponent
uid 11015,0
optionalChildren [
*246 (CptPort
uid 10943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10944,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "130000,-36375,130750,-35625"
)
tg (CPTG
uid 10945,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10946,0
va (VaSet
)
xt "125600,-36500,129000,-35500"
st "write_out"
ju 2
blo "129000,-35700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "write_out"
t "std_logic"
o 15
suid 1,0
)
)
)
*247 (CptPort
uid 10947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10948,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "130000,-40375,130750,-39625"
)
tg (CPTG
uid 10949,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10950,0
va (VaSet
)
xt "120500,-40500,129000,-39500"
st "ddr_data_out : (511:0)"
ju 2
blo "129000,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_data_out"
t "std_logic_vector"
b "(511 downto 0)"
o 17
suid 2,0
)
)
)
*248 (CptPort
uid 10951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10952,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "130000,-32375,130750,-31625"
)
tg (CPTG
uid 10953,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10954,0
va (VaSet
)
xt "125700,-32500,129000,-31500"
st "wait_req"
ju 2
blo "129000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "wait_req"
t "std_logic"
o 14
suid 3,0
)
)
)
*249 (CptPort
uid 10955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10956,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-34375,117000,-33625"
)
tg (CPTG
uid 10957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10958,0
va (VaSet
)
xt "118000,-34500,120800,-33500"
st "clk_ddr"
blo "118000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 3
suid 4,0
)
)
)
*250 (CptPort
uid 10959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10960,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-22375,117000,-21625"
)
tg (CPTG
uid 10961,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10962,0
va (VaSet
)
xt "118000,-22500,123500,-21500"
st "pcie_proc_sel"
blo "118000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "pcie_proc_sel"
t "std_logic"
o 4
suid 5,0
)
)
)
*251 (CptPort
uid 10963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10964,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-45375,117000,-44625"
)
tg (CPTG
uid 10965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10966,0
va (VaSet
)
xt "118000,-45500,121600,-44500"
st "rst_ddr_n"
blo "118000,-44700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 5
suid 6,0
)
)
)
*252 (CptPort
uid 10967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10968,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "130000,-38375,130750,-37625"
)
tg (CPTG
uid 10969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10970,0
va (VaSet
)
xt "120800,-38500,129000,-37500"
st "ddr_addr_out : (31:0)"
ju 2
blo "129000,-37700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_addr_out"
t "std_logic_vector"
b "(31 downto 0)"
o 16
suid 7,0
)
)
)
*253 (CptPort
uid 10971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10972,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-55375,117000,-54625"
)
tg (CPTG
uid 10973,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10974,0
va (VaSet
)
xt "118000,-55500,126100,-54500"
st "rx_addr_pcie : (31:0)"
blo "118000,-54700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_addr_pcie"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 6
suid 8,0
)
)
)
*254 (CptPort
uid 10975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10976,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-27375,117000,-26625"
)
tg (CPTG
uid 10977,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10978,0
va (VaSet
)
xt "118000,-27500,126200,-26500"
st "rx_addr_proc : (31:0)"
blo "118000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_addr_proc"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 7
suid 9,0
)
)
)
*255 (CptPort
uid 10979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10980,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-56375,117000,-55625"
)
tg (CPTG
uid 10981,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10982,0
va (VaSet
)
xt "118000,-56500,126400,-55500"
st "rx_data_pcie : (511:0)"
blo "118000,-55700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data_pcie"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 8
suid 10,0
)
)
)
*256 (CptPort
uid 10983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10984,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-28375,117000,-27625"
)
tg (CPTG
uid 10985,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10986,0
va (VaSet
)
xt "118000,-28500,126500,-27500"
st "rx_data_proc : (511:0)"
blo "118000,-27700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data_proc"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 9
suid 11,0
)
)
)
*257 (CptPort
uid 10987,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10988,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-69375,117000,-68625"
)
tg (CPTG
uid 10989,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10990,0
va (VaSet
)
xt "118000,-69500,122800,-68500"
st "rx_pcie_req"
blo "118000,-68700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_pcie_req"
t "std_logic"
o 10
suid 12,0
)
)
)
*258 (CptPort
uid 10991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10992,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-41375,117000,-40625"
)
tg (CPTG
uid 10993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10994,0
va (VaSet
)
xt "118000,-41500,122900,-40500"
st "rx_proc_req"
blo "118000,-40700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_proc_req"
t "std_logic"
o 11
suid 13,0
)
)
)
*259 (CptPort
uid 10995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10996,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-54375,117000,-53625"
)
tg (CPTG
uid 10997,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10998,0
va (VaSet
)
xt "118000,-54500,123200,-53500"
st "rx_write_pcie"
blo "118000,-53700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_write_pcie"
t "std_logic"
o 13
suid 15,0
)
)
)
*260 (CptPort
uid 10999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11000,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-53375,117000,-52625"
)
tg (CPTG
uid 11001,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11002,0
va (VaSet
)
xt "118000,-53500,123100,-52500"
st "rx_read_pcie"
blo "118000,-52700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_read_pcie"
t "std_logic"
o 12
suid 16,0
)
)
)
*261 (CptPort
uid 11003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11004,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-25375,117000,-24625"
)
tg (CPTG
uid 11005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11006,0
va (VaSet
)
xt "118000,-25500,123200,-24500"
st "rx_read_proc"
blo "118000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_read_proc"
t "std_logic"
o 1
suid 19,0
)
)
)
*262 (CptPort
uid 11007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11008,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "116250,-26375,117000,-25625"
)
tg (CPTG
uid 11009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11010,0
va (VaSet
)
xt "118000,-26500,123300,-25500"
st "rx_write_proc"
blo "118000,-25700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_write_proc"
t "std_logic"
o 2
suid 20,0
)
)
)
*263 (CptPort
uid 11011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11012,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "130000,-34375,130750,-33625"
)
tg (CPTG
uid 11013,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11014,0
va (VaSet
)
xt "125700,-34500,129000,-33500"
st "read_out"
ju 2
blo "129000,-33700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "read_out"
t "std_logic"
o 18
suid 23,0
)
)
)
]
shape (Rectangle
uid 11016,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "117000,-71000,130000,-20000"
)
oxt "15000,6000,28000,57000"
ttg (MlTextGroup
uid 11017,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*264 (Text
uid 11018,0
va (VaSet
font "Arial,8,1"
)
xt "120650,-49500,124950,-48500"
st "ddrif2_lib"
blo "120650,-48700"
tm "BdLibraryNameMgr"
)
*265 (Text
uid 11019,0
va (VaSet
font "Arial,8,1"
)
xt "120650,-48500,126750,-47500"
st "ddrif2_rx_mux"
blo "120650,-47700"
tm "CptNameMgr"
)
*266 (Text
uid 11020,0
va (VaSet
font "Arial,8,1"
)
xt "120650,-47500,124550,-46500"
st "rx_mux_1"
blo "120650,-46700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11021,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11022,0
text (MLText
uid 11023,0
va (VaSet
font "Courier New,8,0"
)
xt "95500,-49500,95500,-49500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 11024,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "117250,-21750,118750,-20250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*267 (SaComponent
uid 11303,0
optionalChildren [
*268 (CptPort
uid 11283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11284,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "133000,21625,133750,22375"
)
tg (CPTG
uid 11285,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11286,0
va (VaSet
)
xt "129200,21500,132000,22500"
st "clk_ddr"
ju 2
blo "132000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 66
suid 5,0
)
)
)
*269 (CptPort
uid 11287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11288,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "133000,18625,133750,19375"
)
tg (CPTG
uid 11289,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11290,0
va (VaSet
)
xt "130100,18500,132000,19500"
st "valid"
ju 2
blo "132000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "valid"
t "std_logic"
o 67
suid 6,0
)
)
)
*270 (CptPort
uid 11291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11292,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "133000,23625,133750,24375"
)
tg (CPTG
uid 11293,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11294,0
va (VaSet
)
xt "127000,23500,132000,24500"
st "waddr : (8:0)"
ju 2
blo "132000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "waddr"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 65
suid 7,0
)
)
)
*271 (CptPort
uid 11295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11296,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "122250,20625,123000,21375"
)
tg (CPTG
uid 11297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11298,0
va (VaSet
)
xt "124000,20500,129100,21500"
st "wcode : (8:0)"
blo "124000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wcode"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 64
suid 8,0
)
)
)
*272 (CptPort
uid 11299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11300,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "133000,24625,133750,25375"
)
tg (CPTG
uid 11301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11302,0
va (VaSet
)
xt "128400,24500,132000,25500"
st "rst_ddr_n"
ju 2
blo "132000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 11304,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "123000,16000,133000,26000"
)
oxt "15000,6000,25000,16000"
ttg (MlTextGroup
uid 11305,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*273 (Text
uid 11306,0
va (VaSet
font "Arial,8,1"
)
xt "124950,16000,129250,17000"
st "ddrif2_lib"
blo "124950,16800"
tm "BdLibraryNameMgr"
)
*274 (Text
uid 11307,0
va (VaSet
font "Arial,8,1"
)
xt "124950,17000,131450,18000"
st "ddrif2_wag_out"
blo "124950,17800"
tm "CptNameMgr"
)
*275 (Text
uid 11308,0
va (VaSet
font "Arial,8,1"
)
xt "124950,18000,129250,19000"
st "wag_out_2"
blo "124950,18800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11309,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11310,0
text (MLText
uid 11311,0
va (VaSet
font "Courier New,8,0"
)
xt "99000,17000,99000,17000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 11312,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "123250,24250,124750,25750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*276 (SaComponent
uid 11333,0
optionalChildren [
*277 (CptPort
uid 11313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11314,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "132000,47625,132750,48375"
)
tg (CPTG
uid 11315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11316,0
va (VaSet
)
xt "128200,47500,131000,48500"
st "clk_ddr"
ju 2
blo "131000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 66
suid 5,0
)
)
)
*278 (CptPort
uid 11317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11318,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "132000,44625,132750,45375"
)
tg (CPTG
uid 11319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11320,0
va (VaSet
)
xt "129100,44500,131000,45500"
st "valid"
ju 2
blo "131000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "valid"
t "std_logic"
o 67
suid 6,0
)
)
)
*279 (CptPort
uid 11321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11322,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "132000,49625,132750,50375"
)
tg (CPTG
uid 11323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11324,0
va (VaSet
)
xt "126000,49500,131000,50500"
st "waddr : (8:0)"
ju 2
blo "131000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "waddr"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 65
suid 7,0
)
)
)
*280 (CptPort
uid 11325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11326,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "121250,46625,122000,47375"
)
tg (CPTG
uid 11327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11328,0
va (VaSet
)
xt "123000,46500,128100,47500"
st "wcode : (8:0)"
blo "123000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wcode"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 64
suid 8,0
)
)
)
*281 (CptPort
uid 11329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11330,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "132000,50625,132750,51375"
)
tg (CPTG
uid 11331,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11332,0
va (VaSet
)
xt "127400,50500,131000,51500"
st "rst_ddr_n"
ju 2
blo "131000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 11334,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "122000,42000,132000,52000"
)
oxt "15000,6000,25000,16000"
ttg (MlTextGroup
uid 11335,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*282 (Text
uid 11336,0
va (VaSet
font "Arial,8,1"
)
xt "123950,42000,128250,43000"
st "ddrif2_lib"
blo "123950,42800"
tm "BdLibraryNameMgr"
)
*283 (Text
uid 11337,0
va (VaSet
font "Arial,8,1"
)
xt "123950,43000,130450,44000"
st "ddrif2_wag_out"
blo "123950,43800"
tm "CptNameMgr"
)
*284 (Text
uid 11338,0
va (VaSet
font "Arial,8,1"
)
xt "123950,44000,128250,45000"
st "wag_out_1"
blo "123950,44800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11339,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11340,0
text (MLText
uid 11341,0
va (VaSet
font "Courier New,8,0"
)
xt "98000,43000,98000,43000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 11342,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "122250,50250,123750,51750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*285 (SaComponent
uid 11731,0
optionalChildren [
*286 (CptPort
uid 11703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11704,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134000,36625,134750,37375"
)
tg (CPTG
uid 11705,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11706,0
va (VaSet
)
xt "130100,36500,133000,37500"
st "clk_ddr"
ju 2
blo "133000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 1
suid 9,0
)
)
)
*287 (CptPort
uid 11707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11708,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98250,32625,99000,33375"
)
tg (CPTG
uid 11709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11710,0
va (VaSet
)
xt "100000,32500,102800,33500"
st "clk_out"
blo "100000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_out"
t "std_logic"
o 2
suid 10,0
)
)
)
*288 (CptPort
uid 11711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11712,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134000,34625,134750,35375"
)
tg (CPTG
uid 11713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11714,0
va (VaSet
)
xt "128300,34500,133000,35500"
st "ddr_data_in"
ju 2
blo "133000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_data_in"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 3
suid 11,0
)
)
)
*289 (CptPort
uid 11715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11716,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98250,34625,99000,35375"
)
tg (CPTG
uid 11717,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11718,0
va (VaSet
)
xt "100000,34500,105100,35500"
st "ddr_data_out"
blo "100000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_data_out"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 7
suid 12,0
)
)
)
*290 (CptPort
uid 11719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11720,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "98250,30625,99000,31375"
)
tg (CPTG
uid 11721,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11722,0
va (VaSet
)
xt "100000,30500,102200,31500"
st "raddr"
blo "100000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "raddr"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 4
suid 13,0
)
)
)
*291 (CptPort
uid 11723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11724,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134000,32625,134750,33375"
)
tg (CPTG
uid 11725,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11726,0
va (VaSet
)
xt "131000,32500,133000,33500"
st "valid"
ju 2
blo "133000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "valid"
t "std_logic"
o 5
suid 14,0
)
)
)
*292 (CptPort
uid 11727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11728,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134000,30625,134750,31375"
)
tg (CPTG
uid 11729,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11730,0
va (VaSet
)
xt "130500,30500,133000,31500"
st "waddr"
ju 2
blo "133000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "waddr"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 6
suid 15,0
)
)
)
]
shape (Rectangle
uid 11732,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "99000,29000,134000,39000"
)
oxt "15000,6000,50000,16000"
ttg (MlTextGroup
uid 11733,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*293 (Text
uid 11734,0
va (VaSet
font "Arial,8,1"
)
xt "109550,33000,113850,34000"
st "ddrif2_lib"
blo "109550,33800"
tm "BdLibraryNameMgr"
)
*294 (Text
uid 11735,0
va (VaSet
font "Arial,8,1"
)
xt "109550,34000,118250,35000"
st "ddrif2_data_fifo_512"
blo "109550,34800"
tm "CptNameMgr"
)
*295 (Text
uid 11736,0
va (VaSet
font "Arial,8,1"
)
xt "109550,35000,116050,36000"
st "data_fifo_512_2"
blo "109550,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11737,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11738,0
text (MLText
uid 11739,0
va (VaSet
font "Courier New,8,0"
)
xt "85500,30000,85500,30000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 11740,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "99250,37250,100750,38750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*296 (SaComponent
uid 11765,0
optionalChildren [
*297 (CptPort
uid 11741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11742,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,21625,100000,22375"
)
tg (CPTG
uid 11743,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11744,0
va (VaSet
)
xt "101000,21500,104000,22500"
st "clk_sys"
blo "101000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 66
suid 6,0
)
)
)
*298 (CptPort
uid 11745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11746,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,20625,100000,21375"
)
tg (CPTG
uid 11747,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11748,0
va (VaSet
)
xt "101000,20500,103800,21500"
st "fifo_full"
blo "101000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_full"
t "std_logic"
o 71
suid 7,0
)
)
)
*299 (CptPort
uid 11749,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11750,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,23625,100000,24375"
)
tg (CPTG
uid 11751,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11752,0
va (VaSet
)
xt "101000,23500,105800,24500"
st "raddr : (8:0)"
blo "101000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "raddr"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 70
suid 8,0
)
)
)
*300 (CptPort
uid 11753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11754,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,17625,100000,18375"
)
tg (CPTG
uid 11755,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11756,0
va (VaSet
)
xt "101000,17500,105200,18500"
st "valid_data"
blo "101000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "valid_data"
t "std_logic"
o 72
suid 9,0
)
)
)
*301 (CptPort
uid 11757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11758,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "111000,20625,111750,21375"
)
tg (CPTG
uid 11759,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11760,0
va (VaSet
)
xt "104800,20500,110000,21500"
st "wcode : (8:0)"
ju 2
blo "110000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "wcode"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 64
suid 10,0
)
)
)
*302 (CptPort
uid 11761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11762,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,22625,100000,23375"
)
tg (CPTG
uid 11763,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11764,0
va (VaSet
)
xt "101000,22500,104700,23500"
st "rst_sys_n"
blo "101000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 6
suid 11,0
)
)
)
]
shape (Rectangle
uid 11766,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,17000,111000,27000"
)
oxt "15000,6000,26000,16000"
ttg (MlTextGroup
uid 11767,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*303 (Text
uid 11768,0
va (VaSet
font "Arial,8,1"
)
xt "103750,24000,108050,25000"
st "ddrif2_lib"
blo "103750,24800"
tm "BdLibraryNameMgr"
)
*304 (Text
uid 11769,0
va (VaSet
font "Arial,8,1"
)
xt "103750,25000,111650,26000"
st "ddrif2_rag_out_512"
blo "103750,25800"
tm "CptNameMgr"
)
*305 (Text
uid 11770,0
va (VaSet
font "Arial,8,1"
)
xt "103750,26000,109850,27000"
st "rag_out_512_2"
blo "103750,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11771,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11772,0
text (MLText
uid 11773,0
va (VaSet
font "Courier New,8,0"
)
xt "77500,18000,77500,18000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 11774,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "100250,25250,101750,26750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*306 (SaComponent
uid 12029,0
optionalChildren [
*307 (CptPort
uid 11945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11946,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "189000,-13375,189750,-12625"
)
tg (CPTG
uid 11947,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11948,0
va (VaSet
)
xt "179300,-13500,188000,-12500"
st "amm_address : (31:0)"
ju 2
blo "188000,-12700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_address"
t "std_logic_vector"
b "(31 downto 0)"
o 12
suid 1,0
)
)
)
*308 (CptPort
uid 11949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11950,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "189000,-18375,189750,-17625"
)
tg (CPTG
uid 11951,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11952,0
va (VaSet
)
xt "180700,-18500,188000,-17500"
st "amm_wait_request"
ju 2
blo "188000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "amm_wait_request"
t "std_logic"
o 3
suid 3,0
)
)
)
*309 (CptPort
uid 11953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11954,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "166250,-17375,167000,-16625"
)
tg (CPTG
uid 11955,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11956,0
va (VaSet
)
xt "168000,-17500,170900,-16500"
st "clk_ddr"
blo "168000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 4
suid 4,0
)
)
)
*310 (CptPort
uid 11957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11958,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "166250,-15375,167000,-14625"
)
tg (CPTG
uid 11959,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11960,0
va (VaSet
)
xt "168000,-15500,173800,-14500"
st "read_write_sel"
blo "168000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "read_write_sel"
t "std_logic"
o 9
suid 5,0
)
)
)
*311 (CptPort
uid 11961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11962,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "166250,-19375,167000,-18625"
)
tg (CPTG
uid 11963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11964,0
va (VaSet
)
xt "168000,-19500,171600,-18500"
st "rst_ddr_n"
blo "168000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 10
suid 6,0
)
)
)
*312 (CptPort
uid 11965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11966,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "166250,-38375,167000,-37625"
)
tg (CPTG
uid 11967,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11968,0
va (VaSet
)
xt "168000,-38500,174400,-37500"
st "ddr_addr : (31:0)"
blo "168000,-37700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 5
suid 7,0
)
)
)
*313 (CptPort
uid 11969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11970,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "166250,-32375,167000,-31625"
)
tg (CPTG
uid 11971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11972,0
va (VaSet
)
xt "168000,-32500,171300,-31500"
st "wait_req"
blo "168000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wait_req"
t "std_logic"
o 19
suid 9,0
)
)
)
*314 (CptPort
uid 11973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11974,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "166250,-40375,167000,-39625"
)
tg (CPTG
uid 11975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11976,0
va (VaSet
)
xt "168000,-40500,174700,-39500"
st "ddr_data : (511:0)"
blo "168000,-39700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 6
suid 16,0
)
)
)
*315 (CptPort
uid 11977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11978,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "166250,-36375,167000,-35625"
)
tg (CPTG
uid 11979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11980,0
va (VaSet
)
xt "168000,-36500,170100,-35500"
st "write"
blo "168000,-35700"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_logic"
o 11
suid 17,0
)
)
)
*316 (CptPort
uid 11981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11982,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "189000,-39375,189750,-38625"
)
tg (CPTG
uid 11983,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11984,0
va (VaSet
)
xt "178100,-39500,188000,-38500"
st "amm_write_data : (511:0)"
ju 2
blo "188000,-38700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_write_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 16
suid 20,0
)
)
)
*317 (CptPort
uid 11985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11986,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "189000,-37375,189750,-36625"
)
tg (CPTG
uid 11987,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11988,0
va (VaSet
)
xt "183700,-37500,188000,-36500"
st "amm_write"
ju 2
blo "188000,-36700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_write"
t "std_logic"
o 15
suid 21,0
)
)
)
*318 (CptPort
uid 11989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11990,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "166250,-34375,167000,-33625"
)
tg (CPTG
uid 11991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11992,0
va (VaSet
)
xt "168000,-34500,169900,-33500"
st "read"
blo "168000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_logic"
o 8
suid 23,0
)
)
)
*319 (CptPort
uid 11993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11994,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "189000,-9375,189750,-8625"
)
tg (CPTG
uid 11995,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11996,0
va (VaSet
)
xt "183900,-9500,188000,-8500"
st "amm_read"
ju 2
blo "188000,-8700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_read"
t "std_logic"
o 13
suid 25,0
)
)
)
*320 (CptPort
uid 11997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11998,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "189000,-5375,189750,-4625"
)
tg (CPTG
uid 11999,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12000,0
va (VaSet
)
xt "178300,-5500,188000,-4500"
st "amm_read_data : (511:0)"
ju 2
blo "188000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "amm_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 1
suid 27,0
)
)
)
*321 (CptPort
uid 12001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12002,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "189000,-1375,189750,-625"
)
tg (CPTG
uid 12003,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12004,0
va (VaSet
)
xt "179700,-1500,188000,-500"
st "amm_read_data_valid"
ju 2
blo "188000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "amm_read_data_valid"
t "std_logic"
o 2
suid 28,0
)
)
)
*322 (CptPort
uid 12005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12006,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "166250,-1375,167000,-625"
)
tg (CPTG
uid 12007,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12008,0
va (VaSet
)
xt "168000,-1500,179100,-500"
st "amm_read_data_out : (511:0)"
blo "168000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_read_data_out"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 14
suid 30,0
)
)
)
*323 (CptPort
uid 12009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12010,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "166250,-6375,167000,-5625"
)
tg (CPTG
uid 12011,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12012,0
va (VaSet
)
xt "168000,-6500,178500,-5500"
st "pcie_amm_read_data_valid"
blo "168000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pcie_amm_read_data_valid"
t "std_logic"
o 17
suid 31,0
)
)
)
*324 (CptPort
uid 12013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12014,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "166250,-4375,167000,-3625"
)
tg (CPTG
uid 12015,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12016,0
va (VaSet
)
xt "168000,-4500,178600,-3500"
st "proc_amm_read_data_valid"
blo "168000,-3700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "proc_amm_read_data_valid"
t "std_logic"
o 18
suid 32,0
)
)
)
*325 (CptPort
uid 12017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12018,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "166250,-16375,167000,-15625"
)
tg (CPTG
uid 12019,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12020,0
va (VaSet
)
xt "168000,-16500,173500,-15500"
st "pcie_proc_sel"
blo "168000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "pcie_proc_sel"
t "std_logic"
o 7
suid 34,0
)
)
)
*326 (CptPort
uid 12021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12022,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "189000,-47375,189750,-46625"
)
tg (CPTG
uid 12023,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12024,0
va (VaSet
)
xt "178900,-47500,188000,-46500"
st "amm_burstcount : (6:0)"
ju 2
blo "188000,-46700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_burstcount"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 20
suid 39,0
)
)
)
*327 (CptPort
uid 12025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12026,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "189000,-45375,189750,-44625"
)
tg (CPTG
uid 12027,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12028,0
va (VaSet
)
xt "179400,-45500,188000,-44500"
st "amm_byte_en : (63:0)"
ju 2
blo "188000,-44700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 21
suid 40,0
)
)
)
]
shape (Rectangle
uid 12030,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "167000,-50000,189000,2000"
)
oxt "15000,-27000,37000,25000"
ttg (MlTextGroup
uid 12031,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*328 (Text
uid 12032,0
va (VaSet
font "Arial,8,1"
)
xt "170150,-28500,174450,-27500"
st "ddrif2_lib"
blo "170150,-27700"
tm "BdLibraryNameMgr"
)
*329 (Text
uid 12033,0
va (VaSet
font "Arial,8,1"
)
xt "170150,-27500,176850,-26500"
st "ddrif2_ddr_mux"
blo "170150,-26700"
tm "CptNameMgr"
)
*330 (Text
uid 12034,0
va (VaSet
font "Arial,8,1"
)
xt "170150,-26500,174650,-25500"
st "ddr_mux_1"
blo "170150,-25700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12035,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12036,0
text (MLText
uid 12037,0
va (VaSet
font "Courier New,8,0"
)
xt "145500,-11500,145500,-11500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 12038,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "167250,250,168750,1750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*331 (SaComponent
uid 12197,0
optionalChildren [
*332 (CptPort
uid 12165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12166,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "68250,-38375,69000,-37625"
)
tg (CPTG
uid 12167,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12168,0
va (VaSet
)
xt "70000,-38500,71400,-37500"
st "clk"
blo "70000,-37700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 31
suid 1,0
)
)
)
*333 (CptPort
uid 12169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12170,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "68250,-42375,69000,-41625"
)
tg (CPTG
uid 12171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12172,0
va (VaSet
)
xt "70000,-42500,74100,-41500"
st "fifo_ready"
blo "70000,-41700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_ready"
t "std_logic"
o 28
suid 2,0
)
)
)
*334 (CptPort
uid 12173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12174,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "78000,-40375,78750,-39625"
)
tg (CPTG
uid 12175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12176,0
va (VaSet
)
xt "72100,-40500,77000,-39500"
st "rcode : (5:0)"
ju 2
blo "77000,-39700"
)
)
thePort (LogicalPort
decl (Decl
n "rcode"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 33
suid 3,0
)
)
)
*335 (CptPort
uid 12177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12178,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "68250,-37375,69000,-36625"
)
tg (CPTG
uid 12179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12180,0
va (VaSet
)
xt "70000,-37500,72500,-36500"
st "resetn"
blo "70000,-36700"
)
)
thePort (LogicalPort
decl (Decl
n "resetn"
t "std_logic"
o 8
suid 4,0
)
)
)
*336 (CptPort
uid 12181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12182,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "68250,-41375,69000,-40625"
)
tg (CPTG
uid 12183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12184,0
va (VaSet
)
xt "70000,-41500,72000,-40500"
st "valid"
blo "70000,-40700"
)
)
thePort (LogicalPort
decl (Decl
n "valid"
t "std_logic"
o 29
suid 5,0
)
)
)
*337 (CptPort
uid 12185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12186,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "68250,-35375,69000,-34625"
)
tg (CPTG
uid 12187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12188,0
va (VaSet
)
xt "70000,-35500,75100,-34500"
st "waddr : (5:0)"
blo "70000,-34700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "waddr"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 30
suid 6,0
)
)
)
*338 (CptPort
uid 12189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12190,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "78000,-41375,78750,-40625"
)
tg (CPTG
uid 12191,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12192,0
va (VaSet
)
xt "71800,-41500,77000,-40500"
st "wcode : (5:0)"
ju 2
blo "77000,-40700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wcode"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 32
suid 7,0
)
)
)
*339 (CptPort
uid 12193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12194,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "68250,-43375,69000,-42625"
)
tg (CPTG
uid 12195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12196,0
va (VaSet
)
xt "70000,-43500,75500,-42500"
st "fifo_ready_out"
blo "70000,-42700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_ready_out"
t "std_logic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 12198,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,-44000,78000,-33000"
)
oxt "15000,5000,24000,16000"
ttg (MlTextGroup
uid 12199,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*340 (Text
uid 12200,0
va (VaSet
font "Arial,8,1"
)
xt "72250,-39000,76550,-38000"
st "ddrif2_lib"
blo "72250,-38200"
tm "BdLibraryNameMgr"
)
*341 (Text
uid 12201,0
va (VaSet
font "Arial,8,1"
)
xt "72250,-38000,78150,-37000"
st "ddrif2_wag_in"
blo "72250,-37200"
tm "CptNameMgr"
)
*342 (Text
uid 12202,0
va (VaSet
font "Arial,8,1"
)
xt "72250,-37000,75950,-36000"
st "wag_in_2"
blo "72250,-36200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12203,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12204,0
text (MLText
uid 12205,0
va (VaSet
font "Courier New,8,0"
)
xt "45000,-42000,45000,-42000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 12206,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "69250,-34750,70750,-33250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*343 (SaComponent
uid 12239,0
optionalChildren [
*344 (CptPort
uid 12207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12208,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "69250,-66375,70000,-65625"
)
tg (CPTG
uid 12209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12210,0
va (VaSet
)
xt "71000,-66500,72400,-65500"
st "clk"
blo "71000,-65700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 31
suid 1,0
)
)
)
*345 (CptPort
uid 12211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12212,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "69250,-70375,70000,-69625"
)
tg (CPTG
uid 12213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12214,0
va (VaSet
)
xt "71000,-70500,75100,-69500"
st "fifo_ready"
blo "71000,-69700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_ready"
t "std_logic"
o 28
suid 2,0
)
)
)
*346 (CptPort
uid 12215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12216,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "79000,-68375,79750,-67625"
)
tg (CPTG
uid 12217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12218,0
va (VaSet
)
xt "73100,-68500,78000,-67500"
st "rcode : (5:0)"
ju 2
blo "78000,-67700"
)
)
thePort (LogicalPort
decl (Decl
n "rcode"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 33
suid 3,0
)
)
)
*347 (CptPort
uid 12219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12220,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "69250,-65375,70000,-64625"
)
tg (CPTG
uid 12221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12222,0
va (VaSet
)
xt "71000,-65500,73500,-64500"
st "resetn"
blo "71000,-64700"
)
)
thePort (LogicalPort
decl (Decl
n "resetn"
t "std_logic"
o 8
suid 4,0
)
)
)
*348 (CptPort
uid 12223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12224,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "69250,-69375,70000,-68625"
)
tg (CPTG
uid 12225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12226,0
va (VaSet
)
xt "71000,-69500,73000,-68500"
st "valid"
blo "71000,-68700"
)
)
thePort (LogicalPort
decl (Decl
n "valid"
t "std_logic"
o 29
suid 5,0
)
)
)
*349 (CptPort
uid 12227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12228,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "69250,-63375,70000,-62625"
)
tg (CPTG
uid 12229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12230,0
va (VaSet
)
xt "71000,-63500,76100,-62500"
st "waddr : (5:0)"
blo "71000,-62700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "waddr"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 30
suid 6,0
)
)
)
*350 (CptPort
uid 12231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12232,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "79000,-69375,79750,-68625"
)
tg (CPTG
uid 12233,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12234,0
va (VaSet
)
xt "72800,-69500,78000,-68500"
st "wcode : (5:0)"
ju 2
blo "78000,-68700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wcode"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 32
suid 7,0
)
)
)
*351 (CptPort
uid 12235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12236,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "69250,-71375,70000,-70625"
)
tg (CPTG
uid 12237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12238,0
va (VaSet
)
xt "71000,-71500,76500,-70500"
st "fifo_ready_out"
blo "71000,-70700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_ready_out"
t "std_logic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 12240,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "70000,-72000,79000,-61000"
)
oxt "15000,5000,24000,16000"
ttg (MlTextGroup
uid 12241,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*352 (Text
uid 12242,0
va (VaSet
font "Arial,8,1"
)
xt "73250,-67000,77550,-66000"
st "ddrif2_lib"
blo "73250,-66200"
tm "BdLibraryNameMgr"
)
*353 (Text
uid 12243,0
va (VaSet
font "Arial,8,1"
)
xt "73250,-66000,79150,-65000"
st "ddrif2_wag_in"
blo "73250,-65200"
tm "CptNameMgr"
)
*354 (Text
uid 12244,0
va (VaSet
font "Arial,8,1"
)
xt "73250,-65000,76950,-64000"
st "wag_in_1"
blo "73250,-64200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12245,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12246,0
text (MLText
uid 12247,0
va (VaSet
font "Courier New,8,0"
)
xt "46000,-70000,46000,-70000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 12248,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "70250,-62750,71750,-61250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*355 (PortIoOut
uid 12249,0
shape (CompositeShape
uid 12250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12251,0
sl 0
ro 90
xt "1000,-43375,2500,-42625"
)
(Line
uid 12252,0
sl 0
ro 90
xt "2500,-43000,3000,-43000"
pts [
"3000,-43000"
"2500,-43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12253,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12254,0
va (VaSet
)
xt "-5500,-43500,0,-42500"
st "fifo_ready_out"
ju 2
blo "0,-42700"
tm "WireNameMgr"
)
)
)
*356 (Net
uid 12255,0
decl (Decl
n "fifo_ready_out"
t "std_logic"
o 99
suid 403,0
)
declText (MLText
uid 12256,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-19200,-28500,-18400"
st "fifo_ready_out             : std_logic"
)
)
*357 (SaComponent
uid 12311,0
optionalChildren [
*358 (CptPort
uid 12263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12264,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-28375,22000,-27625"
)
tg (CPTG
uid 12265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12266,0
va (VaSet
)
xt "23000,-28500,26000,-27500"
st "clk_sys"
blo "23000,-27700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 1
suid 1,0
)
)
)
*359 (CptPort
uid 12267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12268,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-32375,22000,-31625"
)
tg (CPTG
uid 12269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12270,0
va (VaSet
)
xt "23000,-32500,31100,-31500"
st "ddr_wr_addr : (31:0)"
blo "23000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*360 (CptPort
uid 12271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12272,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-31375,22000,-30625"
)
tg (CPTG
uid 12273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12274,0
va (VaSet
)
xt "23000,-31500,31400,-30500"
st "ddr_wr_data : (511:0)"
blo "23000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*361 (CptPort
uid 12275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12276,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-29375,22000,-28625"
)
tg (CPTG
uid 12277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12278,0
va (VaSet
)
xt "23000,-29500,27000,-28500"
st "ddr_wr_en"
blo "23000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_en"
t "std_logic"
o 4
suid 4,0
)
)
)
*362 (CptPort
uid 12279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12280,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-30375,22000,-29625"
)
tg (CPTG
uid 12281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12282,0
va (VaSet
)
xt "23000,-30500,30900,-29500"
st "ddr_wr_wait_request"
blo "23000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_wr_wait_request"
t "std_logic"
o 7
suid 5,0
)
)
)
*363 (CptPort
uid 12283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12284,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-35375,22000,-34625"
)
tg (CPTG
uid 12285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12286,0
va (VaSet
)
xt "23000,-35500,27100,-34500"
st "fifo_ready"
blo "23000,-34700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready"
t "std_logic"
o 5
suid 6,0
)
)
)
*364 (CptPort
uid 12287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12288,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-27375,22000,-26625"
)
tg (CPTG
uid 12289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12290,0
va (VaSet
)
xt "23000,-27500,26700,-26500"
st "rst_sys_n"
blo "23000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 6
suid 7,0
)
)
)
*365 (CptPort
uid 12291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12292,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,-31375,40750,-30625"
)
tg (CPTG
uid 12293,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12294,0
va (VaSet
)
xt "30700,-31500,39000,-30500"
st "rx_addr_proc : (31:0)"
ju 2
blo "39000,-30700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_addr_proc"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*366 (CptPort
uid 12295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12296,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,-32375,40750,-31625"
)
tg (CPTG
uid 12297,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12298,0
va (VaSet
)
xt "30400,-32500,39000,-31500"
st "rx_data_proc : (511:0)"
ju 2
blo "39000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data_proc"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 9
suid 9,0
)
)
)
*367 (CptPort
uid 12299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12300,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,-33375,40750,-32625"
)
tg (CPTG
uid 12301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12302,0
va (VaSet
)
xt "37000,-33500,39000,-32500"
st "valid"
ju 2
blo "39000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "valid"
t "std_logic"
o 10
suid 10,0
)
)
)
*368 (CptPort
uid 12303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12304,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-34375,22000,-33625"
)
tg (CPTG
uid 12305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12306,0
va (VaSet
)
xt "23000,-34500,28900,-33500"
st "fifo_ready_in_1"
blo "23000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready_in_1"
t "std_logic"
o 11
suid 13,0
)
)
)
*369 (CptPort
uid 12307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12308,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-33375,22000,-32625"
)
tg (CPTG
uid 12309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12310,0
va (VaSet
)
xt "23000,-33500,28900,-32500"
st "fifo_ready_in_2"
blo "23000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready_in_2"
t "std_logic"
o 12
suid 14,0
)
)
)
]
shape (Rectangle
uid 12312,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,-36000,40000,-25000"
)
oxt "15000,6000,33000,17000"
ttg (MlTextGroup
uid 12313,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*370 (Text
uid 12314,0
va (VaSet
font "Arial,8,1"
)
xt "27150,-28500,31450,-27500"
st "ddrif2_lib"
blo "27150,-27700"
tm "BdLibraryNameMgr"
)
*371 (Text
uid 12315,0
va (VaSet
font "Arial,8,1"
)
xt "27150,-27500,34250,-26500"
st "ddrif2_rx_proc_if"
blo "27150,-26700"
tm "CptNameMgr"
)
*372 (Text
uid 12316,0
va (VaSet
font "Arial,8,1"
)
xt "27150,-26500,32450,-25500"
st "rx_proc_if_1"
blo "27150,-25700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12317,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12318,0
text (MLText
uid 12319,0
va (VaSet
font "Courier New,8,0"
)
xt "500,-34500,500,-34500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 12320,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,-26750,23750,-25250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*373 (PortIoIn
uid 12321,0
shape (CompositeShape
uid 12322,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12323,0
sl 0
ro 270
xt "3000,-34375,4500,-33625"
)
(Line
uid 12324,0
sl 0
ro 270
xt "4500,-34000,5000,-34000"
pts [
"4500,-34000"
"5000,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12325,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12326,0
va (VaSet
)
xt "-3900,-34500,2000,-33500"
st "fifo_ready_in_1"
ju 2
blo "2000,-33700"
tm "WireNameMgr"
)
)
)
*374 (PortIoIn
uid 12327,0
shape (CompositeShape
uid 12328,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12329,0
sl 0
ro 270
xt "3000,-33375,4500,-32625"
)
(Line
uid 12330,0
sl 0
ro 270
xt "4500,-33000,5000,-33000"
pts [
"4500,-33000"
"5000,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12331,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12332,0
va (VaSet
)
xt "-3900,-33500,2000,-32500"
st "fifo_ready_in_2"
ju 2
blo "2000,-32700"
tm "WireNameMgr"
)
)
)
*375 (Net
uid 12333,0
decl (Decl
n "fifo_ready_in_1"
t "std_logic"
o 100
suid 404,0
)
declText (MLText
uid 12334,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-39200,-28500,-38400"
st "fifo_ready_in_1            : std_logic"
)
)
*376 (Net
uid 12339,0
decl (Decl
n "fifo_ready_in_2"
t "std_logic"
o 101
suid 405,0
)
declText (MLText
uid 12340,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-38400,-28500,-37600"
st "fifo_ready_in_2            : std_logic"
)
)
*377 (SaComponent
uid 12412,0
optionalChildren [
*378 (CptPort
uid 12372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12373,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,49625,100000,50375"
)
tg (CPTG
uid 12374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12375,0
va (VaSet
)
xt "101000,49500,104000,50500"
st "clk_sys"
blo "101000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 66
suid 6,0
)
)
)
*379 (CptPort
uid 12376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12377,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,48625,100000,49375"
)
tg (CPTG
uid 12378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12379,0
va (VaSet
)
xt "101000,48500,103800,49500"
st "fifo_full"
blo "101000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_full"
t "std_logic"
o 71
suid 7,0
)
)
)
*380 (CptPort
uid 12380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12381,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,51625,100000,52375"
)
tg (CPTG
uid 12382,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12383,0
va (VaSet
)
xt "101000,51500,105800,52500"
st "raddr : (8:0)"
blo "101000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "raddr"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 70
suid 8,0
)
)
)
*381 (CptPort
uid 12384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12385,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,47625,100000,48375"
)
tg (CPTG
uid 12386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12387,0
va (VaSet
)
xt "101000,47500,105200,48500"
st "valid_data"
blo "101000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "valid_data"
t "std_logic"
o 72
suid 9,0
)
)
)
*382 (CptPort
uid 12388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12389,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "111000,46625,111750,47375"
)
tg (CPTG
uid 12390,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12391,0
va (VaSet
)
xt "104800,46500,110000,47500"
st "wcode : (8:0)"
ju 2
blo "110000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "wcode"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 64
suid 10,0
)
)
)
*383 (CptPort
uid 12392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12393,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,50625,100000,51375"
)
tg (CPTG
uid 12394,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12395,0
va (VaSet
)
xt "101000,50500,104700,51500"
st "rst_sys_n"
blo "101000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 6
suid 11,0
)
)
)
*384 (CptPort
uid 12396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12397,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,43625,100000,44375"
)
tg (CPTG
uid 12398,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12399,0
va (VaSet
)
xt "101000,43500,105600,44500"
st "fifo_full_out"
blo "101000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_full_out"
t "std_logic"
o 7
suid 13,0
)
)
)
*385 (CptPort
uid 12400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12401,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,40625,100000,41375"
)
tg (CPTG
uid 12402,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12403,0
va (VaSet
)
xt "101000,40500,106600,41500"
st "data_avail_out"
blo "101000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_avail_out"
t "std_logic"
o 8
suid 15,0
)
)
)
*386 (CptPort
uid 12404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12405,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,41625,100000,42375"
)
tg (CPTG
uid 12406,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12407,0
va (VaSet
)
xt "101000,41500,107000,42500"
st "data_avail_in_1"
blo "101000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "data_avail_in_1"
t "std_logic"
o 9
suid 17,0
)
)
)
*387 (CptPort
uid 12408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12409,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99250,42625,100000,43375"
)
tg (CPTG
uid 12410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12411,0
va (VaSet
)
xt "101000,42500,107000,43500"
st "data_avail_in_2"
blo "101000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "data_avail_in_2"
t "std_logic"
o 10
suid 18,0
)
)
)
]
shape (Rectangle
uid 12413,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,40000,111000,57000"
)
oxt "15000,6000,26000,20000"
ttg (MlTextGroup
uid 12414,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*388 (Text
uid 12415,0
va (VaSet
font "Arial,8,1"
)
xt "101750,53000,106050,54000"
st "ddrif2_lib"
blo "101750,53800"
tm "BdLibraryNameMgr"
)
*389 (Text
uid 12416,0
va (VaSet
font "Arial,8,1"
)
xt "101750,54000,110850,55000"
st "ddrif2_rag_out_3_512"
blo "101750,54800"
tm "CptNameMgr"
)
*390 (Text
uid 12417,0
va (VaSet
font "Arial,8,1"
)
xt "101750,55000,108650,56000"
st "rag_out_3_512_1"
blo "101750,55800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12418,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12419,0
text (MLText
uid 12420,0
va (VaSet
font "Courier New,8,0"
)
xt "77500,44000,77500,44000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 12421,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "100250,55250,101750,56750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*391 (PortIoIn
uid 12422,0
shape (CompositeShape
uid 12423,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12424,0
sl 0
ro 270
xt "5000,42625,6500,43375"
)
(Line
uid 12425,0
sl 0
ro 270
xt "6500,43000,7000,43000"
pts [
"6500,43000"
"7000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12426,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12427,0
va (VaSet
)
xt "-2000,42500,4000,43500"
st "data_avail_in_2"
ju 2
blo "4000,43300"
tm "WireNameMgr"
)
)
)
*392 (PortIoIn
uid 12428,0
shape (CompositeShape
uid 12429,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12430,0
sl 0
ro 270
xt "5000,41625,6500,42375"
)
(Line
uid 12431,0
sl 0
ro 270
xt "6500,42000,7000,42000"
pts [
"6500,42000"
"7000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12432,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12433,0
va (VaSet
)
xt "-2000,41500,4000,42500"
st "data_avail_in_1"
ju 2
blo "4000,42300"
tm "WireNameMgr"
)
)
)
*393 (PortIoOut
uid 12434,0
shape (CompositeShape
uid 12435,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12436,0
sl 0
ro 90
xt "5000,40625,6500,41375"
)
(Line
uid 12437,0
sl 0
ro 90
xt "6500,41000,7000,41000"
pts [
"7000,41000"
"6500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12438,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12439,0
va (VaSet
)
xt "-1600,40500,4000,41500"
st "data_avail_out"
ju 2
blo "4000,41300"
tm "WireNameMgr"
)
)
)
*394 (Net
uid 12440,0
decl (Decl
n "data_avail_out"
t "std_logic"
o 102
suid 406,0
)
declText (MLText
uid 12441,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-24000,-28500,-23200"
st "data_avail_out             : std_logic"
)
)
*395 (Net
uid 12446,0
decl (Decl
n "data_avail_in_2"
t "std_logic"
o 103
suid 407,0
)
declText (MLText
uid 12447,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-45600,-28500,-44800"
st "data_avail_in_2            : std_logic"
)
)
*396 (Net
uid 12452,0
decl (Decl
n "data_avail_in_1"
t "std_logic"
o 104
suid 408,0
)
declText (MLText
uid 12453,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-46400,-28500,-45600"
st "data_avail_in_1            : std_logic"
)
)
*397 (PortIoOut
uid 12458,0
shape (CompositeShape
uid 12459,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12460,0
sl 0
ro 90
xt "5000,43625,6500,44375"
)
(Line
uid 12461,0
sl 0
ro 90
xt "6500,44000,7000,44000"
pts [
"7000,44000"
"6500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12462,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12463,0
va (VaSet
)
xt "-600,43500,4000,44500"
st "fifo_full_out"
ju 2
blo "4000,44300"
tm "WireNameMgr"
)
)
)
*398 (Net
uid 12464,0
decl (Decl
n "fifo_full_out"
t "std_logic"
o 105
suid 409,0
)
declText (MLText
uid 12465,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-20000,-28500,-19200"
st "fifo_full_out              : std_logic"
)
)
*399 (SaComponent
uid 12546,0
optionalChildren [
*400 (CptPort
uid 12478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12479,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,67625,22000,68375"
)
tg (CPTG
uid 12480,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12481,0
va (VaSet
)
xt "23000,67500,26000,68500"
st "clk_sys"
blo "23000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 1
suid 1,0
)
)
)
*401 (CptPort
uid 12482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12483,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,59625,22000,60375"
)
tg (CPTG
uid 12484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12485,0
va (VaSet
)
xt "23000,59500,30900,60500"
st "ddr_rd_addr : (31:0)"
blo "23000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_rd_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*402 (CptPort
uid 12486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12487,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,58625,22000,59375"
)
tg (CPTG
uid 12488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12489,0
va (VaSet
)
xt "23000,58500,26800,59500"
st "ddr_rd_en"
blo "23000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_rd_en"
t "std_logic"
o 3
suid 3,0
)
)
)
*403 (CptPort
uid 12490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12491,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,60625,22000,61375"
)
tg (CPTG
uid 12492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12493,0
va (VaSet
)
xt "23000,60500,31200,61500"
st "ddr_rd_data : (511:0)"
blo "23000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_rd_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 9
suid 4,0
)
)
)
*404 (CptPort
uid 12494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12495,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,61625,22000,62375"
)
tg (CPTG
uid 12496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12497,0
va (VaSet
)
xt "23000,61500,29800,62500"
st "ddr_rd_data_valid"
blo "23000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_rd_data_valid"
t "std_logic"
o 10
suid 5,0
)
)
)
*405 (CptPort
uid 12498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12499,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,62625,22000,63375"
)
tg (CPTG
uid 12500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12501,0
va (VaSet
)
xt "23000,62500,30700,63500"
st "ddr_rd_wait_request"
blo "23000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_rd_wait_request"
t "std_logic"
o 11
suid 6,0
)
)
)
*406 (CptPort
uid 12502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12503,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,49625,22000,50375"
)
tg (CPTG
uid 12504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12505,0
va (VaSet
)
xt "23000,49500,27100,50500"
st "fifo_ready"
blo "23000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready"
t "std_logic"
o 5
suid 7,0
)
)
)
*407 (CptPort
uid 12506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12507,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,66625,22000,67375"
)
tg (CPTG
uid 12508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12509,0
va (VaSet
)
xt "23000,66500,26700,67500"
st "rst_sys_n"
blo "23000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 6
suid 8,0
)
)
)
*408 (CptPort
uid 12510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12511,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,57625,40750,58375"
)
tg (CPTG
uid 12512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12513,0
va (VaSet
)
xt "30800,57500,39000,58500"
st "tx_addr_proc : (31:0)"
ju 2
blo "39000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_addr_proc"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 9,0
)
)
)
*409 (CptPort
uid 12514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12515,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,56625,40750,57375"
)
tg (CPTG
uid 12516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12517,0
va (VaSet
)
xt "37000,56500,39000,57500"
st "valid"
ju 2
blo "39000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "valid"
t "std_logic"
o 13
suid 10,0
)
)
)
*410 (CptPort
uid 12518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12519,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,65625,40750,66375"
)
tg (CPTG
uid 12520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12521,0
va (VaSet
)
xt "34800,65500,39000,66500"
st "valid_data"
ju 2
blo "39000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "valid_data"
t "std_logic"
o 8
suid 11,0
)
)
)
*411 (CptPort
uid 12522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12523,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,67625,40750,68375"
)
tg (CPTG
uid 12524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12525,0
va (VaSet
)
xt "36200,67500,39000,68500"
st "fifo_full"
ju 2
blo "39000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_full"
t "std_logic"
o 4
suid 12,0
)
)
)
*412 (CptPort
uid 12526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12527,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,69625,40750,70375"
)
tg (CPTG
uid 12528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12529,0
va (VaSet
)
xt "32800,69500,39000,70500"
st "tx_data : (511:0)"
ju 2
blo "39000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 7
suid 14,0
)
)
)
*413 (CptPort
uid 12530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12531,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,50625,22000,51375"
)
tg (CPTG
uid 12532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12533,0
va (VaSet
)
xt "23000,50500,28900,51500"
st "fifo_ready_in_1"
blo "23000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready_in_1"
t "std_logic"
o 14
suid 18,0
)
)
)
*414 (CptPort
uid 12534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12535,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,51625,22000,52375"
)
tg (CPTG
uid 12536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12537,0
va (VaSet
)
xt "23000,51500,28900,52500"
st "fifo_ready_in_2"
blo "23000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready_in_2"
t "std_logic"
o 15
suid 19,0
)
)
)
*415 (CptPort
uid 12538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12539,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,53625,22000,54375"
)
tg (CPTG
uid 12540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12541,0
va (VaSet
)
xt "23000,53500,28000,54500"
st "fifo_full_in_1"
blo "23000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_full_in_1"
t "std_logic"
o 16
suid 23,0
)
)
)
*416 (CptPort
uid 12542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12543,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,54625,22000,55375"
)
tg (CPTG
uid 12544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12545,0
va (VaSet
)
xt "23000,54500,28000,55500"
st "fifo_full_in_2"
blo "23000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_full_in_2"
t "std_logic"
o 17
suid 24,0
)
)
)
]
shape (Rectangle
uid 12547,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,49000,40000,72000"
)
oxt "15000,-2000,33000,21000"
ttg (MlTextGroup
uid 12548,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*417 (Text
uid 12549,0
va (VaSet
font "Arial,8,1"
)
xt "31650,50000,35950,51000"
st "ddrif2_lib"
blo "31650,50800"
tm "BdLibraryNameMgr"
)
*418 (Text
uid 12550,0
va (VaSet
font "Arial,8,1"
)
xt "31650,51000,38750,52000"
st "ddrif2_tx_proc_if"
blo "31650,51800"
tm "CptNameMgr"
)
*419 (Text
uid 12551,0
va (VaSet
font "Arial,8,1"
)
xt "31650,52000,36950,53000"
st "tx_proc_if_1"
blo "31650,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12552,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12553,0
text (MLText
uid 12554,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,59000,3000,59000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 12555,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,70250,23750,71750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*420 (PortIoIn
uid 12568,0
shape (CompositeShape
uid 12569,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12570,0
sl 0
ro 270
xt "10000,53625,11500,54375"
)
(Line
uid 12571,0
sl 0
ro 270
xt "11500,54000,12000,54000"
pts [
"11500,54000"
"12000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12572,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12573,0
va (VaSet
)
xt "4000,53500,9000,54500"
st "fifo_full_in_1"
ju 2
blo "9000,54300"
tm "WireNameMgr"
)
)
)
*421 (PortIoIn
uid 12574,0
shape (CompositeShape
uid 12575,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12576,0
sl 0
ro 270
xt "10000,54625,11500,55375"
)
(Line
uid 12577,0
sl 0
ro 270
xt "11500,55000,12000,55000"
pts [
"11500,55000"
"12000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12578,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12579,0
va (VaSet
)
xt "4000,54500,9000,55500"
st "fifo_full_in_2"
ju 2
blo "9000,55300"
tm "WireNameMgr"
)
)
)
*422 (Net
uid 12598,0
decl (Decl
n "fifo_full_in_1"
t "std_logic"
o 106
suid 411,0
)
declText (MLText
uid 12599,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-40800,-28500,-40000"
st "fifo_full_in_1             : std_logic"
)
)
*423 (Net
uid 12604,0
decl (Decl
n "fifo_full_in_2"
t "std_logic"
o 107
suid 412,0
)
declText (MLText
uid 12605,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,-40000,-28500,-39200"
st "fifo_full_in_2             : std_logic"
)
)
*424 (SaComponent
uid 12685,0
optionalChildren [
*425 (CptPort
uid 12637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12638,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-53375,20000,-52625"
)
tg (CPTG
uid 12639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12640,0
va (VaSet
)
xt "21000,-53500,24200,-52500"
st "clk_pcie"
blo "21000,-52700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_pcie"
t "std_logic"
o 1
suid 3,0
)
)
)
*426 (CptPort
uid 12641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12642,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-63375,20000,-62625"
)
tg (CPTG
uid 12643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12644,0
va (VaSet
)
xt "21000,-63500,25100,-62500"
st "fifo_ready"
blo "21000,-62700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready"
t "std_logic"
o 2
suid 4,0
)
)
)
*427 (CptPort
uid 12645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12646,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-61375,20000,-60625"
)
tg (CPTG
uid 12647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12648,0
va (VaSet
)
xt "21000,-61500,30500,-60500"
st "rd_dma_address : (31:0)"
blo "21000,-60700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 5,0
)
)
)
*428 (CptPort
uid 12649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12650,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-59375,20000,-58625"
)
tg (CPTG
uid 12651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12652,0
va (VaSet
)
xt "21000,-59500,31300,-58500"
st "rd_dma_burst_count : (3:0)"
blo "21000,-58700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_burst_count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
suid 6,0
)
)
)
*429 (CptPort
uid 12653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12654,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-58375,20000,-57625"
)
tg (CPTG
uid 12655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12656,0
va (VaSet
)
xt "21000,-58500,30400,-57500"
st "rd_dma_byte_en : (63:0)"
blo "21000,-57700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 5
suid 7,0
)
)
)
*430 (CptPort
uid 12657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12658,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-57375,20000,-56625"
)
tg (CPTG
uid 12659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12660,0
va (VaSet
)
xt "21000,-57500,29100,-56500"
st "rd_dma_wait_request"
blo "21000,-56700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_dma_wait_request"
t "std_logic"
o 9
suid 8,0
)
)
)
*431 (CptPort
uid 12661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12662,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-56375,20000,-55625"
)
tg (CPTG
uid 12663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12664,0
va (VaSet
)
xt "21000,-56500,26500,-55500"
st "rd_dma_write"
blo "21000,-55700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_write"
t "std_logic"
o 6
suid 9,0
)
)
)
*432 (CptPort
uid 12665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12666,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-60375,20000,-59625"
)
tg (CPTG
uid 12667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12668,0
va (VaSet
)
xt "21000,-60500,31700,-59500"
st "rd_dma_write_data : (511:0)"
blo "21000,-59700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_write_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 7
suid 10,0
)
)
)
*433 (CptPort
uid 12669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12670,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-52375,20000,-51625"
)
tg (CPTG
uid 12671,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12672,0
va (VaSet
)
xt "21000,-52500,25300,-51500"
st "rst_pcie_n"
blo "21000,-51700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 8
suid 11,0
)
)
)
*434 (CptPort
uid 12673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12674,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,-59375,40750,-58625"
)
tg (CPTG
uid 12675,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12676,0
va (VaSet
)
xt "30800,-59500,39000,-58500"
st "rx_addr_pcie : (31:0)"
ju 2
blo "39000,-58700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_addr_pcie"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 12,0
)
)
)
*435 (CptPort
uid 12677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12678,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,-60375,40750,-59625"
)
tg (CPTG
uid 12679,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12680,0
va (VaSet
)
xt "30500,-60500,39000,-59500"
st "rx_data_pcie : (511:0)"
ju 2
blo "39000,-59700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data_pcie"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 11
suid 13,0
)
)
)
*436 (CptPort
uid 12681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12682,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,-61375,40750,-60625"
)
tg (CPTG
uid 12683,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12684,0
va (VaSet
)
xt "37000,-61500,39000,-60500"
st "valid"
ju 2
blo "39000,-60700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "valid"
t "std_logic"
o 12
suid 14,0
)
)
)
]
shape (Rectangle
uid 12686,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "20000,-64000,40000,-50000"
)
oxt "15000,6000,35000,20000"
ttg (MlTextGroup
uid 12687,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*437 (Text
uid 12688,0
va (VaSet
font "Arial,8,1"
)
xt "27250,-53000,31550,-52000"
st "ddrif2_lib"
blo "27250,-52200"
tm "BdLibraryNameMgr"
)
*438 (Text
uid 12689,0
va (VaSet
font "Arial,8,1"
)
xt "27250,-52000,34150,-51000"
st "ddrif2_rx_pcie_if"
blo "27250,-51200"
tm "CptNameMgr"
)
*439 (Text
uid 12690,0
va (VaSet
font "Arial,8,1"
)
xt "27250,-51000,32350,-50000"
st "rx_pcie_if_1"
blo "27250,-50200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12691,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12692,0
text (MLText
uid 12693,0
va (VaSet
font "Courier New,8,0"
)
xt "-1500,-61000,-1500,-61000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 12694,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "20250,-51750,21750,-50250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*440 (SaComponent
uid 12751,0
optionalChildren [
*441 (CptPort
uid 12695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12696,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,24625,22000,25375"
)
tg (CPTG
uid 12697,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12698,0
va (VaSet
)
xt "23000,24500,26200,25500"
st "clk_pcie"
blo "23000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_pcie"
t "std_logic"
o 1
suid 1,0
)
)
)
*442 (CptPort
uid 12699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12700,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,14625,22000,15375"
)
tg (CPTG
uid 12701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12702,0
va (VaSet
)
xt "23000,14500,27100,15500"
st "fifo_ready"
blo "23000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready"
t "std_logic"
o 3
suid 2,0
)
)
)
*443 (CptPort
uid 12703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12704,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,23625,22000,24375"
)
tg (CPTG
uid 12705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12706,0
va (VaSet
)
xt "23000,23500,27300,24500"
st "rst_pcie_n"
blo "23000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 4
suid 3,0
)
)
)
*444 (CptPort
uid 12707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12708,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,23625,40750,24375"
)
tg (CPTG
uid 12709,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12710,0
va (VaSet
)
xt "30900,23500,39000,24500"
st "tx_addr_pcie : (31:0)"
ju 2
blo "39000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_addr_pcie"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 4,0
)
)
)
*445 (CptPort
uid 12711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12712,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,22625,40750,23375"
)
tg (CPTG
uid 12713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12714,0
va (VaSet
)
xt "37000,22500,39000,23500"
st "valid"
ju 2
blo "39000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "valid"
t "std_logic"
o 11
suid 5,0
)
)
)
*446 (CptPort
uid 12715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12716,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,18625,22000,19375"
)
tg (CPTG
uid 12717,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12718,0
va (VaSet
)
xt "23000,18500,32700,19500"
st "wr_dma_address : (31:0)"
blo "23000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 7
suid 6,0
)
)
)
*447 (CptPort
uid 12719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12720,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,20625,22000,21375"
)
tg (CPTG
uid 12721,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12722,0
va (VaSet
)
xt "23000,20500,33500,21500"
st "wr_dma_burst_count : (3:0)"
blo "23000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_burst_count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 7,0
)
)
)
*448 (CptPort
uid 12723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12724,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,17625,22000,18375"
)
tg (CPTG
uid 12725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12726,0
va (VaSet
)
xt "23000,17500,28500,18500"
st "wr_dma_read"
blo "23000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_read"
t "std_logic"
o 9
suid 8,0
)
)
)
*449 (CptPort
uid 12727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12728,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,19625,22000,20375"
)
tg (CPTG
uid 12729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12730,0
va (VaSet
)
xt "23000,19500,33700,20500"
st "wr_dma_read_data : (511:0)"
blo "23000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_dma_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 12
suid 9,0
)
)
)
*450 (CptPort
uid 12731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12732,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,21625,22000,22375"
)
tg (CPTG
uid 12733,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12734,0
va (VaSet
)
xt "23000,21500,32700,22500"
st "wr_dma_read_data_valid"
blo "23000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_dma_read_data_valid"
t "std_logic"
o 13
suid 10,0
)
)
)
*451 (CptPort
uid 12735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12736,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,22625,22000,23375"
)
tg (CPTG
uid 12737,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12738,0
va (VaSet
)
xt "23000,22500,31300,23500"
st "wr_dma_wait_request"
blo "23000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_dma_wait_request"
t "std_logic"
o 14
suid 11,0
)
)
)
*452 (CptPort
uid 12739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12740,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,28625,40750,29375"
)
tg (CPTG
uid 12741,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12742,0
va (VaSet
)
xt "34800,28500,39000,29500"
st "valid_data"
ju 2
blo "39000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "valid_data"
t "std_logic"
o 6
suid 13,0
)
)
)
*453 (CptPort
uid 12743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12744,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,30625,40750,31375"
)
tg (CPTG
uid 12745,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12746,0
va (VaSet
)
xt "36200,30500,39000,31500"
st "fifo_full"
ju 2
blo "39000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_full"
t "std_logic"
o 2
suid 15,0
)
)
)
*454 (CptPort
uid 12747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12748,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,31625,40750,32375"
)
tg (CPTG
uid 12749,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12750,0
va (VaSet
)
xt "32800,31500,39000,32500"
st "tx_data : (511:0)"
ju 2
blo "39000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 5
suid 17,0
)
)
)
]
shape (Rectangle
uid 12752,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,14000,40000,33000"
)
oxt "15000,0,33000,19000"
ttg (MlTextGroup
uid 12753,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*455 (Text
uid 12754,0
va (VaSet
font "Arial,8,1"
)
xt "28750,14500,33050,15500"
st "ddrif2_lib"
blo "28750,15300"
tm "BdLibraryNameMgr"
)
*456 (Text
uid 12755,0
va (VaSet
font "Arial,8,1"
)
xt "28750,15500,35650,16500"
st "ddrif2_tx_pcie_if"
blo "28750,16300"
tm "CptNameMgr"
)
*457 (Text
uid 12756,0
va (VaSet
font "Arial,8,1"
)
xt "28750,16500,33850,17500"
st "tx_pcie_if_1"
blo "28750,17300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12757,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12758,0
text (MLText
uid 12759,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,22500,3000,22500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 12760,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,31250,23750,32750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*458 (SaComponent
uid 12878,0
optionalChildren [
*459 (CptPort
uid 12830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12831,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,625,40750,1375"
)
tg (CPTG
uid 12832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12833,0
va (VaSet
)
xt "36100,500,39000,1500"
st "clk_ddr"
ju 2
blo "39000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 27
suid 1,0
)
)
)
*460 (CptPort
uid 12834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12835,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "25250,-6375,26000,-5625"
)
tg (CPTG
uid 12836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12837,0
va (VaSet
)
xt "27000,-6500,30800,-5500"
st "ddr_rd_en"
blo "27000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_rd_en"
t "std_logic"
o 22
suid 2,0
)
)
)
*461 (CptPort
uid 12838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12839,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "25250,-7375,26000,-6625"
)
tg (CPTG
uid 12840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12841,0
va (VaSet
)
xt "27000,-7500,31000,-6500"
st "ddr_wr_en"
blo "27000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_en"
t "std_logic"
o 13
suid 3,0
)
)
)
*462 (CptPort
uid 12842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12843,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,-6375,40750,-5625"
)
tg (CPTG
uid 12844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12845,0
va (VaSet
)
xt "33500,-6500,39000,-5500"
st "pcie_proc_sel"
ju 2
blo "39000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pcie_proc_sel"
t "std_logic"
o 62
suid 4,0
)
)
)
*463 (CptPort
uid 12846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12847,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "25250,-8375,26000,-7625"
)
tg (CPTG
uid 12848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12849,0
va (VaSet
)
xt "27000,-8500,32500,-7500"
st "rd_dma_write"
blo "27000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_write"
t "std_logic"
o 6
suid 5,0
)
)
)
*464 (CptPort
uid 12850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12851,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,-8375,40750,-7625"
)
tg (CPTG
uid 12852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12853,0
va (VaSet
)
xt "33200,-8500,39000,-7500"
st "read_write_sel"
ju 2
blo "39000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "read_write_sel"
t "std_logic"
o 63
suid 6,0
)
)
)
*465 (CptPort
uid 12854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12855,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "25250,-2375,26000,-1625"
)
tg (CPTG
uid 12856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12857,0
va (VaSet
)
xt "27000,-2500,30600,-1500"
st "rst_ddr_n"
blo "27000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 8
suid 7,0
)
)
)
*466 (CptPort
uid 12858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12859,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "25250,-5375,26000,-4625"
)
tg (CPTG
uid 12860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12861,0
va (VaSet
)
xt "27000,-5500,32500,-4500"
st "wr_dma_read"
blo "27000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_read"
t "std_logic"
o 16
suid 8,0
)
)
)
*467 (CptPort
uid 12862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12863,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "25250,-375,26000,375"
)
tg (CPTG
uid 12864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12865,0
va (VaSet
)
xt "27000,-500,30200,500"
st "clk_pcie"
blo "27000,300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_pcie"
t "std_logic"
o 9
suid 9,0
)
)
)
*468 (CptPort
uid 12866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12867,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "25250,1625,26000,2375"
)
tg (CPTG
uid 12868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12869,0
va (VaSet
)
xt "27000,1500,31300,2500"
st "rst_pcie_n"
blo "27000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 10
suid 10,0
)
)
)
*469 (CptPort
uid 12870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12871,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "25250,3625,26000,4375"
)
tg (CPTG
uid 12872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12873,0
va (VaSet
)
xt "27000,3500,30000,4500"
st "clk_sys"
blo "27000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 11
suid 12,0
)
)
)
*470 (CptPort
uid 12874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12875,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "25250,5625,26000,6375"
)
tg (CPTG
uid 12876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12877,0
va (VaSet
)
xt "27000,5500,30700,6500"
st "rst_sys_n"
blo "27000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 13,0
)
)
)
]
shape (Rectangle
uid 12879,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,-9000,40000,9000"
)
oxt "15000,-1000,29000,17000"
ttg (MlTextGroup
uid 12880,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*471 (Text
uid 12881,0
va (VaSet
font "Arial,8,1"
)
xt "31550,-3500,35850,-2500"
st "ddrif2_lib"
blo "31550,-2700"
tm "BdLibraryNameMgr"
)
*472 (Text
uid 12882,0
va (VaSet
font "Arial,8,1"
)
xt "31550,-2500,36850,-1500"
st "ddrif2_if_sel"
blo "31550,-1700"
tm "CptNameMgr"
)
*473 (Text
uid 12883,0
va (VaSet
font "Arial,8,1"
)
xt "31550,-1500,34650,-500"
st "if_sel_1"
blo "31550,-700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12884,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12885,0
text (MLText
uid 12886,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,-500,2000,-500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 12887,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,7250,27750,8750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*474 (Wire
uid 157,0
shape (OrthoPolyLine
uid 158,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,-61000,19250,-61000"
pts [
"3000,-61000"
"19250,-61000"
]
)
start &12
end &427
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 162,0
va (VaSet
)
xt "3000,-62000,12500,-61000"
st "rd_dma_address : (31:0)"
blo "3000,-61200"
tm "WireNameMgr"
)
)
on &18
)
*475 (Wire
uid 167,0
shape (OrthoPolyLine
uid 168,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,-60000,19250,-60000"
pts [
"3000,-60000"
"19250,-60000"
]
)
start &13
end &432
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 172,0
va (VaSet
)
xt "3000,-61000,13700,-60000"
st "rd_dma_write_data : (511:0)"
blo "3000,-60200"
tm "WireNameMgr"
)
)
on &19
)
*476 (Wire
uid 177,0
shape (OrthoPolyLine
uid 178,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,-59000,19250,-59000"
pts [
"3000,-59000"
"19250,-59000"
]
)
start &14
end &428
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "3000,-60000,13300,-59000"
st "rd_dma_burst_count : (3:0)"
blo "3000,-59200"
tm "WireNameMgr"
)
)
on &20
)
*477 (Wire
uid 187,0
shape (OrthoPolyLine
uid 188,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,-58000,19250,-58000"
pts [
"3000,-58000"
"19250,-58000"
]
)
start &15
end &429
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 192,0
va (VaSet
)
xt "5000,-59000,14400,-58000"
st "rd_dma_byte_en : (63:0)"
blo "5000,-58200"
tm "WireNameMgr"
)
)
on &21
)
*478 (Wire
uid 203,0
shape (OrthoPolyLine
uid 204,0
va (VaSet
vasetType 3
)
xt "3000,-57000,19250,-57000"
pts [
"3000,-57000"
"19250,-57000"
]
)
start &22
end &430
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208,0
va (VaSet
)
xt "5000,-58000,13100,-57000"
st "rd_dma_wait_request"
blo "5000,-57200"
tm "WireNameMgr"
)
)
on &23
)
*479 (Wire
uid 213,0
optionalChildren [
*480 (BdJunction
uid 673,0
ps "OnConnectorStrategy"
shape (Circle
uid 674,0
va (VaSet
vasetType 1
)
xt "13600,-56400,14400,-55600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 214,0
va (VaSet
vasetType 3
)
xt "3000,-56000,19250,-56000"
pts [
"3000,-56000"
"19250,-56000"
]
)
start &16
end &431
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
)
xt "5000,-57000,10500,-56000"
st "rd_dma_write"
blo "5000,-56200"
tm "WireNameMgr"
)
)
on &24
)
*481 (Wire
uid 223,0
optionalChildren [
*482 (BdJunction
uid 519,0
ps "OnConnectorStrategy"
shape (Circle
uid 520,0
va (VaSet
vasetType 1
)
xt "15600,-53400,16400,-52600"
radius 400
)
)
*483 (BdJunction
uid 1459,0
ps "OnConnectorStrategy"
shape (Circle
uid 1460,0
va (VaSet
vasetType 1
)
xt "17600,-53399,18400,-52599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 224,0
va (VaSet
vasetType 3
)
xt "3000,-53000,19250,-53000"
pts [
"3000,-53000"
"19250,-53000"
]
)
start &17
end &425
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 228,0
va (VaSet
)
xt "5000,-54000,8200,-53000"
st "clk_pcie"
blo "5000,-53200"
tm "WireNameMgr"
)
)
on &25
)
*484 (Wire
uid 239,0
optionalChildren [
*485 (BdJunction
uid 827,0
ps "OnConnectorStrategy"
shape (Circle
uid 828,0
va (VaSet
vasetType 1
)
xt "18600,-52399,19400,-51599"
radius 400
)
)
*486 (BdJunction
uid 9650,0
ps "OnConnectorStrategy"
shape (Circle
uid 9651,0
va (VaSet
vasetType 1
)
xt "8600,-52400,9400,-51600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "3000,-52000,19250,-52000"
pts [
"3000,-52000"
"19250,-52000"
]
)
start &176
end &433
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
)
xt "5000,-53000,9300,-52000"
st "rst_pcie_n"
blo "5000,-52200"
tm "WireNameMgr"
)
)
on &182
)
*487 (Wire
uid 315,0
shape (OrthoPolyLine
uid 316,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,-32000,21250,-32000"
pts [
"5000,-32000"
"21250,-32000"
]
)
start &28
end &359
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 320,0
va (VaSet
)
xt "12000,-33000,20100,-32000"
st "ddr_wr_addr : (31:0)"
blo "12000,-32200"
tm "WireNameMgr"
)
)
on &31
)
*488 (Wire
uid 325,0
shape (OrthoPolyLine
uid 326,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,-31000,21250,-31000"
pts [
"5000,-31000"
"21250,-31000"
]
)
start &29
end &360
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
va (VaSet
)
xt "6000,-32000,14400,-31000"
st "ddr_wr_data : (511:0)"
blo "6000,-31200"
tm "WireNameMgr"
)
)
on &32
)
*489 (Wire
uid 335,0
optionalChildren [
*490 (BdJunction
uid 681,0
ps "OnConnectorStrategy"
shape (Circle
uid 682,0
va (VaSet
vasetType 1
)
xt "12600,-29400,13400,-28600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 336,0
va (VaSet
vasetType 3
)
xt "5000,-29000,21250,-29000"
pts [
"5000,-29000"
"21250,-29000"
]
)
start &30
end &361
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 339,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 340,0
va (VaSet
)
xt "7000,-30000,11000,-29000"
st "ddr_wr_en"
blo "7000,-29200"
tm "WireNameMgr"
)
)
on &33
)
*491 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "5000,-30000,21250,-30000"
pts [
"5000,-30000"
"21250,-30000"
]
)
start &34
end &362
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "12000,-31000,19900,-30000"
st "ddr_wr_wait_request"
blo "12000,-30200"
tm "WireNameMgr"
)
)
on &35
)
*492 (Wire
uid 361,0
optionalChildren [
*493 (BdJunction
uid 645,0
ps "OnConnectorStrategy"
shape (Circle
uid 646,0
va (VaSet
vasetType 1
)
xt "14600,-28400,15400,-27600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 362,0
va (VaSet
vasetType 3
)
xt "5000,-28000,21250,-28000"
pts [
"5000,-28000"
"21250,-28000"
]
)
start &27
end &358
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
)
xt "7000,-29000,10000,-28000"
st "clk_sys"
blo "7000,-28200"
tm "WireNameMgr"
)
)
on &36
)
*494 (Wire
uid 455,0
optionalChildren [
*495 (BdJunction
uid 689,0
ps "OnConnectorStrategy"
shape (Circle
uid 690,0
va (VaSet
vasetType 1
)
xt "19600,17600,20400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 456,0
va (VaSet
vasetType 3
)
xt "8000,18000,21250,18000"
pts [
"8000,18000"
"21250,18000"
]
)
start &37
end &448
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 460,0
va (VaSet
)
xt "14000,17000,19500,18000"
st "wr_dma_read"
blo "14000,17800"
tm "WireNameMgr"
)
)
on &43
)
*496 (Wire
uid 465,0
shape (OrthoPolyLine
uid 466,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,19000,21250,19000"
pts [
"8000,19000"
"21250,19000"
]
)
start &38
end &446
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 470,0
va (VaSet
)
xt "12000,18000,21700,19000"
st "wr_dma_address : (31:0)"
blo "12000,18800"
tm "WireNameMgr"
)
)
on &44
)
*497 (Wire
uid 475,0
shape (OrthoPolyLine
uid 476,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,20000,21250,20000"
pts [
"8000,20000"
"21250,20000"
]
)
start &40
end &449
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 480,0
va (VaSet
)
xt "8000,19000,18700,20000"
st "wr_dma_read_data : (511:0)"
blo "8000,19800"
tm "WireNameMgr"
)
)
on &45
)
*498 (Wire
uid 485,0
shape (OrthoPolyLine
uid 486,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,21000,21250,21000"
pts [
"8000,21000"
"21250,21000"
]
)
start &39
end &447
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 490,0
va (VaSet
)
xt "7000,20000,17500,21000"
st "wr_dma_burst_count : (3:0)"
blo "7000,20800"
tm "WireNameMgr"
)
)
on &46
)
*499 (Wire
uid 495,0
shape (OrthoPolyLine
uid 496,0
va (VaSet
vasetType 3
)
xt "8000,22000,21250,22000"
pts [
"8000,22000"
"21250,22000"
]
)
start &41
end &450
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 500,0
va (VaSet
)
xt "12000,21000,21700,22000"
st "wr_dma_read_data_valid"
blo "12000,21800"
tm "WireNameMgr"
)
)
on &47
)
*500 (Wire
uid 505,0
shape (OrthoPolyLine
uid 506,0
va (VaSet
vasetType 3
)
xt "8000,23000,21250,23000"
pts [
"8000,23000"
"21250,23000"
]
)
start &42
end &451
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 510,0
va (VaSet
)
xt "8000,22000,16300,23000"
st "wr_dma_wait_request"
blo "8000,22800"
tm "WireNameMgr"
)
)
on &48
)
*501 (Wire
uid 513,0
optionalChildren [
*502 (BdJunction
uid 9250,0
ps "OnConnectorStrategy"
shape (Circle
uid 9251,0
va (VaSet
vasetType 1
)
xt "15600,10600,16400,11400"
radius 400
)
)
*503 (BdJunction
uid 11537,0
ps "OnConnectorStrategy"
shape (Circle
uid 11538,0
va (VaSet
vasetType 1
)
xt "15600,-400,16400,400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 514,0
va (VaSet
vasetType 3
)
xt "16000,-52991,21250,25000"
pts [
"16000,-52991"
"16000,25000"
"21250,25000"
]
)
start &482
end &441
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 517,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 518,0
va (VaSet
)
xt "17000,24000,20200,25000"
st "clk_pcie"
blo "17000,24800"
tm "WireNameMgr"
)
)
on &25
)
*504 (Wire
uid 583,0
optionalChildren [
*505 (BdJunction
uid 697,0
ps "OnConnectorStrategy"
shape (Circle
uid 698,0
va (VaSet
vasetType 1
)
xt "13600,58600,14400,59400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 584,0
va (VaSet
vasetType 3
)
xt "12000,59000,21250,59000"
pts [
"12000,59000"
"21250,59000"
]
)
start &49
end &402
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 588,0
va (VaSet
isHidden 1
)
xt "14000,58000,17800,59000"
st "ddr_rd_en"
blo "14000,58800"
tm "WireNameMgr"
)
)
on &54
)
*506 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
)
xt "12000,62000,21250,62000"
pts [
"12000,62000"
"21250,62000"
]
)
start &52
end &404
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 596,0
va (VaSet
isHidden 1
)
xt "14000,61000,20800,62000"
st "ddr_rd_data_valid"
blo "14000,61800"
tm "WireNameMgr"
)
)
on &88
)
*507 (Wire
uid 599,0
shape (OrthoPolyLine
uid 600,0
va (VaSet
vasetType 3
)
xt "12000,63000,21250,63000"
pts [
"12000,63000"
"21250,63000"
]
)
start &53
end &405
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 604,0
va (VaSet
isHidden 1
)
xt "12000,62000,19700,63000"
st "ddr_rd_wait_request"
blo "12000,62800"
tm "WireNameMgr"
)
)
on &89
)
*508 (Wire
uid 613,0
shape (OrthoPolyLine
uid 614,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,60000,21250,60000"
pts [
"12000,60000"
"21250,60000"
]
)
start &50
end &401
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 618,0
va (VaSet
)
xt "14000,59000,21900,60000"
st "ddr_rd_addr : (31:0)"
blo "14000,59800"
tm "WireNameMgr"
)
)
on &55
)
*509 (Wire
uid 621,0
shape (OrthoPolyLine
uid 622,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,61000,21250,61000"
pts [
"12000,61000"
"21250,61000"
]
)
start &51
end &403
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 626,0
va (VaSet
isHidden 1
)
xt "15000,60000,19800,61000"
st "ddr_rd_data"
blo "15000,60800"
tm "WireNameMgr"
)
)
on &90
)
*510 (Wire
uid 639,0
optionalChildren [
*511 (BdJunction
uid 4844,0
ps "OnConnectorStrategy"
shape (Circle
uid 4845,0
va (VaSet
vasetType 1
)
xt "14600,-21383,15400,-20583"
radius 400
)
)
*512 (BdJunction
uid 9246,0
ps "OnConnectorStrategy"
shape (Circle
uid 9247,0
va (VaSet
vasetType 1
)
xt "14600,47600,15400,48400"
radius 400
)
)
*513 (BdJunction
uid 12898,0
ps "OnConnectorStrategy"
shape (Circle
uid 12899,0
va (VaSet
vasetType 1
)
xt "14600,3600,15400,4400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 640,0
va (VaSet
vasetType 3
)
xt "15000,-27994,21250,68000"
pts [
"15000,-27994"
"15000,68000"
"21250,68000"
]
)
start &493
end &400
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 644,0
va (VaSet
)
xt "17000,67000,20000,68000"
st "clk_sys"
blo "17000,67800"
tm "WireNameMgr"
)
)
on &36
)
*514 (Wire
uid 667,0
shape (OrthoPolyLine
uid 668,0
va (VaSet
vasetType 3
)
xt "14000,-55995,25250,-8000"
pts [
"14000,-55995"
"14000,-8000"
"25250,-8000"
]
)
start &480
end &463
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 672,0
va (VaSet
)
xt "19000,-9000,24500,-8000"
st "rd_dma_write"
blo "19000,-8200"
tm "WireNameMgr"
)
)
on &24
)
*515 (Wire
uid 675,0
shape (OrthoPolyLine
uid 676,0
va (VaSet
vasetType 3
)
xt "13000,-28996,25250,-7000"
pts [
"13000,-28996"
"13000,-7000"
"25250,-7000"
]
)
start &490
end &461
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 680,0
va (VaSet
)
xt "20000,-8000,24000,-7000"
st "ddr_wr_en"
blo "20000,-7200"
tm "WireNameMgr"
)
)
on &33
)
*516 (Wire
uid 683,0
shape (OrthoPolyLine
uid 684,0
va (VaSet
vasetType 3
)
xt "20000,-5000,25250,18000"
pts [
"20000,18000"
"20000,-5000"
"25250,-5000"
]
)
start &495
end &466
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 688,0
va (VaSet
)
xt "19000,-6000,24500,-5000"
st "wr_dma_read"
blo "19000,-5200"
tm "WireNameMgr"
)
)
on &43
)
*517 (Wire
uid 691,0
shape (OrthoPolyLine
uid 692,0
va (VaSet
vasetType 3
)
xt "14000,-6000,25250,59000"
pts [
"14000,59000"
"14000,-6000"
"25250,-6000"
]
)
start &505
end &460
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 696,0
va (VaSet
)
xt "20000,-7000,23800,-6000"
st "ddr_rd_en"
blo "20000,-6200"
tm "WireNameMgr"
)
)
on &54
)
*518 (Wire
uid 715,0
optionalChildren [
*519 (BdJunction
uid 1587,0
ps "OnConnectorStrategy"
shape (Circle
uid 1588,0
va (VaSet
vasetType 1
)
xt "110600,2600,111400,3400"
radius 400
)
)
*520 (BdJunction
uid 3143,0
ps "OnConnectorStrategy"
shape (Circle
uid 3144,0
va (VaSet
vasetType 1
)
xt "140600,2600,141400,3400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 716,0
va (VaSet
vasetType 3
)
xt "40750,1000,207000,3000"
pts [
"207000,3000"
"70000,3000"
"70000,1000"
"40750,1000"
]
)
start &56
end &459
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 720,0
va (VaSet
isHidden 1
)
xt "204000,2000,206900,3000"
st "clk_ddr"
blo "204000,2800"
tm "WireNameMgr"
)
)
on &57
)
*521 (Wire
uid 757,0
optionalChildren [
*522 (BdJunction
uid 9256,0
ps "OnConnectorStrategy"
shape (Circle
uid 9257,0
va (VaSet
vasetType 1
)
xt "16600,-63400,17400,-62600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 758,0
va (VaSet
vasetType 3
)
xt "17000,-70000,69250,-63000"
pts [
"69250,-70000"
"17000,-70000"
"17000,-63000"
"19250,-63000"
]
)
start &345
end &426
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 764,0
va (VaSet
)
xt "55000,-71000,63200,-70000"
st "fifo_ready_rx_pcie_s"
blo "55000,-70200"
tm "WireNameMgr"
)
)
on &61
)
*523 (Wire
uid 789,0
shape (OrthoPolyLine
uid 790,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68000,-63000,74250,-58000"
pts [
"69250,-63000"
"68000,-63000"
"68000,-58000"
"74250,-58000"
]
)
start &349
end &233
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 796,0
ro 90
va (VaSet
)
xt "67000,-65000,68000,-55800"
st "waddr_rx_pcie_s : (5:0)"
blo "67200,-65000"
tm "WireNameMgr"
)
)
on &60
)
*524 (Wire
uid 821,0
shape (OrthoPolyLine
uid 822,0
va (VaSet
vasetType 3
)
xt "19000,-65000,69250,-51996"
pts [
"19000,-51996"
"19000,-65000"
"69250,-65000"
]
)
start &485
end &347
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 826,0
va (VaSet
)
xt "65000,-66000,69300,-65000"
st "rst_pcie_n"
blo "65000,-65200"
tm "WireNameMgr"
)
)
on &182
)
*525 (Wire
uid 831,0
shape (OrthoPolyLine
uid 832,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79750,-69000,89250,-69000"
pts [
"79750,-69000"
"89250,-69000"
]
)
start &350
end &202
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 838,0
va (VaSet
)
xt "81000,-70000,90300,-69000"
st "wcode_rx_pcie_s : (5:0)"
blo "81000,-69200"
tm "WireNameMgr"
)
)
on &58
)
*526 (Wire
uid 843,0
shape (OrthoPolyLine
uid 844,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79750,-68000,89250,-68000"
pts [
"89250,-68000"
"79750,-68000"
]
)
start &199
end &346
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 850,0
va (VaSet
)
xt "81000,-69000,90000,-68000"
st "rcode_rx_pcie_s : (5:0)"
blo "81000,-68200"
tm "WireNameMgr"
)
)
on &59
)
*527 (Wire
uid 855,0
shape (OrthoPolyLine
uid 856,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98750,-66000,102000,-58000"
pts [
"99750,-66000"
"102000,-66000"
"102000,-58000"
"98750,-58000"
]
)
start &198
end &231
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 862,0
ro 90
va (VaSet
)
xt "102000,-66000,103000,-57100"
st "raddr_rx_pcie_s : (5:0)"
blo "102200,-66000"
tm "WireNameMgr"
)
)
on &94
)
*528 (Wire
uid 875,0
shape (OrthoPolyLine
uid 876,0
va (VaSet
vasetType 3
)
xt "99750,-69000,116250,-69000"
pts [
"99750,-69000"
"116250,-69000"
]
)
start &203
end &257
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 882,0
va (VaSet
)
xt "110000,-70000,115600,-69000"
st "rx_pcie_req_s"
blo "110000,-69200"
tm "WireNameMgr"
)
)
on &166
)
*529 (Wire
uid 923,0
shape (OrthoPolyLine
uid 924,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98750,-56000,116250,-56000"
pts [
"98750,-56000"
"116250,-56000"
]
)
start &230
end &255
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 930,0
va (VaSet
)
xt "99000,-57000,108300,-56000"
st "rx_data_pcie_s : (511:0)"
blo "99000,-56200"
tm "WireNameMgr"
)
)
on &99
)
*530 (Wire
uid 935,0
shape (OrthoPolyLine
uid 936,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98750,-55000,116250,-55000"
pts [
"98750,-55000"
"116250,-55000"
]
)
start &229
end &253
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 942,0
va (VaSet
)
xt "99000,-56000,108000,-55000"
st "rx_addr_pcie_s : (31:0)"
blo "99000,-55200"
tm "WireNameMgr"
)
)
on &100
)
*531 (Wire
uid 1455,0
optionalChildren [
*532 (BdJunction
uid 1573,0
ps "OnConnectorStrategy"
shape (Circle
uid 1574,0
va (VaSet
vasetType 1
)
xt "64600,-52399,65400,-51599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1456,0
va (VaSet
vasetType 3
)
xt "18000,-52994,74250,-49000"
pts [
"18000,-52994"
"18000,-49000"
"63000,-49000"
"63000,-52000"
"74250,-52000"
]
)
start &483
end &227
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1458,0
va (VaSet
)
xt "70250,-53000,73450,-52000"
st "clk_pcie"
blo "70250,-52200"
tm "WireNameMgr"
)
)
on &25
)
*533 (Wire
uid 1569,0
shape (OrthoPolyLine
uid 1570,0
va (VaSet
vasetType 3
)
xt "65000,-66000,69250,-51997"
pts [
"65000,-51997"
"65000,-66000"
"69250,-66000"
]
)
start &532
end &344
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1572,0
va (VaSet
)
xt "65250,-67000,68450,-66000"
st "clk_pcie"
blo "65250,-66200"
tm "WireNameMgr"
)
)
on &25
)
*534 (Wire
uid 1583,0
optionalChildren [
*535 (BdJunction
uid 3605,0
ps "OnConnectorStrategy"
shape (Circle
uid 3606,0
va (VaSet
vasetType 1
)
xt "110600,-52400,111400,-51600"
radius 400
)
)
*536 (BdJunction
uid 3621,0
ps "OnConnectorStrategy"
shape (Circle
uid 3622,0
va (VaSet
vasetType 1
)
xt "110600,-39388,111400,-38588"
radius 400
)
)
*537 (BdJunction
uid 3627,0
ps "OnConnectorStrategy"
shape (Circle
uid 3628,0
va (VaSet
vasetType 1
)
xt "110600,-24388,111400,-23588"
radius 400
)
)
*538 (BdJunction
uid 3665,0
ps "OnConnectorStrategy"
shape (Circle
uid 3666,0
va (VaSet
vasetType 1
)
xt "110600,-34388,111400,-33588"
radius 400
)
)
*539 (BdJunction
uid 3801,0
ps "OnConnectorStrategy"
shape (Circle
uid 3802,0
va (VaSet
vasetType 1
)
xt "110600,-17375,111400,-16575"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1584,0
va (VaSet
vasetType 3
)
xt "98750,-52000,111000,3000"
pts [
"111000,3000"
"111000,-52000"
"98750,-52000"
]
)
start &519
end &228
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1586,0
va (VaSet
)
xt "100750,-53000,103650,-52000"
st "clk_ddr"
blo "100750,-52200"
tm "WireNameMgr"
)
)
on &57
)
*540 (Wire
uid 1759,0
optionalChildren [
*541 (BdJunction
uid 9262,0
ps "OnConnectorStrategy"
shape (Circle
uid 9263,0
va (VaSet
vasetType 1
)
xt "19600,-42400,20400,-41600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1760,0
va (VaSet
vasetType 3
)
xt "20000,-42000,68250,-35000"
pts [
"68250,-42000"
"20000,-42000"
"20000,-35000"
"21250,-35000"
]
)
start &333
end &363
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1764,0
va (VaSet
)
xt "59000,-43000,67300,-42000"
st "fifo_ready_rx_proc_s"
blo "59000,-42200"
tm "WireNameMgr"
)
)
on &62
)
*542 (Wire
uid 1871,0
shape (OrthoPolyLine
uid 1872,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,-41000,88250,-41000"
pts [
"78750,-41000"
"88250,-41000"
]
)
start &338
end &191
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1874,0
va (VaSet
)
xt "79000,-42000,88400,-41000"
st "wcode_rx_proc_s : (5:0)"
blo "79000,-41200"
tm "WireNameMgr"
)
)
on &63
)
*543 (Wire
uid 1879,0
shape (OrthoPolyLine
uid 1880,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,-40000,88250,-40000"
pts [
"88250,-40000"
"78750,-40000"
]
)
start &188
end &334
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1882,0
va (VaSet
)
xt "79000,-41000,88100,-40000"
st "rcode_rx_proc_s : (5:0)"
blo "79000,-40200"
tm "WireNameMgr"
)
)
on &64
)
*544 (Wire
uid 1887,0
shape (OrthoPolyLine
uid 1888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,-35000,73250,-30000"
pts [
"68250,-35000"
"66000,-35000"
"66000,-30000"
"73250,-30000"
]
)
start &337
end &214
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1890,0
va (VaSet
)
xt "66000,-31000,75300,-30000"
st "waddr_rx_proc_s : (5:0)"
blo "66000,-30200"
tm "WireNameMgr"
)
)
on &103
)
*545 (Wire
uid 1895,0
shape (OrthoPolyLine
uid 1896,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "97750,-38000,102000,-30000"
pts [
"98750,-38000"
"102000,-38000"
"102000,-30000"
"97750,-30000"
]
)
start &187
end &212
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1898,0
ro 90
va (VaSet
)
xt "102000,-38000,103000,-29000"
st "raddr_rx_proc_s : (5:0)"
blo "102200,-38000"
tm "WireNameMgr"
)
)
on &65
)
*546 (Wire
uid 2631,0
optionalChildren [
*547 (BdJunction
uid 6911,0
ps "OnConnectorStrategy"
shape (Circle
uid 6912,0
va (VaSet
vasetType 1
)
xt "102600,-16376,103400,-15576"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2632,0
va (VaSet
vasetType 3
)
xt "40750,-22000,116250,-6000"
pts [
"40750,-6000"
"103000,-6000"
"103000,-22000"
"116250,-22000"
]
)
start &462
end &250
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2638,0
va (VaSet
)
xt "42750,-7000,49050,-6000"
st "pcie_proc_sel_s"
blo "42750,-6200"
tm "WireNameMgr"
)
)
on &98
)
*548 (Wire
uid 2643,0
shape (OrthoPolyLine
uid 2644,0
va (VaSet
vasetType 3
)
xt "40750,-15000,166250,-8000"
pts [
"40750,-8000"
"55000,-8000"
"55000,-15000"
"166250,-15000"
]
)
start &464
end &310
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2650,0
va (VaSet
)
xt "42750,-9000,49350,-8000"
st "read_write_sel_s"
blo "42750,-8200"
tm "WireNameMgr"
)
)
on &97
)
*549 (Wire
uid 2729,0
shape (OrthoPolyLine
uid 2730,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111750,47000,121250,47000"
pts [
"121250,47000"
"111750,47000"
]
)
start &280
end &382
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2736,0
va (VaSet
)
xt "111000,46000,122100,47000"
st "wcode_tx_proc_data_s : (8:0)"
blo "111000,46800"
tm "WireNameMgr"
)
)
on &69
)
*550 (Wire
uid 2751,0
shape (OrthoPolyLine
uid 2752,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,50000,139000,61000"
pts [
"132750,50000"
"139000,50000"
"139000,61000"
"134750,61000"
]
)
start &279
end &114
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2758,0
ro 90
va (VaSet
)
xt "139000,51000,140000,62000"
st "waddr_tx_proc_data_s : (8:0)"
blo "139200,51000"
tm "WireNameMgr"
)
)
on &73
)
*551 (Wire
uid 2799,0
shape (OrthoPolyLine
uid 2800,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,65000,98250,70000"
pts [
"98250,65000"
"47000,65000"
"47000,70000"
"40750,70000"
]
)
start &111
end &412
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2806,0
va (VaSet
)
xt "86000,65000,96300,66000"
st "tx_data_tx_proc_s : (511:0)"
blo "86000,65800"
tm "WireNameMgr"
)
)
on &70
)
*552 (Wire
uid 2819,0
shape (OrthoPolyLine
uid 2820,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "97000,52000,99250,61000"
pts [
"99250,52000"
"97000,52000"
"97000,61000"
"98250,61000"
]
)
start &380
end &112
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2826,0
ro 90
va (VaSet
)
xt "96000,53000,97000,63700"
st "raddr_tx_proc_data_s : (8:0)"
blo "96200,53000"
tm "WireNameMgr"
)
)
on &66
)
*553 (Wire
uid 2831,0
shape (OrthoPolyLine
uid 2832,0
va (VaSet
vasetType 3
)
xt "40750,49000,99250,68000"
pts [
"99250,49000"
"46000,49000"
"46000,68000"
"40750,68000"
]
)
start &379
end &411
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2838,0
ro 90
va (VaSet
)
xt "94000,52000,95000,58900"
st "fifo_full_tx_proc_s"
blo "94200,52000"
tm "WireNameMgr"
)
)
on &68
)
*554 (Wire
uid 2841,0
shape (OrthoPolyLine
uid 2842,0
va (VaSet
vasetType 3
)
xt "40750,48000,99250,66000"
pts [
"99250,48000"
"45000,48000"
"45000,66000"
"40750,66000"
]
)
start &381
end &410
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2848,0
ro 90
va (VaSet
)
xt "92000,53000,93000,61300"
st "valid_data_tx_proc_s"
blo "92200,53000"
tm "WireNameMgr"
)
)
on &67
)
*555 (Wire
uid 3127,0
optionalChildren [
*556 (BdJunction
uid 3137,0
ps "OnConnectorStrategy"
shape (Circle
uid 3138,0
va (VaSet
vasetType 1
)
xt "94600,61600,95400,62400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3128,0
va (VaSet
vasetType 3
)
xt "15000,48000,98250,62000"
pts [
"15000,48000"
"42000,48000"
"42000,62000"
"98250,62000"
]
)
start &512
end &109
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3130,0
va (VaSet
)
xt "94250,61000,97250,62000"
st "clk_sys"
blo "94250,61800"
tm "WireNameMgr"
)
)
on &36
)
*557 (Wire
uid 3133,0
shape (OrthoPolyLine
uid 3134,0
va (VaSet
vasetType 3
)
xt "95000,50000,99250,62000"
pts [
"95000,62000"
"95000,50000"
"99250,50000"
]
)
start &556
end &378
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3136,0
va (VaSet
)
xt "95250,49000,98250,50000"
st "clk_sys"
blo "95250,49800"
tm "WireNameMgr"
)
)
on &36
)
*558 (Wire
uid 3139,0
optionalChildren [
*559 (BdJunction
uid 3149,0
ps "OnConnectorStrategy"
shape (Circle
uid 3150,0
va (VaSet
vasetType 1
)
xt "140600,47600,141400,48400"
radius 400
)
)
*560 (BdJunction
uid 3575,0
ps "OnConnectorStrategy"
shape (Circle
uid 3576,0
va (VaSet
vasetType 1
)
xt "140600,22600,141400,23400"
radius 400
)
)
*561 (BdJunction
uid 4073,0
ps "OnConnectorStrategy"
shape (Circle
uid 4074,0
va (VaSet
vasetType 1
)
xt "140600,36600,141400,37400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3140,0
va (VaSet
vasetType 3
)
xt "132750,3000,141000,48000"
pts [
"141000,3000"
"141000,48000"
"132750,48000"
]
)
start &520
end &277
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3142,0
va (VaSet
)
xt "134750,47000,137650,48000"
st "clk_ddr"
blo "134750,47800"
tm "WireNameMgr"
)
)
on &57
)
*562 (Wire
uid 3145,0
shape (OrthoPolyLine
uid 3146,0
va (VaSet
vasetType 3
)
xt "134750,48000,141000,67000"
pts [
"141000,48000"
"141000,67000"
"134750,67000"
]
)
start &559
end &108
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3148,0
va (VaSet
)
xt "136750,66000,139650,67000"
st "clk_ddr"
blo "136750,66800"
tm "WireNameMgr"
)
)
on &57
)
*563 (Wire
uid 3249,0
shape (OrthoPolyLine
uid 3250,0
va (VaSet
vasetType 3
)
xt "40750,18000,99250,29000"
pts [
"99250,18000"
"93000,18000"
"93000,29000"
"40750,29000"
]
)
start &300
end &452
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3256,0
va (VaSet
)
xt "92000,17000,100200,18000"
st "valid_data_tx_pcie_s"
blo "92000,17800"
tm "WireNameMgr"
)
)
on &76
)
*564 (Wire
uid 3261,0
shape (OrthoPolyLine
uid 3262,0
va (VaSet
vasetType 3
)
xt "40750,21000,99250,31000"
pts [
"99250,21000"
"94000,21000"
"94000,31000"
"40750,31000"
]
)
start &298
end &453
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3268,0
ro 90
va (VaSet
)
xt "93000,24000,94000,30800"
st "fifo_full_tx_pcie_s"
blo "93200,24000"
tm "WireNameMgr"
)
)
on &75
)
*565 (Wire
uid 3285,0
shape (OrthoPolyLine
uid 3286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96000,24000,99250,31000"
pts [
"99250,24000"
"96000,24000"
"96000,31000"
"98250,31000"
]
)
start &299
end &290
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3292,0
ro 90
va (VaSet
)
xt "95000,23000,96000,33600"
st "raddr_tx_pcie_data_s : (8:0)"
blo "95200,23000"
tm "WireNameMgr"
)
)
on &78
)
*566 (Wire
uid 3297,0
shape (OrthoPolyLine
uid 3298,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111750,21000,122250,21000"
pts [
"122250,21000"
"111750,21000"
]
)
start &271
end &301
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3302,0
va (VaSet
)
xt "112000,20000,123000,21000"
st "wcode_tx_pcie_data_s : (8:0)"
blo "112000,20800"
tm "WireNameMgr"
)
)
on &77
)
*567 (Wire
uid 3379,0
shape (OrthoPolyLine
uid 3380,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "133750,24000,135000,31000"
pts [
"133750,24000"
"135000,24000"
"135000,31000"
"134750,31000"
]
)
start &270
end &292
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3384,0
ro 90
va (VaSet
)
xt "138000,22000,139000,32900"
st "waddr_tx_pcie_data_s : (8:0)"
blo "138200,22000"
tm "WireNameMgr"
)
)
on &79
)
*568 (Wire
uid 3555,0
shape (OrthoPolyLine
uid 3556,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,32000,98250,35000"
pts [
"98250,35000"
"91000,35000"
"91000,32000"
"40750,32000"
]
)
start &289
end &454
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3558,0
va (VaSet
)
xt "74000,31000,84200,32000"
st "tx_data_tx_pcie_s : (511:0)"
blo "74000,31800"
tm "WireNameMgr"
)
)
on &74
)
*569 (Wire
uid 3571,0
shape (OrthoPolyLine
uid 3572,0
va (VaSet
vasetType 3
)
xt "133750,22000,141000,23000"
pts [
"141000,23000"
"136000,23000"
"136000,22000"
"133750,22000"
]
)
start &560
end &268
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3574,0
va (VaSet
)
xt "136750,22000,139650,23000"
st "clk_ddr"
blo "136750,22800"
tm "WireNameMgr"
)
)
on &57
)
*570 (Wire
uid 3589,0
optionalChildren [
*571 (BdJunction
uid 3599,0
ps "OnConnectorStrategy"
shape (Circle
uid 3600,0
va (VaSet
vasetType 1
)
xt "91600,27600,92400,28400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3590,0
va (VaSet
vasetType 3
)
xt "16000,11000,99250,28000"
pts [
"16000,11000"
"52000,11000"
"52000,28000"
"92000,28000"
"92000,22000"
"99250,22000"
]
)
start &502
end &297
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3592,0
va (VaSet
)
xt "95250,21000,98450,22000"
st "clk_pcie"
blo "95250,21800"
tm "WireNameMgr"
)
)
on &25
)
*572 (Wire
uid 3595,0
shape (OrthoPolyLine
uid 3596,0
va (VaSet
vasetType 3
)
xt "92000,28000,98250,33000"
pts [
"92000,28000"
"92000,33000"
"98250,33000"
]
)
start &571
end &287
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3598,0
va (VaSet
)
xt "94250,32000,97450,33000"
st "clk_pcie"
blo "94250,32800"
tm "WireNameMgr"
)
)
on &25
)
*573 (Wire
uid 3601,0
shape (OrthoPolyLine
uid 3602,0
va (VaSet
vasetType 3
)
xt "99750,-67000,111000,-52000"
pts [
"111000,-52000"
"111000,-67000"
"99750,-67000"
]
)
start &535
end &197
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3604,0
va (VaSet
)
xt "101750,-68000,104650,-67000"
st "clk_ddr"
blo "101750,-67200"
tm "WireNameMgr"
)
)
on &57
)
*574 (Wire
uid 3617,0
shape (OrthoPolyLine
uid 3618,0
va (VaSet
vasetType 3
)
xt "98750,-39000,111000,-38988"
pts [
"111000,-38988"
"105000,-38988"
"105000,-39000"
"98750,-39000"
]
)
start &536
end &186
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3620,0
va (VaSet
)
xt "100750,-40000,103650,-39000"
st "clk_ddr"
blo "100750,-39200"
tm "WireNameMgr"
)
)
on &57
)
*575 (Wire
uid 3623,0
shape (OrthoPolyLine
uid 3624,0
va (VaSet
vasetType 3
)
xt "97750,-24000,111000,-23988"
pts [
"111000,-23988"
"104000,-23988"
"104000,-24000"
"97750,-24000"
]
)
start &537
end &209
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3626,0
va (VaSet
)
xt "99750,-25000,102650,-24000"
st "clk_ddr"
blo "99750,-24200"
tm "WireNameMgr"
)
)
on &57
)
*576 (Wire
uid 3631,0
shape (OrthoPolyLine
uid 3632,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "97750,-28000,116250,-28000"
pts [
"97750,-28000"
"116250,-28000"
]
)
start &211
end &256
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3636,0
va (VaSet
)
xt "99000,-29000,108400,-28000"
st "rx_data_proc_s : (511:0)"
blo "99000,-28200"
tm "WireNameMgr"
)
)
on &101
)
*577 (Wire
uid 3639,0
shape (OrthoPolyLine
uid 3640,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "97750,-27000,116250,-27000"
pts [
"97750,-27000"
"116250,-27000"
]
)
start &210
end &254
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3644,0
va (VaSet
)
xt "99000,-28000,108100,-27000"
st "rx_addr_proc_s : (31:0)"
blo "99000,-27200"
tm "WireNameMgr"
)
)
on &102
)
*578 (Wire
uid 3659,0
shape (OrthoPolyLine
uid 3660,0
va (VaSet
vasetType 3
)
xt "111000,-34000,116250,-33988"
pts [
"111000,-33988"
"114000,-33988"
"114000,-34000"
"116250,-34000"
]
)
start &538
end &249
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3664,0
va (VaSet
)
xt "112000,-35000,114900,-34000"
st "clk_ddr"
blo "112000,-34200"
tm "WireNameMgr"
)
)
on &57
)
*579 (Wire
uid 3675,0
shape (OrthoPolyLine
uid 3676,0
va (VaSet
vasetType 3
)
xt "98750,-41000,116250,-41000"
pts [
"98750,-41000"
"116250,-41000"
]
)
start &192
end &258
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3680,0
va (VaSet
)
xt "109750,-42000,115450,-41000"
st "rx_proc_req_s"
blo "109750,-41200"
tm "WireNameMgr"
)
)
on &167
)
*580 (Wire
uid 3717,0
shape (OrthoPolyLine
uid 3718,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "189750,-39000,207000,-39000"
pts [
"189750,-39000"
"207000,-39000"
]
)
start &316
end &80
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3722,0
va (VaSet
)
xt "191000,-40000,200900,-39000"
st "amm_write_data : (511:0)"
blo "191000,-39200"
tm "WireNameMgr"
)
)
on &81
)
*581 (Wire
uid 3749,0
shape (OrthoPolyLine
uid 3750,0
va (VaSet
vasetType 3
)
xt "189750,-37000,207000,-37000"
pts [
"189750,-37000"
"207000,-37000"
]
)
start &317
end &82
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3754,0
va (VaSet
isHidden 1
)
xt "192000,-38000,196300,-37000"
st "amm_write"
blo "192000,-37200"
tm "WireNameMgr"
)
)
on &83
)
*582 (Wire
uid 3795,0
shape (OrthoPolyLine
uid 3796,0
va (VaSet
vasetType 3
)
xt "111000,-17000,166250,-16975"
pts [
"111000,-16975"
"112000,-16975"
"112000,-17000"
"166250,-17000"
]
)
start &539
end &309
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3800,0
va (VaSet
)
xt "162000,-18000,164900,-17000"
st "clk_ddr"
blo "162000,-17200"
tm "WireNameMgr"
)
)
on &57
)
*583 (Wire
uid 3837,0
shape (OrthoPolyLine
uid 3838,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "189750,-13000,207000,-13000"
pts [
"189750,-13000"
"207000,-13000"
]
)
start &307
end &84
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3842,0
va (VaSet
)
xt "198000,-14000,206700,-13000"
st "amm_address : (31:0)"
blo "198000,-13200"
tm "WireNameMgr"
)
)
on &85
)
*584 (Wire
uid 3847,0
shape (OrthoPolyLine
uid 3848,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "130750,-38000,166250,-38000"
pts [
"130750,-38000"
"166250,-38000"
]
)
start &252
end &312
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3854,0
va (VaSet
)
xt "154000,-38000,161200,-37000"
st "ddr_addr_s : (31:0)"
blo "154000,-37200"
tm "WireNameMgr"
)
)
on &173
)
*585 (Wire
uid 4007,0
shape (OrthoPolyLine
uid 4008,0
va (VaSet
vasetType 3
)
xt "189750,-9000,207000,-9000"
pts [
"189750,-9000"
"207000,-9000"
]
)
start &319
end &86
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4012,0
va (VaSet
isHidden 1
)
xt "192000,-10000,196100,-9000"
st "amm_read"
blo "192000,-9200"
tm "WireNameMgr"
)
)
on &87
)
*586 (Wire
uid 4069,0
shape (OrthoPolyLine
uid 4070,0
va (VaSet
vasetType 3
)
xt "134750,37000,141000,37000"
pts [
"141000,37000"
"134750,37000"
]
)
start &561
end &286
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4072,0
va (VaSet
)
xt "137000,36000,139900,37000"
st "clk_ddr"
blo "137000,36800"
tm "WireNameMgr"
)
)
on &57
)
*587 (Wire
uid 4840,0
optionalChildren [
*588 (BdJunction
uid 4850,0
ps "OnConnectorStrategy"
shape (Circle
uid 4851,0
va (VaSet
vasetType 1
)
xt "63600,-24399,64400,-23599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4841,0
va (VaSet
vasetType 3
)
xt "15000,-24000,73250,-20983"
pts [
"15000,-20983"
"63000,-20983"
"63000,-24000"
"73250,-24000"
]
)
start &511
end &208
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4843,0
va (VaSet
)
xt "69250,-25000,72250,-24000"
st "clk_sys"
blo "69250,-24200"
tm "WireNameMgr"
)
)
on &36
)
*589 (Wire
uid 4846,0
shape (OrthoPolyLine
uid 4847,0
va (VaSet
vasetType 3
)
xt "64000,-38000,68250,-23997"
pts [
"64000,-23997"
"64000,-38000"
"68250,-38000"
]
)
start &588
end &332
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4849,0
va (VaSet
)
xt "64250,-39000,67250,-38000"
st "clk_sys"
blo "64250,-38200"
tm "WireNameMgr"
)
)
on &36
)
*590 (Wire
uid 5711,0
shape (OrthoPolyLine
uid 5712,0
va (VaSet
vasetType 3
)
xt "189750,-18000,207000,-18000"
pts [
"207000,-18000"
"189750,-18000"
]
)
start &91
end &308
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5714,0
va (VaSet
isHidden 1
)
xt "201000,-19000,208300,-18000"
st "amm_wait_request"
blo "201000,-18200"
tm "WireNameMgr"
)
)
on &92
)
*591 (Wire
uid 5933,0
shape (OrthoPolyLine
uid 5934,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "130750,-40000,166250,-40000"
pts [
"130750,-40000"
"166250,-40000"
]
)
start &247
end &314
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5936,0
va (VaSet
)
xt "155000,-41000,162900,-40000"
st "ddr_data_s : (511:0)"
blo "155000,-40200"
tm "WireNameMgr"
)
)
on &172
)
*592 (Wire
uid 5943,0
shape (OrthoPolyLine
uid 5944,0
va (VaSet
vasetType 3
)
xt "130750,-36000,166250,-36000"
pts [
"130750,-36000"
"166250,-36000"
]
)
start &246
end &315
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5946,0
va (VaSet
)
xt "132750,-37000,135650,-36000"
st "write_s"
blo "132750,-36200"
tm "WireNameMgr"
)
)
on &93
)
*593 (Wire
uid 5951,0
optionalChildren [
*594 (BdJunction
uid 6077,0
ps "OnConnectorStrategy"
shape (Circle
uid 6078,0
va (VaSet
vasetType 1
)
xt "148600,-32399,149400,-31599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 5952,0
va (VaSet
vasetType 3
)
xt "130750,-32000,166250,-32000"
pts [
"130750,-32000"
"166250,-32000"
]
)
start &248
end &313
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5954,0
va (VaSet
)
xt "160750,-33000,165250,-32000"
st "wait_req_s"
blo "160750,-32200"
tm "WireNameMgr"
)
)
on &175
)
*595 (Wire
uid 6073,0
optionalChildren [
*596 (BdJunction
uid 6083,0
ps "OnConnectorStrategy"
shape (Circle
uid 6084,0
va (VaSet
vasetType 1
)
xt "106600,-70400,107400,-69600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6074,0
va (VaSet
vasetType 3
)
xt "99750,-72000,149000,-31994"
pts [
"149000,-31994"
"149000,-72000"
"107000,-72000"
"107000,-70000"
"99750,-70000"
]
)
start &594
end &201
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6076,0
va (VaSet
)
xt "107000,-73000,111500,-72000"
st "wait_req_s"
blo "107000,-72200"
tm "WireNameMgr"
)
)
on &175
)
*597 (Wire
uid 6079,0
optionalChildren [
*598 (BdJunction
uid 6089,0
ps "OnConnectorStrategy"
shape (Circle
uid 6090,0
va (VaSet
vasetType 1
)
xt "106600,-57400,107400,-56600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6080,0
va (VaSet
vasetType 3
)
xt "98750,-70000,107000,-57000"
pts [
"107000,-70000"
"107000,-57000"
"98750,-57000"
]
)
start &596
end &234
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6082,0
ro 90
va (VaSet
)
xt "103000,-64000,104000,-59500"
st "wait_req_s"
blo "103200,-64000"
tm "WireNameMgr"
)
)
on &175
)
*599 (Wire
uid 6085,0
optionalChildren [
*600 (BdJunction
uid 6095,0
ps "OnConnectorStrategy"
shape (Circle
uid 6096,0
va (VaSet
vasetType 1
)
xt "106600,-42400,107400,-41600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6086,0
va (VaSet
vasetType 3
)
xt "98750,-57000,107000,-42000"
pts [
"107000,-57000"
"107000,-42000"
"98750,-42000"
]
)
start &598
end &190
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6088,0
ro 90
va (VaSet
)
xt "107000,-51000,108000,-46500"
st "wait_req_s"
blo "107200,-51000"
tm "WireNameMgr"
)
)
on &175
)
*601 (Wire
uid 6091,0
shape (OrthoPolyLine
uid 6092,0
va (VaSet
vasetType 3
)
xt "97750,-42000,107000,-29000"
pts [
"107000,-42000"
"107000,-29000"
"97750,-29000"
]
)
start &600
end &215
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6094,0
ro 90
va (VaSet
)
xt "103000,-35000,104000,-30500"
st "wait_req_s"
blo "103200,-35000"
tm "WireNameMgr"
)
)
on &175
)
*602 (Wire
uid 6699,0
shape (OrthoPolyLine
uid 6700,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "189750,-5000,207000,-5000"
pts [
"207000,-5000"
"189750,-5000"
]
)
start &72
end &320
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6702,0
va (VaSet
)
xt "196000,-6000,205700,-5000"
st "amm_read_data : (511:0)"
blo "196000,-5200"
tm "WireNameMgr"
)
)
on &95
)
*603 (Wire
uid 6709,0
optionalChildren [
*604 (BdJunction
uid 6719,0
ps "OnConnectorStrategy"
shape (Circle
uid 6720,0
va (VaSet
vasetType 1
)
xt "154600,34600,155400,35400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6710,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134750,-1000,166250,35000"
pts [
"166250,-1000"
"155000,-1000"
"155000,35000"
"134750,35000"
]
)
start &322
end &288
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6712,0
va (VaSet
)
xt "156000,-2000,166500,-1000"
st "amm_read_data_s : (511:0)"
blo "156000,-1200"
tm "WireNameMgr"
)
)
on &96
)
*605 (Wire
uid 6715,0
shape (OrthoPolyLine
uid 6716,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134750,35000,155000,65000"
pts [
"155000,35000"
"155000,65000"
"134750,65000"
]
)
start &604
end &110
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6718,0
va (VaSet
)
xt "136750,64000,143850,65000"
st "amm_read_data_s"
blo "136750,64800"
tm "WireNameMgr"
)
)
on &96
)
*606 (Wire
uid 6765,0
optionalChildren [
*607 (BdJunction
uid 6773,0
ps "OnConnectorStrategy"
shape (Circle
uid 6774,0
va (VaSet
vasetType 1
)
xt "148600,18600,149400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6766,0
va (VaSet
vasetType 3
)
xt "133750,-6000,166250,19000"
pts [
"166250,-6000"
"149000,-6000"
"149000,19000"
"133750,19000"
]
)
start &323
end &269
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6768,0
va (VaSet
)
xt "155250,-7000,166550,-6000"
st "pcie_amm_read_data_valid_s"
blo "155250,-6200"
tm "WireNameMgr"
)
)
on &104
)
*608 (Wire
uid 6769,0
shape (OrthoPolyLine
uid 6770,0
va (VaSet
vasetType 3
)
xt "134750,19000,149000,33000"
pts [
"149000,19000"
"149000,33000"
"134750,33000"
]
)
start &607
end &291
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6772,0
va (VaSet
)
xt "136750,32000,148050,33000"
st "pcie_amm_read_data_valid_s"
blo "136750,32800"
tm "WireNameMgr"
)
)
on &104
)
*609 (Wire
uid 6779,0
shape (OrthoPolyLine
uid 6780,0
va (VaSet
vasetType 3
)
xt "189750,-1000,207000,-1000"
pts [
"207000,-1000"
"189750,-1000"
]
)
start &71
end &321
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6782,0
va (VaSet
isHidden 1
)
xt "197000,-2000,205300,-1000"
st "amm_read_data_valid"
blo "197000,-1200"
tm "WireNameMgr"
)
)
on &106
)
*610 (Wire
uid 6785,0
optionalChildren [
*611 (BdJunction
uid 6793,0
ps "OnConnectorStrategy"
shape (Circle
uid 6794,0
va (VaSet
vasetType 1
)
xt "151600,44600,152400,45400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6786,0
va (VaSet
vasetType 3
)
xt "132750,-4000,166250,45000"
pts [
"166250,-4000"
"152000,-4000"
"152000,45000"
"132750,45000"
]
)
start &324
end &278
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6788,0
va (VaSet
)
xt "155250,-5000,166650,-4000"
st "proc_amm_read_data_valid_s"
blo "155250,-4200"
tm "WireNameMgr"
)
)
on &105
)
*612 (Wire
uid 6789,0
shape (OrthoPolyLine
uid 6790,0
va (VaSet
vasetType 3
)
xt "134750,45000,152000,63000"
pts [
"152000,45000"
"152000,63000"
"134750,63000"
]
)
start &611
end &113
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6792,0
va (VaSet
)
xt "136750,62000,148150,63000"
st "proc_amm_read_data_valid_s"
blo "136750,62800"
tm "WireNameMgr"
)
)
on &105
)
*613 (Wire
uid 6907,0
shape (OrthoPolyLine
uid 6908,0
va (VaSet
vasetType 3
)
xt "103000,-16000,166250,-15976"
pts [
"103000,-15976"
"123000,-15976"
"123000,-16000"
"166250,-16000"
]
)
start &547
end &325
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6910,0
va (VaSet
)
xt "159250,-17000,165550,-16000"
st "pcie_proc_sel_s"
blo "159250,-16200"
tm "WireNameMgr"
)
)
on &98
)
*614 (Wire
uid 8150,0
shape (OrthoPolyLine
uid 8151,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,-60000,49250,-60000"
pts [
"40750,-60000"
"49250,-60000"
]
)
start &435
end &133
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8155,0
va (VaSet
)
xt "41000,-61000,51300,-60000"
st "write_data_pcie_s : (511:0)"
blo "41000,-60200"
tm "WireNameMgr"
)
)
on &119
)
*615 (Wire
uid 8158,0
shape (OrthoPolyLine
uid 8159,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,-59000,49250,-59000"
pts [
"40750,-59000"
"49250,-59000"
]
)
start &434
end &132
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8163,0
va (VaSet
)
xt "40000,-60000,50000,-59000"
st "write_addr_pcie_s : (31:0)"
blo "40000,-59200"
tm "WireNameMgr"
)
)
on &122
)
*616 (Wire
uid 8168,0
shape (OrthoPolyLine
uid 8169,0
va (VaSet
vasetType 3
)
xt "40750,-58000,49250,23000"
pts [
"40750,23000"
"42000,23000"
"42000,-58000"
"49250,-58000"
]
)
start &445
end &136
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8173,0
ro 270
va (VaSet
)
xt "41000,15900,42000,22800"
st "valid_read_pcie_s"
blo "41800,22800"
tm "WireNameMgr"
)
)
on &121
)
*617 (Wire
uid 8184,0
shape (OrthoPolyLine
uid 8185,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,-57000,49250,24000"
pts [
"40750,24000"
"44000,24000"
"44000,-57000"
"49250,-57000"
]
)
start &444
end &134
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8189,0
ro 270
va (VaSet
)
xt "43000,13200,44000,23000"
st "read_addr_pcie_s : (31:0)"
blo "43800,23000"
tm "WireNameMgr"
)
)
on &123
)
*618 (Wire
uid 8192,0
optionalChildren [
*619 (BdJunction
uid 8202,0
ps "OnConnectorStrategy"
shape (Circle
uid 8203,0
va (VaSet
vasetType 1
)
xt "63600,-61400,64400,-60600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8193,0
va (VaSet
vasetType 3
)
xt "61750,-69000,69250,-61000"
pts [
"69250,-69000"
"64000,-69000"
"64000,-61000"
"61750,-61000"
]
)
start &348
end &137
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8197,0
va (VaSet
)
xt "65000,-70000,70000,-69000"
st "valid_pcie_s"
blo "65000,-69200"
tm "WireNameMgr"
)
)
on &118
)
*620 (Wire
uid 8198,0
shape (OrthoPolyLine
uid 8199,0
va (VaSet
vasetType 3
)
xt "64000,-61000,74250,-57000"
pts [
"64000,-61000"
"64000,-57000"
"74250,-57000"
]
)
start &619
end &232
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8201,0
va (VaSet
)
xt "71250,-58000,76250,-57000"
st "valid_pcie_s"
blo "71250,-57200"
tm "WireNameMgr"
)
)
on &118
)
*621 (Wire
uid 8206,0
shape (OrthoPolyLine
uid 8207,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61750,-56000,74250,-56000"
pts [
"74250,-56000"
"61750,-56000"
]
)
start &236
end &131
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8211,0
va (VaSet
)
xt "63000,-57000,72700,-56000"
st "ddr_data_pcie_s : (511:0)"
blo "63000,-56200"
tm "WireNameMgr"
)
)
on &160
)
*622 (Wire
uid 8214,0
shape (OrthoPolyLine
uid 8215,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61750,-55000,74250,-55000"
pts [
"74250,-55000"
"61750,-55000"
]
)
start &237
end &130
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8219,0
va (VaSet
)
xt "63000,-56000,72400,-55000"
st "ddr_addr_pcie_s : (31:0)"
blo "63000,-55200"
tm "WireNameMgr"
)
)
on &161
)
*623 (Wire
uid 8332,0
shape (OrthoPolyLine
uid 8333,0
va (VaSet
vasetType 3
)
xt "40750,-61000,49250,-61000"
pts [
"40750,-61000"
"49250,-61000"
]
)
start &436
end &135
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8335,0
va (VaSet
)
xt "43000,-62000,50100,-61000"
st "valid_write_pcie_s"
blo "43000,-61200"
tm "WireNameMgr"
)
)
on &120
)
*624 (Wire
uid 8388,0
shape (OrthoPolyLine
uid 8389,0
va (VaSet
vasetType 3
)
xt "40750,-33000,49250,-33000"
pts [
"40750,-33000"
"49250,-33000"
]
)
start &367
end &149
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8391,0
va (VaSet
)
xt "42750,-34000,49950,-33000"
st "valid_write_proc_s"
blo "42750,-33200"
tm "WireNameMgr"
)
)
on &124
)
*625 (Wire
uid 8396,0
shape (OrthoPolyLine
uid 8397,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,-32000,49250,-32000"
pts [
"40750,-32000"
"49250,-32000"
]
)
start &366
end &147
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 8398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8399,0
va (VaSet
)
xt "42750,-33000,49750,-32000"
st "write_data_proc_s"
blo "42750,-32200"
tm "WireNameMgr"
)
)
on &125
)
*626 (Wire
uid 8404,0
shape (OrthoPolyLine
uid 8405,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,-31000,49250,-31000"
pts [
"40750,-31000"
"49250,-31000"
]
)
start &365
end &146
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 8406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8407,0
va (VaSet
)
xt "42750,-32000,49850,-31000"
st "write_addr_proc_s"
blo "42750,-31200"
tm "WireNameMgr"
)
)
on &126
)
*627 (Wire
uid 8412,0
shape (OrthoPolyLine
uid 8413,0
va (VaSet
vasetType 3
)
xt "40750,-30000,49250,57000"
pts [
"40750,57000"
"43000,57000"
"43000,-30000"
"49250,-30000"
]
)
start &409
end &150
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8415,0
ro 270
va (VaSet
)
xt "45000,50000,46000,57000"
st "valid_read_proc_s"
blo "45800,57000"
tm "WireNameMgr"
)
)
on &127
)
*628 (Wire
uid 8420,0
shape (OrthoPolyLine
uid 8421,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,-29000,49250,58000"
pts [
"40750,58000"
"44000,58000"
"44000,-29000"
"49250,-29000"
]
)
start &408
end &148
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8423,0
ro 270
va (VaSet
)
xt "47000,47100,48000,57000"
st "read_addr_proc_s : (31:0)"
blo "47800,57000"
tm "WireNameMgr"
)
)
on &128
)
*629 (Wire
uid 8582,0
optionalChildren [
*630 (BdJunction
uid 8590,0
ps "OnConnectorStrategy"
shape (Circle
uid 8591,0
va (VaSet
vasetType 1
)
xt "62600,-33400,63400,-32600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8583,0
va (VaSet
vasetType 3
)
xt "61750,-41000,68250,-33000"
pts [
"61750,-33000"
"63000,-33000"
"63000,-41000"
"68250,-41000"
]
)
start &151
end &336
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8585,0
ro 90
va (VaSet
)
xt "62000,-37000,63000,-31900"
st "valid_proc_s"
blo "62200,-37000"
tm "WireNameMgr"
)
)
on &157
)
*631 (Wire
uid 8586,0
shape (OrthoPolyLine
uid 8587,0
va (VaSet
vasetType 3
)
xt "63000,-33000,73250,-29000"
pts [
"63000,-33000"
"63000,-29000"
"73250,-29000"
]
)
start &630
end &213
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8589,0
va (VaSet
)
xt "67000,-30000,72100,-29000"
st "valid_proc_s"
blo "67000,-29200"
tm "WireNameMgr"
)
)
on &157
)
*632 (Wire
uid 8690,0
shape (OrthoPolyLine
uid 8691,0
va (VaSet
vasetType 3
)
xt "61750,-54000,74250,-54000"
pts [
"61750,-54000"
"74250,-54000"
]
)
start &139
end &238
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8693,0
va (VaSet
)
xt "63000,-55000,69600,-54000"
st "ddr_write_pcie_s"
blo "63000,-54200"
tm "WireNameMgr"
)
)
on &158
)
*633 (Wire
uid 8696,0
shape (OrthoPolyLine
uid 8697,0
va (VaSet
vasetType 3
)
xt "61750,-53000,74250,-53000"
pts [
"61750,-53000"
"74250,-53000"
]
)
start &138
end &239
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8699,0
va (VaSet
)
xt "63000,-54000,69400,-53000"
st "ddr_read_pcie_s"
blo "63000,-53200"
tm "WireNameMgr"
)
)
on &159
)
*634 (Wire
uid 8710,0
shape (OrthoPolyLine
uid 8711,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61750,-28000,73250,-28000"
pts [
"61750,-28000"
"73250,-28000"
]
)
start &145
end &217
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8713,0
va (VaSet
)
xt "63750,-29000,73550,-28000"
st "ddr_data_proc_s : (511:0)"
blo "63750,-28200"
tm "WireNameMgr"
)
)
on &162
)
*635 (Wire
uid 8716,0
shape (OrthoPolyLine
uid 8717,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61750,-27000,73250,-27000"
pts [
"61750,-27000"
"73250,-27000"
]
)
start &144
end &218
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8719,0
va (VaSet
)
xt "63750,-28000,73250,-27000"
st "ddr_addr_proc_s : (31:0)"
blo "63750,-27200"
tm "WireNameMgr"
)
)
on &163
)
*636 (Wire
uid 8792,0
shape (OrthoPolyLine
uid 8793,0
va (VaSet
vasetType 3
)
xt "61750,-26000,73250,-26000"
pts [
"61750,-26000"
"73250,-26000"
]
)
start &153
end &219
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8795,0
va (VaSet
)
xt "63750,-27000,70450,-26000"
st "ddr_write_proc_s"
blo "63750,-26200"
tm "WireNameMgr"
)
)
on &164
)
*637 (Wire
uid 8798,0
shape (OrthoPolyLine
uid 8799,0
va (VaSet
vasetType 3
)
xt "61750,-25000,73250,-25000"
pts [
"61750,-25000"
"73250,-25000"
]
)
start &152
end &220
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8801,0
va (VaSet
)
xt "63750,-26000,70250,-25000"
st "ddr_read_proc_s"
blo "63750,-25200"
tm "WireNameMgr"
)
)
on &165
)
*638 (Wire
uid 8928,0
shape (OrthoPolyLine
uid 8929,0
va (VaSet
vasetType 3
)
xt "98750,-54000,116250,-54000"
pts [
"98750,-54000"
"116250,-54000"
]
)
start &240
end &259
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8930,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8931,0
va (VaSet
)
xt "100750,-55000,106950,-54000"
st "rx_write_pcie_s"
blo "100750,-54200"
tm "WireNameMgr"
)
)
on &169
)
*639 (Wire
uid 8934,0
shape (OrthoPolyLine
uid 8935,0
va (VaSet
vasetType 3
)
xt "98750,-53000,116250,-53000"
pts [
"98750,-53000"
"116250,-53000"
]
)
start &241
end &260
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8937,0
va (VaSet
)
xt "100750,-54000,106750,-53000"
st "rx_read_pcie_s"
blo "100750,-53200"
tm "WireNameMgr"
)
)
on &168
)
*640 (Wire
uid 8950,0
shape (OrthoPolyLine
uid 8951,0
va (VaSet
vasetType 3
)
xt "97750,-26000,116250,-26000"
pts [
"97750,-26000"
"116250,-26000"
]
)
start &221
end &262
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8953,0
va (VaSet
)
xt "99750,-27000,106050,-26000"
st "rx_write_proc_s"
blo "99750,-26200"
tm "WireNameMgr"
)
)
on &170
)
*641 (Wire
uid 8956,0
shape (OrthoPolyLine
uid 8957,0
va (VaSet
vasetType 3
)
xt "97750,-25000,116250,-25000"
pts [
"97750,-25000"
"116250,-25000"
]
)
start &222
end &261
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8959,0
va (VaSet
)
xt "99750,-26000,105850,-25000"
st "rx_read_proc_s"
blo "99750,-25200"
tm "WireNameMgr"
)
)
on &171
)
*642 (Wire
uid 9236,0
shape (OrthoPolyLine
uid 9237,0
va (VaSet
vasetType 3
)
xt "130750,-34000,166250,-34000"
pts [
"166250,-34000"
"130750,-34000"
]
)
start &318
end &263
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9239,0
va (VaSet
)
xt "133000,-35000,135700,-34000"
st "read_s"
blo "133000,-34200"
tm "WireNameMgr"
)
)
on &174
)
*643 (Wire
uid 9252,0
shape (OrthoPolyLine
uid 9253,0
va (VaSet
vasetType 3
)
xt "17000,-63000,21250,15000"
pts [
"17000,-63000"
"17000,15000"
"21250,15000"
]
)
start &522
end &442
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9255,0
ro 90
va (VaSet
)
xt "17000,3000,18000,11200"
st "fifo_ready_rx_pcie_s"
blo "17200,3000"
tm "WireNameMgr"
)
)
on &61
)
*644 (Wire
uid 9258,0
shape (OrthoPolyLine
uid 9259,0
va (VaSet
vasetType 3
)
xt "18000,-42000,21250,50000"
pts [
"20000,-42000"
"18000,-42000"
"18000,50000"
"21250,50000"
]
)
start &541
end &406
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9261,0
ro 90
va (VaSet
)
xt "18000,37000,19000,45300"
st "fifo_ready_rx_proc_s"
blo "18200,37000"
tm "WireNameMgr"
)
)
on &62
)
*645 (Wire
uid 9547,0
optionalChildren [
*646 (BdJunction
uid 9642,0
ps "OnConnectorStrategy"
shape (Circle
uid 9643,0
va (VaSet
vasetType 1
)
xt "18600,-27396,19400,-26596"
radius 400
)
)
*647 (BdJunction
uid 9695,0
ps "OnConnectorStrategy"
shape (Circle
uid 9696,0
va (VaSet
vasetType 1
)
xt "11600,-27400,12400,-26600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9548,0
va (VaSet
vasetType 3
)
xt "5000,-27000,21250,-26996"
pts [
"21250,-27000"
"19000,-27000"
"19000,-26996"
"14000,-26996"
"14000,-27000"
"5000,-27000"
]
)
start &364
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9550,0
va (VaSet
isHidden 1
)
xt "20250,-28000,23950,-27000"
st "rst_sys_n"
blo "20250,-27200"
tm "WireNameMgr"
)
)
on &183
)
*648 (Wire
uid 9575,0
optionalChildren [
*649 (BdJunction
uid 9587,0
ps "OnConnectorStrategy"
shape (Circle
uid 9588,0
va (VaSet
vasetType 1
)
xt "145600,-19400,146400,-18600"
radius 400
)
)
*650 (BdJunction
uid 9713,0
ps "OnConnectorStrategy"
shape (Circle
uid 9714,0
va (VaSet
vasetType 1
)
xt "145600,5600,146400,6400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9576,0
va (VaSet
vasetType 3
)
xt "146000,-19000,207000,6000"
pts [
"207000,6000"
"146000,6000"
"146000,-19000"
"166250,-19000"
]
)
start &177
end &311
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9580,0
va (VaSet
isHidden 1
)
xt "206000,5000,209600,6000"
st "rst_ddr_n"
blo "206000,5800"
tm "WireNameMgr"
)
)
on &184
)
*651 (Wire
uid 9583,0
optionalChildren [
*652 (BdJunction
uid 9593,0
ps "OnConnectorStrategy"
shape (Circle
uid 9594,0
va (VaSet
vasetType 1
)
xt "112600,-45400,113400,-44600"
radius 400
)
)
*653 (BdJunction
uid 9599,0
ps "OnConnectorStrategy"
shape (Circle
uid 9600,0
va (VaSet
vasetType 1
)
xt "112600,-32388,113400,-31588"
radius 400
)
)
*654 (BdJunction
uid 9613,0
ps "OnConnectorStrategy"
shape (Circle
uid 9614,0
va (VaSet
vasetType 1
)
xt "112600,-19400,113400,-18600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9584,0
va (VaSet
vasetType 3
)
xt "113000,-45000,146000,-19000"
pts [
"146000,-19000"
"113000,-19000"
"113000,-45000"
"116250,-45000"
]
)
start &649
end &251
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9586,0
va (VaSet
)
xt "112000,-46000,115600,-45000"
st "rst_ddr_n"
blo "112000,-45200"
tm "WireNameMgr"
)
)
on &184
)
*655 (Wire
uid 9589,0
shape (OrthoPolyLine
uid 9590,0
va (VaSet
vasetType 3
)
xt "87000,-67000,113000,-45000"
pts [
"113000,-45000"
"101000,-45000"
"101000,-61000"
"87000,-61000"
"87000,-67000"
"89250,-67000"
]
)
start &652
end &200
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9592,0
va (VaSet
)
xt "84250,-68000,87850,-67000"
st "rst_ddr_n"
blo "84250,-67200"
tm "WireNameMgr"
)
)
on &184
)
*656 (Wire
uid 9595,0
shape (OrthoPolyLine
uid 9596,0
va (VaSet
vasetType 3
)
xt "85000,-39000,113000,-31988"
pts [
"113000,-31988"
"85000,-31988"
"85000,-39000"
"88250,-39000"
]
)
start &653
end &189
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9598,0
va (VaSet
)
xt "83250,-40000,86850,-39000"
st "rst_ddr_n"
blo "83250,-39200"
tm "WireNameMgr"
)
)
on &184
)
*657 (Wire
uid 9601,0
shape (OrthoPolyLine
uid 9602,0
va (VaSet
vasetType 3
)
xt "19000,-37000,68250,-26996"
pts [
"19000,-26996"
"19000,-36990"
"68250,-36990"
"68250,-37000"
]
)
start &646
end &335
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9604,0
va (VaSet
)
xt "58000,-38000,61700,-37000"
st "rst_sys_n"
blo "58000,-37200"
tm "WireNameMgr"
)
)
on &183
)
*658 (Wire
uid 9609,0
optionalChildren [
*659 (BdJunction
uid 9729,0
ps "OnConnectorStrategy"
shape (Circle
uid 9730,0
va (VaSet
vasetType 1
)
xt "99600,-19399,100400,-18599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9610,0
va (VaSet
vasetType 3
)
xt "22000,-19000,113000,10000"
pts [
"113000,-19000"
"68000,-19000"
"68000,10000"
"22000,10000"
"22000,-2000"
"25250,-2000"
]
)
start &654
end &465
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9612,0
va (VaSet
)
xt "20250,-3000,23850,-2000"
st "rst_ddr_n"
blo "20250,-2200"
tm "WireNameMgr"
)
)
on &184
)
*660 (Wire
uid 9646,0
optionalChildren [
*661 (BdJunction
uid 9707,0
ps "OnConnectorStrategy"
shape (Circle
uid 9708,0
va (VaSet
vasetType 1
)
xt "8600,12600,9400,13400"
radius 400
)
)
*662 (BdJunction
uid 11543,0
ps "OnConnectorStrategy"
shape (Circle
uid 11544,0
va (VaSet
vasetType 1
)
xt "8600,1600,9400,2400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9647,0
va (VaSet
vasetType 3
)
xt "9000,-51996,21250,24000"
pts [
"9000,-51996"
"9000,24000"
"21250,24000"
]
)
start &486
end &443
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9649,0
va (VaSet
)
xt "15250,23000,19550,24000"
st "rst_pcie_n"
blo "15250,23800"
tm "WireNameMgr"
)
)
on &182
)
*663 (Wire
uid 9691,0
optionalChildren [
*664 (BdJunction
uid 9701,0
ps "OnConnectorStrategy"
shape (Circle
uid 9702,0
va (VaSet
vasetType 1
)
xt "15600,46600,16400,47400"
radius 400
)
)
*665 (BdJunction
uid 12892,0
ps "OnConnectorStrategy"
shape (Circle
uid 12893,0
va (VaSet
vasetType 1
)
xt "11600,5600,12400,6400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9692,0
va (VaSet
vasetType 3
)
xt "12000,-26997,21250,67000"
pts [
"12000,-26997"
"12000,46000"
"16000,46000"
"16000,67000"
"21250,67000"
]
)
start &647
end &407
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9694,0
va (VaSet
)
xt "17250,66000,20950,67000"
st "rst_sys_n"
blo "17250,66800"
tm "WireNameMgr"
)
)
on &183
)
*666 (Wire
uid 9697,0
shape (OrthoPolyLine
uid 9698,0
va (VaSet
vasetType 3
)
xt "16000,47000,99250,51000"
pts [
"16000,47000"
"52000,47000"
"52000,51000"
"99250,51000"
]
)
start &664
end &383
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9700,0
va (VaSet
)
xt "86000,50000,89700,51000"
st "rst_sys_n"
blo "86000,50800"
tm "WireNameMgr"
)
)
on &183
)
*667 (Wire
uid 9703,0
shape (OrthoPolyLine
uid 9704,0
va (VaSet
vasetType 3
)
xt "9000,13000,99250,23000"
pts [
"9000,13000"
"89000,13000"
"89000,23000"
"99250,23000"
]
)
start &661
end &302
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9706,0
va (VaSet
)
xt "93250,22000,97550,23000"
st "rst_pcie_n"
blo "93250,22800"
tm "WireNameMgr"
)
)
on &182
)
*668 (Wire
uid 9709,0
optionalChildren [
*669 (BdJunction
uid 9719,0
ps "OnConnectorStrategy"
shape (Circle
uid 9720,0
va (VaSet
vasetType 1
)
xt "135600,24600,136400,25400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9710,0
va (VaSet
vasetType 3
)
xt "133750,6000,146000,25000"
pts [
"146000,6000"
"136000,6000"
"136000,25000"
"133750,25000"
]
)
start &650
end &272
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9712,0
ro 90
va (VaSet
)
xt "136000,13000,137000,16600"
st "rst_ddr_n"
blo "136200,13000"
tm "WireNameMgr"
)
)
on &184
)
*670 (Wire
uid 9715,0
shape (OrthoPolyLine
uid 9716,0
va (VaSet
vasetType 3
)
xt "132750,25000,136000,51000"
pts [
"136000,25000"
"136000,51000"
"132750,51000"
]
)
start &669
end &281
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9718,0
ro 90
va (VaSet
)
xt "136000,39000,137000,42600"
st "rst_ddr_n"
blo "136200,39000"
tm "WireNameMgr"
)
)
on &184
)
*671 (Wire
uid 9725,0
optionalChildren [
*672 (BdJunction
uid 9735,0
ps "OnConnectorStrategy"
shape (Circle
uid 9736,0
va (VaSet
vasetType 1
)
xt "99600,-23400,100400,-22600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9726,0
va (VaSet
vasetType 3
)
xt "97750,-23000,100000,-18997"
pts [
"100000,-18997"
"100000,-23000"
"97750,-23000"
]
)
start &659
end &216
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9728,0
ro 90
va (VaSet
)
xt "100000,-23000,101000,-19400"
st "rst_ddr_n"
blo "100200,-23000"
tm "WireNameMgr"
)
)
on &184
)
*673 (Wire
uid 9731,0
shape (OrthoPolyLine
uid 9732,0
va (VaSet
vasetType 3
)
xt "98750,-51000,100000,-23000"
pts [
"100000,-23000"
"100000,-51000"
"98750,-51000"
]
)
start &672
end &235
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9734,0
ro 270
va (VaSet
)
xt "99000,-50600,100000,-47000"
st "rst_ddr_n"
blo "99800,-47000"
tm "WireNameMgr"
)
)
on &184
)
*674 (Wire
uid 9851,0
shape (OrthoPolyLine
uid 9852,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "189750,-47000,206000,-47000"
pts [
"189750,-47000"
"206000,-47000"
]
)
start &326
end &178
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9854,0
va (VaSet
)
xt "191750,-48000,200850,-47000"
st "amm_burstcount : (6:0)"
blo "191750,-47200"
tm "WireNameMgr"
)
)
on &180
)
*675 (Wire
uid 9857,0
shape (OrthoPolyLine
uid 9858,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "189750,-45000,206000,-45000"
pts [
"189750,-45000"
"206000,-45000"
]
)
start &327
end &179
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9860,0
va (VaSet
)
xt "192000,-46000,200600,-45000"
st "amm_byte_en : (63:0)"
blo "192000,-45200"
tm "WireNameMgr"
)
)
on &181
)
*676 (Wire
uid 11533,0
shape (OrthoPolyLine
uid 11534,0
va (VaSet
vasetType 3
)
xt "16000,0,25250,0"
pts [
"16000,0"
"25250,0"
]
)
start &503
end &467
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11536,0
va (VaSet
)
xt "21250,-1000,24450,0"
st "clk_pcie"
blo "21250,-200"
tm "WireNameMgr"
)
)
on &25
)
*677 (Wire
uid 11539,0
shape (OrthoPolyLine
uid 11540,0
va (VaSet
vasetType 3
)
xt "9000,2000,25250,2000"
pts [
"9000,2000"
"25250,2000"
]
)
start &662
end &468
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11542,0
va (VaSet
)
xt "20250,1000,24550,2000"
st "rst_pcie_n"
blo "20250,1800"
tm "WireNameMgr"
)
)
on &182
)
*678 (Wire
uid 12257,0
shape (OrthoPolyLine
uid 12258,0
va (VaSet
vasetType 3
)
xt "3000,-43000,68250,-43000"
pts [
"68250,-43000"
"3000,-43000"
]
)
start &339
end &355
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12260,0
va (VaSet
isHidden 1
)
xt "61250,-44000,66750,-43000"
st "fifo_ready_out"
blo "61250,-43200"
tm "WireNameMgr"
)
)
on &356
)
*679 (Wire
uid 12335,0
optionalChildren [
*680 (BdJunction
uid 12590,0
ps "OnConnectorStrategy"
shape (Circle
uid 12591,0
va (VaSet
vasetType 1
)
xt "10600,-34400,11400,-33600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 12336,0
va (VaSet
vasetType 3
)
xt "5000,-34000,21250,-34000"
pts [
"21250,-34000"
"5000,-34000"
]
)
start &368
end &373
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12338,0
va (VaSet
isHidden 1
)
xt "14250,-35000,20150,-34000"
st "fifo_ready_in_1"
blo "14250,-34200"
tm "WireNameMgr"
)
)
on &375
)
*681 (Wire
uid 12341,0
optionalChildren [
*682 (BdJunction
uid 12596,0
ps "OnConnectorStrategy"
shape (Circle
uid 12597,0
va (VaSet
vasetType 1
)
xt "9600,-33400,10400,-32600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 12342,0
va (VaSet
vasetType 3
)
xt "5000,-33000,21250,-33000"
pts [
"21250,-33000"
"5000,-33000"
]
)
start &369
end &374
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12344,0
va (VaSet
isHidden 1
)
xt "14250,-34000,20150,-33000"
st "fifo_ready_in_2"
blo "14250,-33200"
tm "WireNameMgr"
)
)
on &376
)
*683 (Wire
uid 12442,0
shape (OrthoPolyLine
uid 12443,0
va (VaSet
vasetType 3
)
xt "7000,41000,99250,41000"
pts [
"99250,41000"
"7000,41000"
]
)
start &385
end &393
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12445,0
va (VaSet
isHidden 1
)
xt "92250,40000,97850,41000"
st "data_avail_out"
blo "92250,40800"
tm "WireNameMgr"
)
)
on &394
)
*684 (Wire
uid 12448,0
shape (OrthoPolyLine
uid 12449,0
va (VaSet
vasetType 3
)
xt "7000,43000,99250,43000"
pts [
"99250,43000"
"7000,43000"
]
)
start &387
end &391
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12451,0
va (VaSet
isHidden 1
)
xt "92250,42000,98250,43000"
st "data_avail_in_2"
blo "92250,42800"
tm "WireNameMgr"
)
)
on &395
)
*685 (Wire
uid 12454,0
shape (OrthoPolyLine
uid 12455,0
va (VaSet
vasetType 3
)
xt "7000,42000,99250,42000"
pts [
"99250,42000"
"7000,42000"
]
)
start &386
end &392
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12457,0
va (VaSet
isHidden 1
)
xt "92250,41000,98250,42000"
st "data_avail_in_1"
blo "92250,41800"
tm "WireNameMgr"
)
)
on &396
)
*686 (Wire
uid 12466,0
shape (OrthoPolyLine
uid 12467,0
va (VaSet
vasetType 3
)
xt "7000,44000,99250,44000"
pts [
"99250,44000"
"7000,44000"
]
)
start &384
end &397
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12469,0
va (VaSet
isHidden 1
)
xt "93250,43000,97850,44000"
st "fifo_full_out"
blo "93250,43800"
tm "WireNameMgr"
)
)
on &398
)
*687 (Wire
uid 12586,0
shape (OrthoPolyLine
uid 12587,0
va (VaSet
vasetType 3
)
xt "11000,-34000,21250,51000"
pts [
"11000,-34000"
"11000,51000"
"21250,51000"
]
)
start &680
end &413
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12589,0
va (VaSet
)
xt "14250,50000,20150,51000"
st "fifo_ready_in_1"
blo "14250,50800"
tm "WireNameMgr"
)
)
on &375
)
*688 (Wire
uid 12592,0
shape (OrthoPolyLine
uid 12593,0
va (VaSet
vasetType 3
)
xt "10000,-33000,21250,52000"
pts [
"10000,-33000"
"10000,52000"
"21250,52000"
]
)
start &682
end &414
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12595,0
va (VaSet
)
xt "14250,51000,20150,52000"
st "fifo_ready_in_2"
blo "14250,51800"
tm "WireNameMgr"
)
)
on &376
)
*689 (Wire
uid 12600,0
shape (OrthoPolyLine
uid 12601,0
va (VaSet
vasetType 3
)
xt "12000,54000,21250,54000"
pts [
"12000,54000"
"21250,54000"
]
)
start &420
end &415
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12603,0
va (VaSet
isHidden 1
)
xt "14000,53000,19000,54000"
st "fifo_full_in_1"
blo "14000,53800"
tm "WireNameMgr"
)
)
on &422
)
*690 (Wire
uid 12606,0
shape (OrthoPolyLine
uid 12607,0
va (VaSet
vasetType 3
)
xt "12000,55000,21250,55000"
pts [
"12000,55000"
"21250,55000"
]
)
start &421
end &416
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12608,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12609,0
va (VaSet
isHidden 1
)
xt "14000,54000,19000,55000"
st "fifo_full_in_2"
blo "14000,54800"
tm "WireNameMgr"
)
)
on &423
)
*691 (Wire
uid 12888,0
shape (OrthoPolyLine
uid 12889,0
va (VaSet
vasetType 3
)
xt "12000,6000,25250,6000"
pts [
"12000,6000"
"25250,6000"
]
)
start &665
end &470
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12891,0
va (VaSet
)
xt "20250,5000,23950,6000"
st "rst_sys_n"
blo "20250,5800"
tm "WireNameMgr"
)
)
on &183
)
*692 (Wire
uid 12894,0
shape (OrthoPolyLine
uid 12895,0
va (VaSet
vasetType 3
)
xt "15000,4000,25250,4000"
pts [
"15000,4000"
"25250,4000"
]
)
start &513
end &469
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12896,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12897,0
va (VaSet
)
xt "21250,3000,24250,4000"
st "clk_sys"
blo "21250,3800"
tm "WireNameMgr"
)
)
on &36
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *693 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*694 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "-46000,-70000,-40600,-69000"
st "Package List"
blo "-46000,-69200"
)
*695 (MLText
uid 43,0
va (VaSet
)
xt "-46000,-69000,-35600,-66000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*696 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*697 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*698 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*699 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*700 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*701 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*702 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1280,0,2561,992"
viewArea "-11016,-52858,71742,13130"
cachedDiagramExtent "-51000,-73000,218300,104000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1077
paperHeight 1523
windowsPaperWidth 1077
windowsPaperHeight 1523
paperType "A3"
windowsPaperName "A3"
windowsPaperType 8
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-106000,-73000"
lastUid 12899,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*703 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*704 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*705 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*706 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*707 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*708 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*709 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*710 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*711 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*712 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*713 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*714 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*715 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*716 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*717 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*718 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*719 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*720 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*721 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*722 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*723 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-51000,-53200,-45600,-52200"
st "Declarations"
blo "-51000,-52400"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-51000,-52200,-48300,-51200"
st "Ports:"
blo "-51000,-51400"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-51000,-53200,-47200,-52200"
st "Pre User:"
blo "-51000,-52400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-51000,-53200,-51000,-53200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-51000,-15200,-43900,-14200"
st "Diagram Signals:"
blo "-51000,-14400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-51000,-53200,-46300,-52200"
st "Post User:"
blo "-51000,-52400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-51000,-53200,-51000,-53200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 412,0
usingSuid 1
emptyRow *724 (LEmptyRow
)
uid 54,0
optionalChildren [
*725 (RefLabelRowHdr
)
*726 (TitleRowHdr
)
*727 (FilterRowHdr
)
*728 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*729 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*730 (GroupColHdr
tm "GroupColHdrMgr"
)
*731 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*732 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*733 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*734 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*735 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*736 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*737 (LeafLogPort
port (LogicalPort
decl (Decl
n "rd_dma_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
suid 2,0
)
)
uid 377,0
)
*738 (LeafLogPort
port (LogicalPort
decl (Decl
n "rd_dma_write_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 18
suid 4,0
)
)
uid 379,0
)
*739 (LeafLogPort
port (LogicalPort
decl (Decl
n "rd_dma_burst_count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 15
suid 6,0
)
)
uid 381,0
)
*740 (LeafLogPort
port (LogicalPort
decl (Decl
n "rd_dma_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 16
suid 8,0
)
)
uid 383,0
)
*741 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rd_dma_wait_request"
t "std_logic"
o 35
suid 10,0
)
)
uid 385,0
)
*742 (LeafLogPort
port (LogicalPort
decl (Decl
n "rd_dma_write"
t "std_logic"
o 17
suid 12,0
)
)
uid 387,0
)
*743 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_pcie"
t "std_logic"
o 7
suid 14,0
)
)
uid 389,0
)
*744 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_wr_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
suid 22,0
)
)
uid 397,0
)
*745 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_wr_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 12
suid 24,0
)
)
uid 399,0
)
*746 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_wr_en"
t "std_logic"
o 13
suid 26,0
)
)
uid 401,0
)
*747 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_wr_wait_request"
t "std_logic"
o 34
suid 28,0
)
)
uid 403,0
)
*748 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 8
suid 30,0
)
)
uid 405,0
)
*749 (LeafLogPort
port (LogicalPort
decl (Decl
n "wr_dma_read"
t "std_logic"
o 24
suid 32,0
)
)
uid 529,0
)
*750 (LeafLogPort
port (LogicalPort
decl (Decl
n "wr_dma_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 22
suid 34,0
)
)
uid 531,0
)
*751 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "wr_dma_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 36
suid 36,0
)
)
uid 533,0
)
*752 (LeafLogPort
port (LogicalPort
decl (Decl
n "wr_dma_burst_count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 23
suid 38,0
)
)
uid 535,0
)
*753 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "wr_dma_read_data_valid"
t "std_logic"
o 37
suid 40,0
)
)
uid 537,0
)
*754 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "wr_dma_wait_request"
t "std_logic"
o 38
suid 42,0
)
)
uid 539,0
)
*755 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_rd_en"
t "std_logic"
o 10
suid 46,0
)
)
uid 657,0
)
*756 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_rd_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
suid 51,0
)
)
uid 663,0
)
*757 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 6
suid 54,0
)
)
uid 723,0
)
*758 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wcode_rx_pcie_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 92
suid 86,0
)
)
uid 1473,0
)
*759 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rcode_rx_pcie_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 61
suid 87,0
)
)
uid 1475,0
)
*760 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "waddr_rx_pcie_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 87
suid 90,0
)
)
uid 1481,0
)
*761 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_ready_rx_pcie_s"
t "std_logic"
o 52
suid 100,0
)
)
uid 1601,0
)
*762 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_ready_rx_proc_s"
t "std_logic"
o 53
suid 114,0
)
)
uid 1997,0
)
*763 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wcode_rx_proc_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 93
suid 116,0
)
)
uid 1999,0
)
*764 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rcode_rx_proc_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 62
suid 118,0
)
)
uid 2001,0
)
*765 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "raddr_rx_proc_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 58
suid 122,0
)
)
uid 2005,0
)
*766 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "raddr_tx_proc_data_s"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 60
suid 195,0
)
)
uid 3195,0
)
*767 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid_data_tx_proc_s"
t "std_logic"
o 80
suid 196,0
)
)
uid 3197,0
)
*768 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_full_tx_proc_s"
t "std_logic"
o 51
suid 197,0
)
)
uid 3199,0
)
*769 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wcode_tx_proc_data_s"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 95
suid 198,0
)
)
uid 3201,0
)
*770 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data_tx_proc_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 78
suid 199,0
)
)
uid 3203,0
)
*771 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "waddr_tx_proc_data_s"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 90
suid 206,0
)
)
uid 3209,0
)
*772 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data_tx_pcie_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 77
suid 230,0
)
)
uid 3767,0
)
*773 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_full_tx_pcie_s"
t "std_logic"
o 50
suid 231,0
)
)
uid 3769,0
)
*774 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid_data_tx_pcie_s"
t "std_logic"
o 79
suid 232,0
)
)
uid 3771,0
)
*775 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wcode_tx_pcie_data_s"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 94
suid 233,0
)
)
uid 3773,0
)
*776 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "raddr_tx_pcie_data_s"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 59
suid 234,0
)
)
uid 3775,0
)
*777 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "waddr_tx_pcie_data_s"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 89
suid 235,0
)
)
uid 3777,0
)
*778 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "amm_write_data"
t "std_logic_vector"
b "(511 downto 0)"
o 30
suid 249,0
)
)
uid 3789,0
)
*779 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "amm_write"
t "std_logic"
o 29
suid 253,0
)
)
uid 3793,0
)
*780 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "amm_address"
t "std_logic_vector"
b "(31 downto 0)"
o 25
suid 264,0
)
)
uid 4043,0
)
*781 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "amm_read"
t "std_logic"
o 28
suid 285,0
)
)
uid 4065,0
)
*782 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_rd_data_valid"
t "std_logic"
o 32
suid 288,0
)
)
uid 5630,0
)
*783 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_rd_wait_request"
t "std_logic"
o 33
suid 289,0
)
)
uid 5632,0
)
*784 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_rd_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 31
suid 290,0
)
)
uid 5634,0
)
*785 (LeafLogPort
port (LogicalPort
decl (Decl
n "amm_wait_request"
t "std_logic"
o 5
suid 292,0
)
)
uid 6509,0
)
*786 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "write_s"
t "std_logic"
o 100
suid 297,0
)
)
uid 6513,0
)
*787 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "raddr_rx_pcie_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 57
suid 307,0
)
)
uid 6531,0
)
*788 (LeafLogPort
port (LogicalPort
decl (Decl
n "amm_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 3
suid 310,0
)
)
uid 6735,0
)
*789 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_read_data_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 39
suid 312,0
)
)
uid 6737,0
)
*790 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "read_write_sel_s"
t "std_logic"
o 66
suid 313,0
)
)
uid 6739,0
)
*791 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pcie_proc_sel_s"
t "std_logic"
o 55
suid 314,0
)
)
uid 6741,0
)
*792 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_pcie_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 69
suid 316,0
)
)
uid 6745,0
)
*793 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_addr_pcie_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 67
suid 317,0
)
)
uid 6747,0
)
*794 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_proc_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 70
suid 318,0
)
)
uid 6749,0
)
*795 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_addr_proc_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 68
suid 319,0
)
)
uid 6751,0
)
*796 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "waddr_rx_proc_s"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 88
suid 324,0
)
)
uid 6805,0
)
*797 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pcie_amm_read_data_valid_s"
t "std_logic"
o 54
suid 326,0
)
)
uid 6807,0
)
*798 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "proc_amm_read_data_valid_s"
t "std_logic"
o 56
suid 329,0
)
)
uid 6811,0
)
*799 (LeafLogPort
port (LogicalPort
decl (Decl
n "amm_read_data_valid"
t "std_logic"
o 4
suid 330,0
)
)
uid 6915,0
)
*800 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid_pcie_s"
t "std_logic"
o 81
suid 341,0
)
)
uid 8594,0
)
*801 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "write_data_pcie_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 98
suid 342,0
)
)
uid 8596,0
)
*802 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid_write_pcie_s"
t "std_logic"
o 85
suid 345,0
)
)
uid 8598,0
)
*803 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid_read_pcie_s"
t "std_logic"
o 83
suid 346,0
)
)
uid 8600,0
)
*804 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "write_addr_pcie_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 96
suid 347,0
)
)
uid 8602,0
)
*805 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "read_addr_pcie_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 63
suid 348,0
)
)
uid 8604,0
)
*806 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid_write_proc_s"
t "std_logic"
o 86
suid 350,0
)
)
uid 8606,0
)
*807 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "write_data_proc_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 99
suid 352,0
)
)
uid 8608,0
)
*808 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "write_addr_proc_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 97
suid 354,0
)
)
uid 8610,0
)
*809 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid_read_proc_s"
t "std_logic"
o 84
suid 356,0
)
)
uid 8612,0
)
*810 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "read_addr_proc_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 64
suid 358,0
)
)
uid 8614,0
)
*811 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid_proc_s"
t "std_logic"
o 82
suid 360,0
)
)
uid 8616,0
)
*812 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_write_pcie_s"
t "std_logic"
o 48
suid 363,0
)
)
uid 8824,0
)
*813 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_read_pcie_s"
t "std_logic"
o 46
suid 364,0
)
)
uid 8826,0
)
*814 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_data_pcie_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 43
suid 371,0
)
)
uid 8828,0
)
*815 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_addr_pcie_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 40
suid 372,0
)
)
uid 8830,0
)
*816 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_data_proc_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 44
suid 373,0
)
)
uid 8832,0
)
*817 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_addr_proc_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 41
suid 374,0
)
)
uid 8834,0
)
*818 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_write_proc_s"
t "std_logic"
o 49
suid 375,0
)
)
uid 8836,0
)
*819 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_read_proc_s"
t "std_logic"
o 47
suid 376,0
)
)
uid 8838,0
)
*820 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_pcie_req_s"
t "std_logic"
o 71
suid 377,0
)
)
uid 8840,0
)
*821 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_proc_req_s"
t "std_logic"
o 72
suid 378,0
)
)
uid 8842,0
)
*822 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_read_pcie_s"
t "std_logic"
o 73
suid 382,0
)
)
uid 8944,0
)
*823 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_write_pcie_s"
t "std_logic"
o 75
suid 383,0
)
)
uid 8946,0
)
*824 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_write_proc_s"
t "std_logic"
o 76
suid 386,0
)
)
uid 8964,0
)
*825 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_read_proc_s"
t "std_logic"
o 74
suid 387,0
)
)
uid 8966,0
)
*826 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_data_s"
t "std_logic_vector"
b "(511 downto 0)"
o 45
suid 388,0
)
)
uid 9264,0
)
*827 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_addr_s"
t "std_logic_vector"
b "(31 downto 0)"
o 42
suid 389,0
)
)
uid 9266,0
)
*828 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "read_s"
t "std_logic"
o 65
suid 391,0
)
)
uid 9268,0
)
*829 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wait_req_s"
t "std_logic"
o 91
suid 393,0
)
)
uid 9270,0
)
*830 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "amm_burstcount"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 26
suid 398,0
)
)
uid 10225,0
)
*831 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "amm_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 27
suid 399,0
)
)
uid 10227,0
)
*832 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 20
suid 400,0
)
)
uid 11277,0
)
*833 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 21
suid 401,0
)
)
uid 11279,0
)
*834 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 19
suid 402,0
)
)
uid 11281,0
)
*835 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "fifo_ready_out"
t "std_logic"
o 99
suid 403,0
)
)
uid 12261,0
)
*836 (LeafLogPort
port (LogicalPort
decl (Decl
n "fifo_ready_in_1"
t "std_logic"
o 100
suid 404,0
)
)
uid 12345,0
)
*837 (LeafLogPort
port (LogicalPort
decl (Decl
n "fifo_ready_in_2"
t "std_logic"
o 101
suid 405,0
)
)
uid 12347,0
)
*838 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "data_avail_out"
t "std_logic"
o 102
suid 406,0
)
)
uid 12470,0
)
*839 (LeafLogPort
port (LogicalPort
decl (Decl
n "data_avail_in_2"
t "std_logic"
o 103
suid 407,0
)
)
uid 12472,0
)
*840 (LeafLogPort
port (LogicalPort
decl (Decl
n "data_avail_in_1"
t "std_logic"
o 104
suid 408,0
)
)
uid 12474,0
)
*841 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "fifo_full_out"
t "std_logic"
o 105
suid 409,0
)
)
uid 12476,0
)
*842 (LeafLogPort
port (LogicalPort
decl (Decl
n "fifo_full_in_1"
t "std_logic"
o 106
suid 411,0
)
)
uid 12610,0
)
*843 (LeafLogPort
port (LogicalPort
decl (Decl
n "fifo_full_in_2"
t "std_logic"
o 107
suid 412,0
)
)
uid 12612,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*844 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *845 (MRCItem
litem &724
pos 107
dimension 20
)
uid 69,0
optionalChildren [
*846 (MRCItem
litem &725
pos 0
dimension 20
uid 70,0
)
*847 (MRCItem
litem &726
pos 1
dimension 23
uid 71,0
)
*848 (MRCItem
litem &727
pos 2
hidden 1
dimension 20
uid 72,0
)
*849 (MRCItem
litem &737
pos 0
dimension 20
uid 378,0
)
*850 (MRCItem
litem &738
pos 1
dimension 20
uid 380,0
)
*851 (MRCItem
litem &739
pos 2
dimension 20
uid 382,0
)
*852 (MRCItem
litem &740
pos 3
dimension 20
uid 384,0
)
*853 (MRCItem
litem &741
pos 4
dimension 20
uid 386,0
)
*854 (MRCItem
litem &742
pos 5
dimension 20
uid 388,0
)
*855 (MRCItem
litem &743
pos 6
dimension 20
uid 390,0
)
*856 (MRCItem
litem &744
pos 7
dimension 20
uid 398,0
)
*857 (MRCItem
litem &745
pos 8
dimension 20
uid 400,0
)
*858 (MRCItem
litem &746
pos 9
dimension 20
uid 402,0
)
*859 (MRCItem
litem &747
pos 10
dimension 20
uid 404,0
)
*860 (MRCItem
litem &748
pos 11
dimension 20
uid 406,0
)
*861 (MRCItem
litem &749
pos 12
dimension 20
uid 530,0
)
*862 (MRCItem
litem &750
pos 13
dimension 20
uid 532,0
)
*863 (MRCItem
litem &751
pos 14
dimension 20
uid 534,0
)
*864 (MRCItem
litem &752
pos 15
dimension 20
uid 536,0
)
*865 (MRCItem
litem &753
pos 16
dimension 20
uid 538,0
)
*866 (MRCItem
litem &754
pos 17
dimension 20
uid 540,0
)
*867 (MRCItem
litem &755
pos 18
dimension 20
uid 658,0
)
*868 (MRCItem
litem &756
pos 19
dimension 20
uid 664,0
)
*869 (MRCItem
litem &757
pos 20
dimension 20
uid 724,0
)
*870 (MRCItem
litem &758
pos 36
dimension 20
uid 1474,0
)
*871 (MRCItem
litem &759
pos 37
dimension 20
uid 1476,0
)
*872 (MRCItem
litem &760
pos 38
dimension 20
uid 1482,0
)
*873 (MRCItem
litem &761
pos 39
dimension 20
uid 1602,0
)
*874 (MRCItem
litem &762
pos 40
dimension 20
uid 1998,0
)
*875 (MRCItem
litem &763
pos 41
dimension 20
uid 2000,0
)
*876 (MRCItem
litem &764
pos 42
dimension 20
uid 2002,0
)
*877 (MRCItem
litem &765
pos 43
dimension 20
uid 2006,0
)
*878 (MRCItem
litem &766
pos 44
dimension 20
uid 3196,0
)
*879 (MRCItem
litem &767
pos 45
dimension 20
uid 3198,0
)
*880 (MRCItem
litem &768
pos 46
dimension 20
uid 3200,0
)
*881 (MRCItem
litem &769
pos 47
dimension 20
uid 3202,0
)
*882 (MRCItem
litem &770
pos 48
dimension 20
uid 3204,0
)
*883 (MRCItem
litem &771
pos 49
dimension 20
uid 3210,0
)
*884 (MRCItem
litem &772
pos 50
dimension 20
uid 3768,0
)
*885 (MRCItem
litem &773
pos 51
dimension 20
uid 3770,0
)
*886 (MRCItem
litem &774
pos 52
dimension 20
uid 3772,0
)
*887 (MRCItem
litem &775
pos 53
dimension 20
uid 3774,0
)
*888 (MRCItem
litem &776
pos 54
dimension 20
uid 3776,0
)
*889 (MRCItem
litem &777
pos 55
dimension 20
uid 3778,0
)
*890 (MRCItem
litem &778
pos 21
dimension 20
uid 3790,0
)
*891 (MRCItem
litem &779
pos 22
dimension 20
uid 3794,0
)
*892 (MRCItem
litem &780
pos 23
dimension 20
uid 4044,0
)
*893 (MRCItem
litem &781
pos 24
dimension 20
uid 4066,0
)
*894 (MRCItem
litem &782
pos 25
dimension 20
uid 5631,0
)
*895 (MRCItem
litem &783
pos 26
dimension 20
uid 5633,0
)
*896 (MRCItem
litem &784
pos 27
dimension 20
uid 5635,0
)
*897 (MRCItem
litem &785
pos 28
dimension 20
uid 6510,0
)
*898 (MRCItem
litem &786
pos 56
dimension 20
uid 6514,0
)
*899 (MRCItem
litem &787
pos 57
dimension 20
uid 6532,0
)
*900 (MRCItem
litem &788
pos 29
dimension 20
uid 6736,0
)
*901 (MRCItem
litem &789
pos 58
dimension 20
uid 6738,0
)
*902 (MRCItem
litem &790
pos 59
dimension 20
uid 6740,0
)
*903 (MRCItem
litem &791
pos 60
dimension 20
uid 6742,0
)
*904 (MRCItem
litem &792
pos 61
dimension 20
uid 6746,0
)
*905 (MRCItem
litem &793
pos 62
dimension 20
uid 6748,0
)
*906 (MRCItem
litem &794
pos 63
dimension 20
uid 6750,0
)
*907 (MRCItem
litem &795
pos 64
dimension 20
uid 6752,0
)
*908 (MRCItem
litem &796
pos 65
dimension 20
uid 6806,0
)
*909 (MRCItem
litem &797
pos 66
dimension 20
uid 6808,0
)
*910 (MRCItem
litem &798
pos 67
dimension 20
uid 6812,0
)
*911 (MRCItem
litem &799
pos 30
dimension 20
uid 6916,0
)
*912 (MRCItem
litem &800
pos 68
dimension 20
uid 8595,0
)
*913 (MRCItem
litem &801
pos 69
dimension 20
uid 8597,0
)
*914 (MRCItem
litem &802
pos 70
dimension 20
uid 8599,0
)
*915 (MRCItem
litem &803
pos 71
dimension 20
uid 8601,0
)
*916 (MRCItem
litem &804
pos 72
dimension 20
uid 8603,0
)
*917 (MRCItem
litem &805
pos 73
dimension 20
uid 8605,0
)
*918 (MRCItem
litem &806
pos 74
dimension 20
uid 8607,0
)
*919 (MRCItem
litem &807
pos 75
dimension 20
uid 8609,0
)
*920 (MRCItem
litem &808
pos 76
dimension 20
uid 8611,0
)
*921 (MRCItem
litem &809
pos 77
dimension 20
uid 8613,0
)
*922 (MRCItem
litem &810
pos 78
dimension 20
uid 8615,0
)
*923 (MRCItem
litem &811
pos 79
dimension 20
uid 8617,0
)
*924 (MRCItem
litem &812
pos 80
dimension 20
uid 8825,0
)
*925 (MRCItem
litem &813
pos 81
dimension 20
uid 8827,0
)
*926 (MRCItem
litem &814
pos 82
dimension 20
uid 8829,0
)
*927 (MRCItem
litem &815
pos 83
dimension 20
uid 8831,0
)
*928 (MRCItem
litem &816
pos 84
dimension 20
uid 8833,0
)
*929 (MRCItem
litem &817
pos 85
dimension 20
uid 8835,0
)
*930 (MRCItem
litem &818
pos 86
dimension 20
uid 8837,0
)
*931 (MRCItem
litem &819
pos 87
dimension 20
uid 8839,0
)
*932 (MRCItem
litem &820
pos 88
dimension 20
uid 8841,0
)
*933 (MRCItem
litem &821
pos 89
dimension 20
uid 8843,0
)
*934 (MRCItem
litem &822
pos 90
dimension 20
uid 8945,0
)
*935 (MRCItem
litem &823
pos 91
dimension 20
uid 8947,0
)
*936 (MRCItem
litem &824
pos 92
dimension 20
uid 8965,0
)
*937 (MRCItem
litem &825
pos 93
dimension 20
uid 8967,0
)
*938 (MRCItem
litem &826
pos 94
dimension 20
uid 9265,0
)
*939 (MRCItem
litem &827
pos 95
dimension 20
uid 9267,0
)
*940 (MRCItem
litem &828
pos 96
dimension 20
uid 9269,0
)
*941 (MRCItem
litem &829
pos 97
dimension 20
uid 9271,0
)
*942 (MRCItem
litem &830
pos 31
dimension 20
uid 10226,0
)
*943 (MRCItem
litem &831
pos 32
dimension 20
uid 10228,0
)
*944 (MRCItem
litem &832
pos 33
dimension 20
uid 11278,0
)
*945 (MRCItem
litem &833
pos 34
dimension 20
uid 11280,0
)
*946 (MRCItem
litem &834
pos 35
dimension 20
uid 11282,0
)
*947 (MRCItem
litem &835
pos 98
dimension 20
uid 12262,0
)
*948 (MRCItem
litem &836
pos 99
dimension 20
uid 12346,0
)
*949 (MRCItem
litem &837
pos 100
dimension 20
uid 12348,0
)
*950 (MRCItem
litem &838
pos 101
dimension 20
uid 12471,0
)
*951 (MRCItem
litem &839
pos 102
dimension 20
uid 12473,0
)
*952 (MRCItem
litem &840
pos 103
dimension 20
uid 12475,0
)
*953 (MRCItem
litem &841
pos 104
dimension 20
uid 12477,0
)
*954 (MRCItem
litem &842
pos 105
dimension 20
uid 12611,0
)
*955 (MRCItem
litem &843
pos 106
dimension 20
uid 12613,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*956 (MRCItem
litem &728
pos 0
dimension 20
uid 74,0
)
*957 (MRCItem
litem &730
pos 1
dimension 50
uid 75,0
)
*958 (MRCItem
litem &731
pos 2
dimension 100
uid 76,0
)
*959 (MRCItem
litem &732
pos 3
dimension 50
uid 77,0
)
*960 (MRCItem
litem &733
pos 4
dimension 100
uid 78,0
)
*961 (MRCItem
litem &734
pos 5
dimension 100
uid 79,0
)
*962 (MRCItem
litem &735
pos 6
dimension 50
uid 80,0
)
*963 (MRCItem
litem &736
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *964 (LEmptyRow
)
uid 83,0
optionalChildren [
*965 (RefLabelRowHdr
)
*966 (TitleRowHdr
)
*967 (FilterRowHdr
)
*968 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*969 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*970 (GroupColHdr
tm "GroupColHdrMgr"
)
*971 (NameColHdr
tm "GenericNameColHdrMgr"
)
*972 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*973 (InitColHdr
tm "GenericValueColHdrMgr"
)
*974 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*975 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*976 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *977 (MRCItem
litem &964
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*978 (MRCItem
litem &965
pos 0
dimension 20
uid 98,0
)
*979 (MRCItem
litem &966
pos 1
dimension 23
uid 99,0
)
*980 (MRCItem
litem &967
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*981 (MRCItem
litem &968
pos 0
dimension 20
uid 102,0
)
*982 (MRCItem
litem &970
pos 1
dimension 50
uid 103,0
)
*983 (MRCItem
litem &971
pos 2
dimension 100
uid 104,0
)
*984 (MRCItem
litem &972
pos 3
dimension 100
uid 105,0
)
*985 (MRCItem
litem &973
pos 4
dimension 50
uid 106,0
)
*986 (MRCItem
litem &974
pos 5
dimension 50
uid 107,0
)
*987 (MRCItem
litem &975
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
