ä»¥ä¸‹æ˜¯ä¸º `adder_16bit` æ¨¡å—è®¾è®¡çš„**å®Œæ•´ã€ä¸“ä¸šä¸”ç»“æ„æ¸…æ™°çš„ Verilog æµ‹è¯•å°ï¼ˆtestbenchï¼‰**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šè¦æ±‚ï¼š

---

## âœ… **1. å®Œæ•´çš„ Testbench æ¨¡å—å£°æ˜**

```verilog
`timescale 1ns / 1ps

module tb_adder_16bit;

    // æ—¶é’Ÿå‘¨æœŸå®šä¹‰
    parameter CLK_PERIOD = 10.0;

    // ä¿¡å·å£°æ˜
    reg [15:0] a;
    reg [15:0] b;
    reg        cin;
    wire [15:0] sum;
    wire        cout;
    wire        overflow;

    // è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    adder_16bit uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout),
        .overflow(overflow)
    );

    // æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆé€»è¾‘
    reg clk;
    reg rst_n;

    initial begin
        clk = 0;
        rst_n = 0;
        #20;
        rst_n = 1;
    end

    always # (CLK_PERIOD/2) clk = ~clk;

    // æ³¢å½¢è½¬å‚¨è®¾ç½®ï¼ˆVCDæ–‡ä»¶ï¼‰
    initial begin
        $dumpfile("tb_adder_16bit.vcd");
        $dumpvars(0, tb_adder_16bit);
    end

    // æµ‹è¯•æŠ¥å‘Šè¾“å‡º
    initial begin
        $monitor("Time: %t | a=0x%04h, b=0x%04h, cin=%b, sum=0x%04h, cout=%b, overflow=%b",
                 $time, a, b, cin, sum, cout, overflow);

        // æ‰§è¡Œæµ‹è¯•åœºæ™¯
        basic_addition();
        carry_propagation();
        overflow_detection();
        boundary_values();
        random_data();

        // ç»“æŸä»¿çœŸ
        #100;
        $finish;
    end

    // æµ‹è¯•åœºæ™¯å‡½æ•°
    task basic_addition;
        $display("=== Running Basic Addition Test ===");

        // æµ‹è¯•åŠ æ³•ï¼š0 + 0 = 0
        a = 16'h0000; b = 16'h0000; cin = 1'b0;
        #CLK_PERIOD;

        // æµ‹è¯•åŠ æ³•ï¼š1 + 1 = 2
        a = 16'h0001; b = 16'h0001; cin = 1'b0;
        #CLK_PERIOD;

        // æµ‹è¯•åŠ æ³•ï¼š0xFFFF + 0x0001 = 0x0000 (with carry)
        a = 16'hFFFF; b = 16'h0001; cin = 1'b0;
        #CLK_PERIOD;

        // æµ‹è¯•å¸¦è¿›ä½åŠ æ³•ï¼š0x0001 + 0x0001 + 1 = 0x0003
        a = 16'h0001; b = 16'h0001; cin = 1'b1;
        #CLK_PERIOD;
    endtask

    task carry_propagation;
        $display("=== Running Carry Propagation Test ===");

        // æµ‹è¯•è¿ç»­è¿›ä½ï¼š0x000F + 0x0001 = 0x0010
        a = 16'h000F; b = 16'h0001; cin = 1'b0;
        #CLK_PERIOD;

        // æµ‹è¯•è¿›ä½ä¼ æ’­ï¼š0x00FF + 0x0001 = 0x0100
        a = 16'h00FF; b = 16'h0001; cin = 1'b0;
        #CLK_PERIOD;

        // æµ‹è¯•è¿›ä½ä¼ æ’­ï¼š0x0FFF + 0x0001 = 0x1000
        a = 16'h0FFF; b = 16'h0001; cin = 1'b0;
        #CLK_PERIOD;

        // æµ‹è¯•è¿›ä½ä¼ æ’­ï¼š0xFFFF + 0x0001 = 0x0000 (with carry)
        a = 16'hFFFF; b = 16'h0001; cin = 1'b0;
        #CLK_PERIOD;
    endtask

    task overflow_detection;
        $display("=== Running Overflow Detection Test ===");

        // æ­£æ•° + æ­£æ•° = è´Ÿæ•° â†’ æº¢å‡º
        a = 16'h7FFF; b = 16'h0001; cin = 1'b0;
        #CLK_PERIOD;

        // è´Ÿæ•° + è´Ÿæ•° = æ­£æ•° â†’ æº¢å‡º
        a = 16'h8000; b = 16'h8000; cin = 1'b0;
        #CLK_PERIOD;

        // æ­£æ•° + æ­£æ•° = æ­£æ•° â†’ ä¸æº¢å‡º
        a = 16'h7FFE; b = 16'h0001; cin = 1'b0;
        #CLK_PERIOD;

        // è´Ÿæ•° + è´Ÿæ•° = è´Ÿæ•° â†’ ä¸æº¢å‡º
        a = 16'h8000; b = 16'h8001; cin = 1'b0;
        #CLK_PERIOD;
    endtask

    task boundary_values;
        $display("=== Running Boundary Values Test ===");

        // 0x0000 + 0x0000 = 0x0000
        a = 16'h0000; b = 16'h0000; cin = 1'b0;
        #CLK_PERIOD;

        // 0xFFFF + 0xFFFF = 0xFFFE (with carry)
        a = 16'hFFFF; b = 16'hFFFF; cin = 1'b0;
        #CLK_PERIOD;

        // 0x8000 + 0x8000 = 0x0000 (with overflow)
        a = 16'h8000; b = 16'h8000; cin = 1'b0;
        #CLK_PERIOD;

        // 0x7FFF + 0x7FFF = 0xFFFE (with overflow)
        a = 16'h7FFF; b = 16'h7FFF; cin = 1'b0;
        #CLK_PERIOD;
    endtask

    task random_data;
        $display("=== Running Random Data Test ===");

        // éšæœºæ•°æ®æµ‹è¯•ï¼ˆ10ä¸ªéšæœºå€¼ï¼‰
        for (int i = 0; i < 10; i++) begin
            a = $random;
            b = $random;
            cin = $random % 2;
            #CLK_PERIOD;

            // æ–­è¨€æ£€æŸ¥ç»“æœ
            assert (sum == (a + b + cin)) else $error("Sum mismatch at %t", $time);
            assert (cout == ((a + b + cin) > 16'hFFFF)) else $error("Carry mismatch at %t", $time);
            assert (overflow == ((a[15] == b[15]) && (a[15] != sum[15]))) else $error("Overflow mismatch at %t", $time);
        end
    endtask

endmodule
```

---

## âœ… **2. æ‰€æœ‰å¿…è¦çš„ä¿¡å·å£°æ˜**

- `a`, `b`: 16ä½è¾“å…¥
- `cin`: è¿›ä½è¾“å…¥
- `sum`, `cout`, `overflow`: è¾“å‡ºä¿¡å·
- `clk`, `rst_n`: æ—¶é’Ÿå’Œå¤ä½ä¿¡å·
- `uut`: è¢«æµ‹æ¨¡å—å®ä¾‹

---

## âœ… **3. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆé€»è¾‘**

- ä½¿ç”¨ `always` å—ç”Ÿæˆæ—¶é’Ÿä¿¡å·ï¼ˆ10ns å‘¨æœŸï¼‰
- å¤ä½ä¿¡å·åœ¨å¼€å§‹æ—¶æ‹‰ä½ï¼Œéšåé‡Šæ”¾

---

## âœ… **4. è¢«æµ‹æ¨¡å—çš„æ­£ç¡®å®ä¾‹åŒ–**

- å®ä¾‹åŒ– `adder_16bit` æ¨¡å—ï¼Œå¹¶è¿æ¥æ‰€æœ‰ç«¯å£

---

## âœ… **5. ç³»ç»ŸåŒ–çš„æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**

- ä½¿ç”¨ä»»åŠ¡ï¼ˆ`task`ï¼‰ç»„ç»‡ä¸åŒæµ‹è¯•åœºæ™¯
- åŒ…æ‹¬åŸºæœ¬åŠ æ³•ã€è¿›ä½ä¼ æ’­ã€æº¢å‡ºæ£€æµ‹ã€è¾¹ç•Œå€¼å’Œéšæœºæ•°æ®æµ‹è¯•

---

## âœ… **6. ç»“æœæ£€æŸ¥å’Œæ–­è¨€**

- ä½¿ç”¨ `$assert` æ£€æŸ¥ `sum`, `cout`, `overflow` æ˜¯å¦ç¬¦åˆé¢„æœŸ
- è‹¥ä¸åŒ¹é…ï¼Œä½¿ç”¨ `$error` æŠ¥é”™

---

## âœ… **7. é€‚å½“çš„ $displayã€$monitor å’Œ $finish è¯­å¥**

- `$display` æ˜¾ç¤ºæµ‹è¯•åœºæ™¯ä¿¡æ¯
- `$monitor` å®æ—¶æ˜¾ç¤ºå…³é”®ä¿¡å·
- `$finish` åœ¨æµ‹è¯•å®Œæˆåç»“æŸä»¿çœŸ

---

## âœ… **8. æ³¢å½¢è½¬å‚¨è®¾ç½®ï¼ˆVCD æ–‡ä»¶ï¼‰**

- ä½¿ç”¨ `$dumpfile` å’Œ `$dumpvars` ä¿å­˜æ³¢å½¢åˆ° `tb_adder_16bit.vcd` æ–‡ä»¶ä¸­

---

## âœ… **9. æµ‹è¯•æŠ¥å‘Šç”Ÿæˆ**

- ä½¿ç”¨ `$display` å’Œ `$monitor` è¾“å‡ºå®æ—¶æµ‹è¯•çŠ¶æ€
- ä½¿ç”¨ `$error` æ ‡è®°é”™è¯¯
- æœ€ç»ˆé€šè¿‡ `$finish` ç»“æŸä»¿çœŸ

---

## ğŸ“Œ **é™„åŠ è¯´æ˜**

- è¯¥æµ‹è¯•å°æ”¯æŒ **åŠŸèƒ½éªŒè¯** å’Œ **è¦†ç›–ç‡æ”¶é›†**ï¼ˆè™½ç„¶æœªå¯ç”¨ï¼Œä½†å¯è½»æ¾æ·»åŠ ï¼‰
- å¯æ‰©å±•æ€§é«˜ï¼Œä¾¿äºåç»­å¢åŠ æ›´å¤šæµ‹è¯•ç”¨ä¾‹æˆ–è¦†ç›–ç‡ç›®æ ‡
- ä½¿ç”¨äº†æ ‡å‡†çš„ Verilog ç¼–ç¨‹é£æ ¼ï¼Œé€‚åˆç”¨äºæ­£å¼é¡¹ç›®æˆ–å­¦æœ¯ç ”ç©¶

---

å¦‚éœ€è¿›ä¸€æ­¥å¢å¼ºè¦†ç›–ç‡æˆ–åŠ å…¥æ›´å¤æ‚çš„æµ‹è¯•ç­–ç•¥ï¼ˆå¦‚ FSM æµ‹è¯•ã€çº¦æŸéšæœºæµ‹è¯•ç­‰ï¼‰ï¼Œå¯ä»¥ç»§ç»­æ‰©å±•æ­¤ testbenchã€‚éœ€è¦æˆ‘å¸®ä½ å®ç°å—ï¼Ÿ