<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
<meta name="keywords" content="computer programming,unary operator,Logic Gates">
<meta name="author" content="Anshul Sood">
<title>Logic Gates</title>
</head>
<body>
<h2><a href="../../ComputerBasicsContent.html">Back</a>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a href="../../../Content.html">Home</a></h2>
<h1>Logic Gates</h1>
<h1>Features</h1>
<h2>Types of Logic Gates</h2>
<ul>
	<li>A logic gate is an elementary building block of a digital circuit.</li>
	<li>Most logic gates have two inputs and one output.</li>
	<li>At any given moment, every terminal is in one of the two binary conditions low (0) or high (1), represented by different voltage levels.</li>
	<li>The low voltage state is approximately zero volts (0 V), while the high state is approximately five volts positive (+5 V).</li>
	<li>There are seven basic logic gates
		<ul>
			<li><b>AND: </b>
				<ul>
					<li>Output is true (1) only in case both inputs are true (1).</li>
					<li>It is represented as :<br/>
						<img src="../../images/and.jpg" alt="And Gate" height="50" width="15%"/>
					</li>
					<li>The truth table is as shown below:
						<table border="1">
							<tr><th>Input A</th><th>Input B</th> <th>Output</th></tr>
							<tr><td>0</td><td>0</td><td>0</td></tr>
							<tr><td>0</td><td>1</td><td>0</td></tr>
							<tr><td>1</td><td>0</td><td>0</td></tr>
							<tr><td>1</td><td>1</td><td>1</td></tr>
						</table>
					</li>
				</ul>
			</li>
			<li><b>OR: </b>				
				<ul>
					<li>Output is true (1) in case any one or both inputs are true (1).</li>
					<li>It is represented as :<br/>
						<img src="../../images/or.jpg" alt="Or Gate" height="50" width="15%"/>
					</li>
					<li>The truth table is as shown below:
						<table border="1">
							<tr><th>Input A</th><th>Input B</th> <th>Output</th></tr>
							<tr><td>0</td><td>0</td><td>0</td></tr>
							<tr><td>0</td><td>1</td><td>1</td></tr>
							<tr><td>1</td><td>0</td><td>1</td></tr>
							<tr><td>1</td><td>1</td><td>1</td></tr>
						</table>
					</li>
				</ul>
			</li>
			<li><b>NOT: </b>				
				<ul>
					<li>Output is true (1) in case input is false (0). It works on a single input.</li>
					<li>It is also called <b>complement</b>.</li>
					<li>It is represented as:<br/>
						<img src="../../images/not.jpg" alt="NOT Gate" height="50" width="15%"/>
					</li>
					<li>The truth table is as shown below:
						<table border="1">
							<tr><th>Input A</th><th>Output</th></tr>
							<tr><td>0</td><td>1</td></tr>
							<tr><td>1</td><td>0</td></tr>
						</table>
					</li>
				</ul>
			</li>
				<li><b>XOR (EOR): </b>				
				<ul>
					<li>Output is true (1) if and only if one of the input is true (1).</li>
					<li>Output is false (0) if both the inputs are true (1) or both the inputs are false(0).</li>
					<li>It is represented as:<br/>
						<img src="../../images/xor.jpg" alt="XOR Gate" height="50" width="15%"/>
					</li>
					<li>The truth table is as shown below:
						<table border="1">
							<tr><th>Input A</th><th>Input B</th> <th>Output</th></tr>
							<tr><td>0</td><td>0</td><td>0</td></tr>
							<tr><td>0</td><td>1</td><td>1</td></tr>
							<tr><td>1</td><td>0</td><td>1</td></tr>
							<tr><td>1</td><td>1</td><td>0</td></tr>
						</table>
					</li>
				</ul>
			</li>
			<li><b>NAND: </b>				
				<ul>
					<li>It is NOT or complement of AND.</li>
					<li>Output is true (1) if both the inputs are false (0) or both the inputs are not false(0).</li>
					<li>It is represented as:<br/>
						<img src="../../images/nand.jpg" alt="NAND Gate" height="50" width="15%"/>
					</li>
					<li>The truth table is as shown below:
						<table border="1">
							<tr><th>Input A</th><th>Input B</th> <th>Output</th></tr>
							<tr><td>0</td><td>0</td><td>1</td></tr>
							<tr><td>0</td><td>1</td><td>1</td></tr>
							<tr><td>1</td><td>0</td><td>1</td></tr>
							<tr><td>1</td><td>1</td><td>0</td></tr>
						</table>						
					</li>
				</ul>
			</li>
			<li><b>NOR: </b>				
				<ul>
					<li>It is NOT or complement of OR.</li>
					<li>Output is true (1) if and only if both the inputs are false(0)</li>
					<li>It is represented as:<br/>
						<img src="../../images/nor.jpg" alt="NOR Gate" height="50" width="15%"/>
					</li>
					<li>The truth table is as shown below:
						<table border="1">
							<tr><th>Input A</th><th>Input B</th> <th>Output</th></tr>
							<tr><td>0</td><td>0</td><td>1</td></tr>
							<tr><td>0</td><td>1</td><td>0</td></tr>
							<tr><td>1</td><td>0</td><td>0</td></tr>
							<tr><td>1</td><td>1</td><td>0</td></tr>
						</table>
					</li>
				</ul>
			</li>
			<li><b>XNOR (ENOR): </b>				
				<ul>
					<li>It is NOT or complement of XOR.</li>
					<li>Output is true (1) if both the inputs are true (1) or both the inputs are false(0).</li>
					<li>It is represented as:<br/>
						<img src="../../images/xnor.jpg" alt="XNOR Gate" height="50" width="15%"/>
					</li>
					<li>The truth table is as shown below:
						<table border="1">
							<tr><th>Input A</th><th>Input B</th> <th>Output</th></tr>
							<tr><td>0</td><td>0</td><td>1</td></tr>
							<tr><td>0</td><td>1</td><td>0</td></tr>
							<tr><td>1</td><td>0</td><td>0</td></tr>
							<tr><td>1</td><td>1</td><td>1</td></tr>
						</table>
					</li>
				</ul>
			</li>
		</ul>
	</li>
</ul>
<h2>Universal Gate</h2>
<ul>
	<li>A universal gate is a gate which can implement any Boolean function without need to use any other gate type. </li>
	<li>Below are two universal gates
		<ul>
			<li>NAND</li>
			<li>NOR</li>
		</ul>
	</li>
</ul>
<h2>NAND gate as a universal gate</h2>
<ul>
	<li><b>AND gate using NAND gate</b>
		<ul>
			<li>The output of a NAND gate when given as input to a second NAND gate gives an AND gate. This is because when both the inputs are same in case of the second NAND gate, it will become a NOT gate and the NOT of NAND gate is nothing but AND gate.</li>
			<li>
				<table border="1">
					<tr><th>Input A</th><th>Input B</th><th>NAND Output</th><th>Input C</th><th>NAND Output (AND)</th></tr>
					<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
					<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
					<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
					<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
					<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
					<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
					<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
				</table>			
			</li>
			<li><br/>
				<img src="../../images/andusingnand.jpg" alt="AND using NAND gates" height="100" width="50%"/>	
			</li>
		</ul>		
	</li>
	<li><b>OR gate using NAND gate</b></li>
		<ul>
			<li>Take two NAND gates and provide the same inputs to each. This will give a NOT gate
				<table border="1">
					<tr><th>Input A</th><th>Input A</th><th>NAND Output (NOT of A)</th></tr>
					<tr><td>0</td><td>0</td><td>1</td></tr>
					<tr><td>1</td><td>1</td><td>0</td></tr>
				</table>	
				<table border="1">
					<tr><th>Input B</th><th>Input B</th><th>NAND Output (NOT of B)</th></tr>
					<tr><td>0</td><td>0</td><td>1</td></tr>
					<tr><td>1</td><td>1</td><td>0</td></tr>
				</table>
			</li>
			<li>Take the output of both the NAND gates and provide these as inputs to a third NAND gate. This will give an OR gate.
				<table border="1">
					<tr><th>NAND A Output</th><th>NAND B Output</th><th>NAND Output (OR)</th></tr>
					<tr><td>1</td><td>1</td><td>0</td></tr>
					<tr><td>0</td><td>0</td><td>1</td></tr>
					<tr><td>1</td><td>0</td><td>1</td></tr>
					<tr><td>0</td><td>1</td><td>1</td></tr>
				</table>						
			</li>
			<li><br/>
				<img src="../../images/orusingnand.jpg" alt="OR using NAND gates" height="100" width="50%"/>
			</li>
		</ul>
	<li><b>NOT gate using NAND gate</b>
		<ul>
			<li>If both the inputs are same in case of NAND gate, it will become a NOT gate.
				<table border="1">
					<tr><th>Input A</th><th>Input B (Same as input A)</th><th>NAND Output (NOT)</th></tr>
					<tr><td>0</td><td>0</td><td>1</td></tr>
					<tr><td>1</td><td>1</td><td>0</td></tr>
				</table>
			</li>
			<li><br/>
				<img src="../../images/notusingnand1.jpg" alt="NOT using NAND gates" height="100" width="50%"/>
			</li>
			<li>If one of the input is true(1) in case of NAND gate, it will become a NOT of the other input.
				<table border="1">
					<tr><th>Input A</th><th>Input 1</th> <th>NAND Output (NOT of A)</th> </tr>
					<tr><td>0</td><td>1</td><td>1</td></tr>
					<tr><td>1</td><td>1</td><td>0</td></tr>
				</table>			
			</li>
			<li><br/>
				<img src="../../images/notusingnand2.jpg" alt="NOT using NAND gates" height="100" width="50%"/>
			</li>
		</ul>	
	</li>
</ul>
<h2>NOR gate as a universal gate</h2>
<ul>
	<li><b>AND gate using NOR gate</b>
		<ul>
			<li>Take two NOR gates and provide the same inputs to each. This will give a NOT of input
				<table border="1">
					<tr><th>Input A</th><th>Input A</th><th>NOR Output (NOT of A)</th></tr>
					<tr><td>0</td><td>0</td><td>1</td></tr>
					<tr><td>1</td><td>1</td><td>0</td></tr>
				</table>	
				<table border="1">
					<tr><th>Input B</th><th>Input B</th><th>NOR Output (NOT of B)</th></tr>
					<tr><td>0</td><td>0</td><td>1</td></tr>
					<tr><td>1</td><td>1</td><td>0</td></tr>
				</table>
			</li>
			<li>Take the output of both the NOR gates and provide these as inputs to a third NOR gate. This will give an AND gate.
				<table border="1">
					<tr><th>NOR A Output</th><th>NOR B Output</th><th>NOR Output (AND)</th></tr>
					<tr><td>1</td><td>1</td><td>0</td></tr>
					<tr><td>0</td><td>0</td><td>1</td></tr>
					<tr><td>1</td><td>0</td><td>1</td></tr>
					<tr><td>0</td><td>1</td><td>1</td></tr>
				</table>						
			</li>			
			<li><br/>
				<img src="../../images/andusingnor.jpg" alt="AND using NOR gates" height="100" width="50%"/>
			</li>
		</ul>
	</li>
	<li><b>OR gate using NOR gate</b>
		<ul>
			<li>The output of a NOR gate when given as input to a second NOR gate gives an OR gate. This is because when both the inputs are same in case of the second NOR gate, it will become a NOT gate and the NOT of NOR gate is nothing but an OR gate.</li>
			<li>
				<table border="1">
					<tr><th>Input A</th><th>Input B</th><th>NOR Output</th><th>Input C</th><th>NOR Output (OR)</th></tr>
					<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
					<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
					<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
					<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
					<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
					<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
				</table>			
			</li>
			<li><br/>
				<img src="../../images/orusingnor.jpg" alt="OR using NOR gates" height="100" width="50%"/>
			</li>
		</ul>	
	</li>
	<li><b>NOT gate using NOR gate</b>
		<ul>
			<li>If both the inputs are same in case of NOR gate, it will become a NOT gate.
				<table border="1">
					<tr><th>Input A</th><th>Input B (Same as input A)</th><th>NOR Output (NOT)</th></tr>
					<tr><td>0</td><td>0</td><td>1</td></tr>
					<tr><td>1</td><td>1</td><td>0</td></tr>
				</table>
			</li>
			<li><br/>
				<img src="../../images/notusingnor1.jpg" alt="NOT using NOR gates" height="100" width="50%"/>
			</li>
			<li>If one of the input is false(0) in case of NOR gate, it will become a NOT of the other input.
				<table border="1">
					<tr><th>Input A</th><th>Input 0</th> <th>NOR Output (NOT of A)</th> </tr>
					<tr><td>0</td><td>0</td><td>1</td></tr>
					<tr><td>1</td><td>0</td><td>0</td></tr>
				</table>			
			</li>
			<li><br/>
				<img src="../../images/notusingnor2.jpg" alt="NOT using NOR gates" height="100" width="50%"/>
			</li>
		</ul>		
	</li>
</ul>
<h2>Equivalent Gates</h2>
<table border="1">
	<tr><th>Gate</th><th>Equivalent Gate</th></tr>
	<tr><td>NAND</td><td>inverted-input OR</td></tr>
	<tr><td>AND</td><td>inverted-input NOR</td></tr>
	<tr><td>NOR</td><td>inverted-input AND</td></tr>
	<tr><td>OR</td><td>inverted-input NAND</td></tr>
</table>
<h1>Examples</h1>
<p><b></b></p>
<pre>
</pre>
<h1>Frequently Asked Questions</h1>
<p><b></b></p>
<p></p>
<h2><a href="../../ComputerBasicsContent.html">Back</a>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a href="../../../Content.html">Home</a></h2>
</body>
</html>