---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
sitemap: false
---

<!-- {% if author.googlescholar %}
  You can also find my articles on <u><a href="{{author.googlescholar}}">my Google Scholar profile</a>.</u>
{% endif %}

{% include base_path %}

{% for post in site.publications reversed %}
  {% include archive-single.html %}
{% endfor %}
 -->



<style>
    .badge {
        background-color: #7C8BE6; /* Red background */
        color: white;             /* White text */
        font-weight: bold;        /* Bold font */
        padding: 5px 10px;        /* Padding around the text */
        text-align: center;       /* Center-aligned text */
        border-radius: 7px;       /* Rounded corners */
        font-family: 'Raleway', Arial; /* Font family */
    }
</style>


* <span class="badge" style="font-family: 'Raleway', Arial;">[MICRO 2024]</span>  [STAR: Sub-Entry Sharing-Aware TLB for Multi-Instance GPU](../files/STAR_MICRO24.pdf) \
<!-- [Slides](../files/STAR_slides.pptx) \ -->
Bingyao Li, <u><b>Yueqi Wang</b></u>, Tianyu Wang, Lieven Eeckhout, Jun Yang, Aamer Jaleel, and Xulong Tang \




* <span class="badge" style="font-family: 'Raleway',Arial; ">[HPCA 2024]</span> [GRIT: Enhancing Multi-GPU Performance with Fine-Grained Dynamic Page Placement](../files/GRIT_HPCA24.pdf) \
  [Slides](../files/GRIT_slides.pptx) \
  <u><b>Yueqi Wang*</b></u>, Bingyao Li*, Aamer Jaleel, Jun Yang, and Xulong Tang \
  The 30th IEEE International Symposium on High-Performance Computer Architecture \
  <i>\*The authors contribute equally.</i>
  
  


* <span class="badge" style="font-family: 'Raleway',Arial; ">[MICRO 2023]</span> [IDYLL: Enhancing Page Translation in Multi-GPUs via Light Weight PTE Invalidations](../files/MICRO2023_IDYLL.pdf) \
  Bingyao Li, Yanan Guo, <u><b>Yueqi Wang</b></u>, Aamer Jaleel, Jun Yang, and Xulong Tang \
  In Proceedings of the 56th IEEE/ACM International Symposium on Microarchitecture 
  

* <span class="badge" style="font-family: 'Raleway',Arial; ">[DAC 2023]</span> [Orchestrated Scheduling and Partitioning for Improved Address Translation in GPUs](../files/DAC2023.pdf) \
  Bingyao Li, <u><b>Yueqi Wang</b></u>, and Xulong Tang\
  The 60th Design Automation Conference
  

