<stg><name>twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > ></name>


<trans_list>

<trans id="245" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:0 %p_k_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_k

]]></Node>
<StgValue><ssdm name="p_k_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:1 %p_read_3 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:2 %p_read_4 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:3 %p_read_5 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:4 %p_read_6 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:5 %p_read_7 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:6 %p_read_8 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:7 %p_read_9 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:8 %p_read39 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read

]]></Node>
<StgValue><ssdm name="p_read39"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:9 %p_twiddleTable_M_imag_0_0_0_addr = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:10 %lut_out_imag_V_4 = load i4 %p_twiddleTable_M_imag_0_0_0_addr

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:24 %index_cos_V = add i4 %p_k_read, i4 12

]]></Node>
<StgValue><ssdm name="index_cos_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:25 %index_invert_control_imag_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_imag_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:30 %lut_index_imag_V = trunc i4 %p_k_read

]]></Node>
<StgValue><ssdm name="lut_index_imag_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:31 %lut_index_imag_V_1 = sub i2 0, i2 %lut_index_imag_V

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:32 %lut_index_imag_V_2 = select i1 %index_invert_control_imag_2, i2 %lut_index_imag_V_1, i2 %lut_index_imag_V

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:33 %zext_ln573 = zext i2 %lut_index_imag_V_2

]]></Node>
<StgValue><ssdm name="zext_ln573"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:34 %p_twiddleTable_M_imag_0_0_0_addr_1 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:35 %lut_out_imag_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="lut_out_imag_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:48 %index_invert_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_real_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:53 %lut_index_real_V = trunc i4 %index_cos_V

]]></Node>
<StgValue><ssdm name="lut_index_real_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:54 %lut_index_real_V_1 = sub i2 0, i2 %lut_index_real_V

]]></Node>
<StgValue><ssdm name="lut_index_real_V_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:55 %lut_index_real_V_2 = select i1 %index_invert_control_real_V, i2 %lut_index_real_V_1, i2 %lut_index_real_V

]]></Node>
<StgValue><ssdm name="lut_index_real_V_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:56 %zext_ln573_1 = zext i2 %lut_index_real_V_2

]]></Node>
<StgValue><ssdm name="zext_ln573_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:57 %p_twiddleTable_M_imag_0_0_0_addr_2 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_1

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:58 %lut_out_real_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_2

]]></Node>
<StgValue><ssdm name="lut_out_real_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:83 %index_V = shl i4 %p_k_read, i4 1

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:84 %index_cos_V_1 = add i4 %index_V, i4 12

]]></Node>
<StgValue><ssdm name="index_cos_V_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:85 %index_invert_control_imag_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 1

]]></Node>
<StgValue><ssdm name="index_invert_control_imag_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:86 %icmp_ln1049_4 = icmp_eq  i4 %index_V, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:87 %icmp_ln1049_5 = icmp_eq  i4 %index_V, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln1049_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:89 %trunc_ln674 = trunc i4 %p_k_read

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:90 %lut_index_imag_V_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln674, i1 0

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:91 %lut_index_imag_V_4 = sub i2 0, i2 %lut_index_imag_V_3

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:92 %lut_index_imag_V_5 = select i1 %index_invert_control_imag_1, i2 %lut_index_imag_V_4, i2 %lut_index_imag_V_3

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:93 %zext_ln573_2 = zext i2 %lut_index_imag_V_5

]]></Node>
<StgValue><ssdm name="zext_ln573_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:94 %p_twiddleTable_M_imag_0_0_0_addr_3 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_2

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:95 %lut_out_imag_V_2 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_3

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:108 %index_invert_control_real_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_1, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_real_V_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:111 %icmp_ln1049_7 = icmp_eq  i4 %index_V, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1049_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:113 %lut_index_real_V_3 = trunc i4 %index_cos_V_1

]]></Node>
<StgValue><ssdm name="lut_index_real_V_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:114 %lut_index_real_V_4 = sub i2 0, i2 %lut_index_real_V_3

]]></Node>
<StgValue><ssdm name="lut_index_real_V_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:115 %lut_index_real_V_5 = select i1 %index_invert_control_real_V_1, i2 %lut_index_real_V_4, i2 %lut_index_real_V_3

]]></Node>
<StgValue><ssdm name="lut_index_real_V_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:116 %zext_ln573_3 = zext i2 %lut_index_real_V_5

]]></Node>
<StgValue><ssdm name="zext_ln573_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:117 %p_twiddleTable_M_imag_0_0_0_addr_4 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_3

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:118 %lut_out_real_V_1 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_4

]]></Node>
<StgValue><ssdm name="lut_out_real_V_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:143 %shl_ln315 = shl i4 %p_k_read, i4 2

]]></Node>
<StgValue><ssdm name="shl_ln315"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:144 %index_V_1 = sub i4 %shl_ln315, i4 %p_k_read

]]></Node>
<StgValue><ssdm name="index_V_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:145 %index_cos_V_2 = add i4 %index_V_1, i4 12

]]></Node>
<StgValue><ssdm name="index_cos_V_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:146 %index_invert_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_V_1, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_imag"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:151 %lut_index_imag_V_6 = trunc i4 %index_V_1

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:152 %lut_index_imag_V_7 = sub i2 0, i2 %lut_index_imag_V_6

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:153 %lut_index_imag_V_8 = select i1 %index_invert_control_imag, i2 %lut_index_imag_V_7, i2 %lut_index_imag_V_6

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:154 %zext_ln573_4 = zext i2 %lut_index_imag_V_8

]]></Node>
<StgValue><ssdm name="zext_ln573_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:155 %p_twiddleTable_M_imag_0_0_0_addr_5 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_4

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:156 %lut_out_imag_V_3 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_5

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:169 %index_invert_control_real_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_2, i32 2

]]></Node>
<StgValue><ssdm name="index_invert_control_real_V_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:172 %icmp_ln1049_11 = icmp_eq  i4 %shl_ln315, i4 %p_k_read

]]></Node>
<StgValue><ssdm name="icmp_ln1049_11"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:174 %lut_index_real_V_6 = trunc i4 %index_cos_V_2

]]></Node>
<StgValue><ssdm name="lut_index_real_V_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:175 %lut_index_real_V_7 = sub i2 0, i2 %lut_index_real_V_6

]]></Node>
<StgValue><ssdm name="lut_index_real_V_7"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:176 %lut_index_real_V_8 = select i1 %index_invert_control_real_V_2, i2 %lut_index_real_V_7, i2 %lut_index_real_V_6

]]></Node>
<StgValue><ssdm name="lut_index_real_V_8"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:177 %zext_ln573_5 = zext i2 %lut_index_real_V_8

]]></Node>
<StgValue><ssdm name="zext_ln573_5"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:178 %p_twiddleTable_M_imag_0_0_0_addr_6 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_5

]]></Node>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0_addr_6"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:179 %lut_out_real_V_2 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_6

]]></Node>
<StgValue><ssdm name="lut_out_real_V_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:10 %lut_out_imag_V_4 = load i4 %p_twiddleTable_M_imag_0_0_0_addr

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:26 %output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_imag"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:27 %icmp_ln1049 = icmp_eq  i4 %p_k_read, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:28 %icmp_ln1049_1 = icmp_eq  i4 %p_k_read, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln1049_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:29 %output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_1

]]></Node>
<StgValue><ssdm name="output_saturation_control_imag"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:35 %lut_out_imag_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="lut_out_imag_V"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:36 %temp_out_sin_V = select i1 %output_saturation_control_imag, i18 196608, i18 %lut_out_imag_V

]]></Node>
<StgValue><ssdm name="temp_out_sin_V"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:37 %sext_ln712_2 = sext i18 %temp_out_sin_V

]]></Node>
<StgValue><ssdm name="sext_ln712_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:38 %r = sub i19 0, i19 %sext_ln712_2

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:39 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:40 %p_Val2_1 = trunc i19 %r

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:41 %p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:42 %xor_ln794 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:43 %overflow = and i1 %p_Result_31, i1 %xor_ln794

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:44 %xor_ln340 = xor i1 %p_Result_s, i1 %p_Result_31

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:45 %select_ln384 = select i1 %overflow, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:46 %select_ln340 = select i1 %xor_ln340, i18 %select_ln384, i18 %p_Val2_1

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:47 %imagSinVal = select i1 %output_negate_control_imag, i18 %select_ln340, i18 %temp_out_sin_V

]]></Node>
<StgValue><ssdm name="imagSinVal"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:49 %output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_real_V"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:50 %icmp_ln1049_2 = icmp_eq  i4 %index_cos_V, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:51 %icmp_ln1049_3 = icmp_eq  i4 %p_k_read, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1049_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:52 %output_saturation_control_real_V = or i1 %icmp_ln1049_2, i1 %icmp_ln1049_3

]]></Node>
<StgValue><ssdm name="output_saturation_control_real_V"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:58 %lut_out_real_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_2

]]></Node>
<StgValue><ssdm name="lut_out_real_V"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:59 %temp_out_cos_V = select i1 %output_saturation_control_real_V, i18 196608, i18 %lut_out_real_V

]]></Node>
<StgValue><ssdm name="temp_out_cos_V"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:60 %sext_ln712_3 = sext i18 %temp_out_cos_V

]]></Node>
<StgValue><ssdm name="sext_ln712_3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:61 %r_V_8 = sub i19 0, i19 %sext_ln712_3

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:62 %p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_8, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:63 %p_Val2_4 = trunc i19 %r_V_8

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:64 %p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_8, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:65 %xor_ln794_1 = xor i1 %p_Result_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:66 %overflow_1 = and i1 %p_Result_33, i1 %xor_ln794_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:67 %xor_ln340_1 = xor i1 %p_Result_32, i1 %p_Result_33

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:68 %select_ln384_1 = select i1 %overflow_1, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:69 %select_ln340_1 = select i1 %xor_ln340_1, i18 %select_ln384_1, i18 %p_Val2_4

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:70 %realCosVal = select i1 %output_negate_control_real_V, i18 %select_ln340_1, i18 %temp_out_cos_V

]]></Node>
<StgValue><ssdm name="realCosVal"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:88 %output_saturation_control_imag_1 = or i1 %icmp_ln1049_4, i1 %icmp_ln1049_5

]]></Node>
<StgValue><ssdm name="output_saturation_control_imag_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:95 %lut_out_imag_V_2 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_3

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:96 %temp_out_sin_V_2 = select i1 %output_saturation_control_imag_1, i18 196608, i18 %lut_out_imag_V_2

]]></Node>
<StgValue><ssdm name="temp_out_sin_V_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:97 %sext_ln712_4 = sext i18 %temp_out_sin_V_2

]]></Node>
<StgValue><ssdm name="sext_ln712_4"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:98 %r_7 = sub i19 0, i19 %sext_ln712_4

]]></Node>
<StgValue><ssdm name="r_7"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:99 %p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_7, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:100 %p_Val2_7 = trunc i19 %r_7

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:101 %p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_7, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:102 %xor_ln794_2 = xor i1 %p_Result_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:103 %overflow_2 = and i1 %p_Result_35, i1 %xor_ln794_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:104 %xor_ln340_2 = xor i1 %p_Result_34, i1 %p_Result_35

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:105 %select_ln384_2 = select i1 %overflow_2, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="index_invert_control_imag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:106 %select_ln340_2 = select i1 %xor_ln340_2, i18 %select_ln384_2, i18 %p_Val2_7

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:107 %imagSinVal_1 = select i1 %index_invert_control_imag_2, i18 %select_ln340_2, i18 %temp_out_sin_V_2

]]></Node>
<StgValue><ssdm name="imagSinVal_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:109 %output_negate_control_real_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_1, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_real_V_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:110 %icmp_ln1049_6 = icmp_eq  i4 %index_cos_V_1, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_6"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:112 %output_saturation_control_real_V_1 = or i1 %icmp_ln1049_6, i1 %icmp_ln1049_7

]]></Node>
<StgValue><ssdm name="output_saturation_control_real_V_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:118 %lut_out_real_V_1 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_4

]]></Node>
<StgValue><ssdm name="lut_out_real_V_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:119 %temp_out_cos_V_1 = select i1 %output_saturation_control_real_V_1, i18 196608, i18 %lut_out_real_V_1

]]></Node>
<StgValue><ssdm name="temp_out_cos_V_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:120 %sext_ln712_5 = sext i18 %temp_out_cos_V_1

]]></Node>
<StgValue><ssdm name="sext_ln712_5"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:121 %r_V_9 = sub i19 0, i19 %sext_ln712_5

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:122 %p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_9, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:123 %p_Val2_10 = trunc i19 %r_V_9

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:124 %p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_9, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:125 %xor_ln794_3 = xor i1 %p_Result_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_3"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:126 %overflow_3 = and i1 %p_Result_37, i1 %xor_ln794_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:127 %xor_ln340_3 = xor i1 %p_Result_36, i1 %p_Result_37

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:128 %select_ln384_3 = select i1 %overflow_3, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_3"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:129 %select_ln340_3 = select i1 %xor_ln340_3, i18 %select_ln384_3, i18 %p_Val2_10

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:130 %realCosVal_1 = select i1 %output_negate_control_real_V_1, i18 %select_ln340_3, i18 %temp_out_cos_V_1

]]></Node>
<StgValue><ssdm name="realCosVal_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:147 %output_negate_control_imag_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_V_1, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_imag_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:148 %icmp_ln1049_8 = icmp_eq  i4 %index_V_1, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_8"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:149 %icmp_ln1049_9 = icmp_eq  i4 %index_V_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln1049_9"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:150 %output_saturation_control_imag_2 = or i1 %icmp_ln1049_8, i1 %icmp_ln1049_9

]]></Node>
<StgValue><ssdm name="output_saturation_control_imag_2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:156 %lut_out_imag_V_3 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_5

]]></Node>
<StgValue><ssdm name="lut_out_imag_V_3"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:157 %temp_out_sin_V_3 = select i1 %output_saturation_control_imag_2, i18 196608, i18 %lut_out_imag_V_3

]]></Node>
<StgValue><ssdm name="temp_out_sin_V_3"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:158 %sext_ln712_6 = sext i18 %temp_out_sin_V_3

]]></Node>
<StgValue><ssdm name="sext_ln712_6"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:159 %r_8 = sub i19 0, i19 %sext_ln712_6

]]></Node>
<StgValue><ssdm name="r_8"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:160 %p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_8, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:161 %p_Val2_13 = trunc i19 %r_8

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:162 %p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_8, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:163 %xor_ln794_4 = xor i1 %p_Result_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_4"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:164 %overflow_4 = and i1 %p_Result_39, i1 %xor_ln794_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:165 %xor_ln340_4 = xor i1 %p_Result_38, i1 %p_Result_39

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:166 %select_ln384_4 = select i1 %overflow_4, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_4"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:167 %select_ln340_4 = select i1 %xor_ln340_4, i18 %select_ln384_4, i18 %p_Val2_13

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:168 %imagSinVal_2 = select i1 %output_negate_control_imag_2, i18 %select_ln340_4, i18 %temp_out_sin_V_3

]]></Node>
<StgValue><ssdm name="imagSinVal_2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:170 %output_negate_control_real_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_2, i32 3

]]></Node>
<StgValue><ssdm name="output_negate_control_real_V_2"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:171 %icmp_ln1049_10 = icmp_eq  i4 %index_cos_V_2, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1049_10"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:173 %output_saturation_control_real_V_2 = or i1 %icmp_ln1049_10, i1 %icmp_ln1049_11

]]></Node>
<StgValue><ssdm name="output_saturation_control_real_V_2"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:179 %lut_out_real_V_2 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_6

]]></Node>
<StgValue><ssdm name="lut_out_real_V_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:180 %temp_out_cos_V_2 = select i1 %output_saturation_control_real_V_2, i18 196608, i18 %lut_out_real_V_2

]]></Node>
<StgValue><ssdm name="temp_out_cos_V_2"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:181 %sext_ln712_7 = sext i18 %temp_out_cos_V_2

]]></Node>
<StgValue><ssdm name="sext_ln712_7"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:182 %r_V_10 = sub i19 0, i19 %sext_ln712_7

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:183 %p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_10, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:184 %p_Val2_16 = trunc i19 %r_V_10

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:185 %p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_10, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:186 %xor_ln794_5 = xor i1 %p_Result_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_5"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:187 %overflow_5 = and i1 %p_Result_41, i1 %xor_ln794_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:188 %xor_ln340_5 = xor i1 %p_Result_40, i1 %p_Result_41

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:189 %select_ln384_5 = select i1 %overflow_5, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln384_5"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:190 %select_ln340_5 = select i1 %xor_ln340_5, i18 %select_ln384_5, i18 %p_Val2_16

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:191 %realCosVal_2 = select i1 %output_negate_control_real_V_2, i18 %select_ln340_5, i18 %temp_out_cos_V_2

]]></Node>
<StgValue><ssdm name="realCosVal_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:12 %sext_ln1171 = sext i29 %p_read_6

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:13 %sext_ln1171_1 = sext i18 %lut_out_imag_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:15 %mul_ln1246 = mul i46 %sext_ln1171, i46 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:18 %sext_ln1171_2 = sext i29 %p_read39

]]></Node>
<StgValue><ssdm name="sext_ln1171_2"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:20 %mul_ln712 = mul i46 %sext_ln1171_2, i46 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:71 %sext_ln1171_3 = sext i29 %p_read_9

]]></Node>
<StgValue><ssdm name="sext_ln1171_3"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:72 %sext_ln1171_4 = sext i18 %realCosVal

]]></Node>
<StgValue><ssdm name="sext_ln1171_4"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:73 %sext_ln1171_5 = sext i29 %p_read_5

]]></Node>
<StgValue><ssdm name="sext_ln1171_5"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:74 %sext_ln1171_6 = sext i18 %imagSinVal

]]></Node>
<StgValue><ssdm name="sext_ln1171_6"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:75 %mul_ln712_1 = mul i46 %sext_ln1171_3, i46 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln712_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:76 %mul_ln1246_1 = mul i46 %sext_ln1171_5, i46 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln1246_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:79 %mul_ln712_2 = mul i46 %sext_ln1171_3, i46 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln712_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:80 %mul_ln1245 = mul i46 %sext_ln1171_5, i46 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:131 %sext_ln1171_7 = sext i29 %p_read_8

]]></Node>
<StgValue><ssdm name="sext_ln1171_7"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:132 %sext_ln1171_8 = sext i18 %realCosVal_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_8"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:133 %sext_ln1171_9 = sext i29 %p_read_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_9"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:134 %sext_ln1171_10 = sext i18 %imagSinVal_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_10"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:135 %mul_ln712_3 = mul i46 %sext_ln1171_7, i46 %sext_ln1171_8

]]></Node>
<StgValue><ssdm name="mul_ln712_3"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:136 %mul_ln1246_2 = mul i46 %sext_ln1171_9, i46 %sext_ln1171_10

]]></Node>
<StgValue><ssdm name="mul_ln1246_2"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:139 %mul_ln712_4 = mul i46 %sext_ln1171_7, i46 %sext_ln1171_10

]]></Node>
<StgValue><ssdm name="mul_ln712_4"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:140 %mul_ln1245_1 = mul i46 %sext_ln1171_9, i46 %sext_ln1171_8

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:192 %sext_ln1171_11 = sext i29 %p_read_7

]]></Node>
<StgValue><ssdm name="sext_ln1171_11"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:193 %sext_ln1171_12 = sext i18 %realCosVal_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_12"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="46" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:194 %sext_ln1171_13 = sext i29 %p_read_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_13"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="46" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:195 %sext_ln1171_14 = sext i18 %imagSinVal_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_14"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:196 %mul_ln712_5 = mul i46 %sext_ln1171_11, i46 %sext_ln1171_12

]]></Node>
<StgValue><ssdm name="mul_ln712_5"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:197 %mul_ln1246_3 = mul i46 %sext_ln1171_13, i46 %sext_ln1171_14

]]></Node>
<StgValue><ssdm name="mul_ln1246_3"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:200 %mul_ln712_6 = mul i46 %sext_ln1171_11, i46 %sext_ln1171_14

]]></Node>
<StgValue><ssdm name="mul_ln712_6"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:201 %mul_ln1245_2 = mul i46 %sext_ln1171_13, i46 %sext_ln1171_12

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="197" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:15 %mul_ln1246 = mul i46 %sext_ln1171, i46 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:20 %mul_ln712 = mul i46 %sext_ln1171_2, i46 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:75 %mul_ln712_1 = mul i46 %sext_ln1171_3, i46 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln712_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:76 %mul_ln1246_1 = mul i46 %sext_ln1171_5, i46 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln1246_1"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:79 %mul_ln712_2 = mul i46 %sext_ln1171_3, i46 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln712_2"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:80 %mul_ln1245 = mul i46 %sext_ln1171_5, i46 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:135 %mul_ln712_3 = mul i46 %sext_ln1171_7, i46 %sext_ln1171_8

]]></Node>
<StgValue><ssdm name="mul_ln712_3"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:136 %mul_ln1246_2 = mul i46 %sext_ln1171_9, i46 %sext_ln1171_10

]]></Node>
<StgValue><ssdm name="mul_ln1246_2"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:139 %mul_ln712_4 = mul i46 %sext_ln1171_7, i46 %sext_ln1171_10

]]></Node>
<StgValue><ssdm name="mul_ln712_4"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:140 %mul_ln1245_1 = mul i46 %sext_ln1171_9, i46 %sext_ln1171_8

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:196 %mul_ln712_5 = mul i46 %sext_ln1171_11, i46 %sext_ln1171_12

]]></Node>
<StgValue><ssdm name="mul_ln712_5"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:197 %mul_ln1246_3 = mul i46 %sext_ln1171_13, i46 %sext_ln1171_14

]]></Node>
<StgValue><ssdm name="mul_ln1246_3"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:200 %mul_ln712_6 = mul i46 %sext_ln1171_11, i46 %sext_ln1171_14

]]></Node>
<StgValue><ssdm name="mul_ln712_6"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:201 %mul_ln1245_2 = mul i46 %sext_ln1171_13, i46 %sext_ln1171_12

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="45" op_0_bw="45" op_1_bw="29" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:11 %r_V = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i29.i16, i29 %p_read39, i16 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="46" op_0_bw="45">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:14 %sext_ln712 = sext i45 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:16 %ret_V = sub i46 %sext_ln712, i46 %mul_ln1246

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:17 %p_val_V = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="45" op_0_bw="45" op_1_bw="29" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:19 %r_V_1 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i29.i16, i29 %p_read_6, i16 0

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="46" op_0_bw="45">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:21 %sext_ln712_1 = sext i45 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln712_1"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:22 %ret_V_48 = add i46 %mul_ln712, i46 %sext_ln712_1

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:23 %p_val_V_1 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_48, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_1"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:77 %ret_V_49 = sub i46 %mul_ln712_1, i46 %mul_ln1246_1

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:78 %p_val_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_49, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:81 %ret_V_50 = add i46 %mul_ln1245, i46 %mul_ln712_2

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:82 %p_val_V_3 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_50, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_3"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:137 %ret_V_51 = sub i46 %mul_ln712_3, i46 %mul_ln1246_2

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:138 %p_val_V_4 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_51, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_4"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:141 %ret_V_52 = add i46 %mul_ln1245_1, i46 %mul_ln712_4

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:142 %p_val_V_5 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_52, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_5"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:198 %ret_V_53 = sub i46 %mul_ln712_5, i46 %mul_ln1246_3

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:199 %p_val_V_6 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_53, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_6"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:202 %ret_V_54 = add i46 %mul_ln1245_2, i46 %mul_ln712_6

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:203 %p_val_V_7 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_54, i32 16, i32 45

]]></Node>
<StgValue><ssdm name="p_val_V_7"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:204 %mrv = insertvalue i240 <undef>, i30 %p_val_V

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:205 %mrv_1 = insertvalue i240 %mrv, i30 %p_val_V_2

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:206 %mrv_2 = insertvalue i240 %mrv_1, i30 %p_val_V_4

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:207 %mrv_3 = insertvalue i240 %mrv_2, i30 %p_val_V_6

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:208 %mrv_4 = insertvalue i240 %mrv_3, i30 %p_val_V_1

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:209 %mrv_5 = insertvalue i240 %mrv_4, i30 %p_val_V_3

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:210 %mrv_6 = insertvalue i240 %mrv_5, i30 %p_val_V_5

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="240" op_0_bw="240" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:211 %mrv_7 = insertvalue i240 %mrv_6, i30 %p_val_V_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="240">
<![CDATA[
_ZN8ap_fixedILi18ELi2EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2ILi18ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit202.i_ifconv:212 %ret_ln122 = ret i240 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln122"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
