
readDataPooling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078e8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  08007a88  08007a88  00017a88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e6c  08007e6c  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08007e6c  08007e6c  00017e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e74  08007e74  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e74  08007e74  00017e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e78  08007e78  00017e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08007e7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001448  200001d8  08008054  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001620  08008054  00021620  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e555  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f09  00000000  00000000  0002e7a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d20  00000000  00000000  000306b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a03  00000000  00000000  000313d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016f5d  00000000  00000000  00031dd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d20e  00000000  00000000  00048d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bb91  00000000  00000000  00055f3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000047fc  00000000  00000000  000e1ad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e62cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007a70 	.word	0x08007a70

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08007a70 	.word	0x08007a70

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c3c:	f080 811c 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8119 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6a:	f080 8107 	bcs.w	8000e7c <__udivmoddi4+0x294>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8104 	bls.w	8000e7c <__udivmoddi4+0x294>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ed 	beq.w	8000e72 <__udivmoddi4+0x28a>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f8 	bhi.w	8000ea6 <__udivmoddi4+0x2be>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8090 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80cb 	bhi.w	8000ea0 <__udivmoddi4+0x2b8>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80bb 	bhi.w	8000eaa <__udivmoddi4+0x2c2>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d70:	fb08 f50e 	mul.w	r5, r8, lr
 8000d74:	42a5      	cmp	r5, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d88:	f080 8088 	bcs.w	8000e9c <__udivmoddi4+0x2b4>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8085 	bls.w	8000e9c <__udivmoddi4+0x2b4>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da0:	fb09 4413 	mls	r4, r9, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000db8:	d26c      	bcs.n	8000e94 <__udivmoddi4+0x2ac>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d96a      	bls.n	8000e94 <__udivmoddi4+0x2ac>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dc6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	42ac      	cmp	r4, r5
 8000dd0:	46c8      	mov	r8, r9
 8000dd2:	46ae      	mov	lr, r5
 8000dd4:	d356      	bcc.n	8000e84 <__udivmoddi4+0x29c>
 8000dd6:	d053      	beq.n	8000e80 <__udivmoddi4+0x298>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb0 0208 	subs.w	r2, r0, r8
 8000dde:	eb64 040e 	sbc.w	r4, r4, lr
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40ca      	lsrs	r2, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	4317      	orrs	r7, r2
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	f1c3 0120 	rsb	r1, r3, #32
 8000dfc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e00:	fa20 f201 	lsr.w	r2, r0, r1
 8000e04:	fa25 f101 	lsr.w	r1, r5, r1
 8000e08:	409d      	lsls	r5, r3
 8000e0a:	432a      	orrs	r2, r5
 8000e0c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e18:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e22:	fb00 f50e 	mul.w	r5, r0, lr
 8000e26:	428d      	cmp	r5, r1
 8000e28:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x258>
 8000e2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e32:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e36:	d22f      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e38:	428d      	cmp	r5, r1
 8000e3a:	d92d      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1b49      	subs	r1, r1, r5
 8000e42:	b292      	uxth	r2, r2
 8000e44:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e48:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e50:	fb05 f10e 	mul.w	r1, r5, lr
 8000e54:	4291      	cmp	r1, r2
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x282>
 8000e58:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e60:	d216      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000e62:	4291      	cmp	r1, r2
 8000e64:	d914      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e66:	3d02      	subs	r5, #2
 8000e68:	4462      	add	r2, ip
 8000e6a:	1a52      	subs	r2, r2, r1
 8000e6c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e70:	e738      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e72:	4631      	mov	r1, r6
 8000e74:	4630      	mov	r0, r6
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e78:	4639      	mov	r1, r7
 8000e7a:	e6e6      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	e6fb      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e80:	4548      	cmp	r0, r9
 8000e82:	d2a9      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e84:	ebb9 0802 	subs.w	r8, r9, r2
 8000e88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	e7a3      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e90:	4645      	mov	r5, r8
 8000e92:	e7ea      	b.n	8000e6a <__udivmoddi4+0x282>
 8000e94:	462b      	mov	r3, r5
 8000e96:	e794      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e98:	4640      	mov	r0, r8
 8000e9a:	e7d1      	b.n	8000e40 <__udivmoddi4+0x258>
 8000e9c:	46d0      	mov	r8, sl
 8000e9e:	e77b      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000ea0:	3d02      	subs	r5, #2
 8000ea2:	4462      	add	r2, ip
 8000ea4:	e732      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e70a      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000eaa:	4464      	add	r4, ip
 8000eac:	3802      	subs	r0, #2
 8000eae:	e742      	b.n	8000d36 <__udivmoddi4+0x14e>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <iis3dwb_read_reg>:
  *
  */
int32_t __weak iis3dwb_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8000eb4:	b590      	push	{r4, r7, lr}
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	607a      	str	r2, [r7, #4]
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	72fb      	strb	r3, [r7, #11]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	813b      	strh	r3, [r7, #8]
  return ctx->read_reg(ctx->handle, reg, data, len);
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	685c      	ldr	r4, [r3, #4]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	68d8      	ldr	r0, [r3, #12]
 8000ed0:	893b      	ldrh	r3, [r7, #8]
 8000ed2:	7af9      	ldrb	r1, [r7, #11]
 8000ed4:	687a      	ldr	r2, [r7, #4]
 8000ed6:	47a0      	blx	r4
 8000ed8:	4603      	mov	r3, r0
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd90      	pop	{r4, r7, pc}

08000ee2 <iis3dwb_write_reg>:
  *
  */
int32_t __weak iis3dwb_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8000ee2:	b590      	push	{r4, r7, lr}
 8000ee4:	b085      	sub	sp, #20
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	60f8      	str	r0, [r7, #12]
 8000eea:	607a      	str	r2, [r7, #4]
 8000eec:	461a      	mov	r2, r3
 8000eee:	460b      	mov	r3, r1
 8000ef0:	72fb      	strb	r3, [r7, #11]
 8000ef2:	4613      	mov	r3, r2
 8000ef4:	813b      	strh	r3, [r7, #8]
  return ctx->write_reg(ctx->handle, reg, data, len);
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	681c      	ldr	r4, [r3, #0]
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	68d8      	ldr	r0, [r3, #12]
 8000efe:	893b      	ldrh	r3, [r7, #8]
 8000f00:	7af9      	ldrb	r1, [r7, #11]
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	47a0      	blx	r4
 8000f06:	4603      	mov	r3, r0
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3714      	adds	r7, #20
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd90      	pop	{r4, r7, pc}

08000f10 <iis3dwb_from_fs8g_to_mg>:
{
  return ((float_t)lsb * 0.122f);
}

float_t iis3dwb_from_fs8g_to_mg(int16_t lsb)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.244f);
 8000f1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f1e:	ee07 3a90 	vmov	s15, r3
 8000f22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f26:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000f3c <iis3dwb_from_fs8g_to_mg+0x2c>
 8000f2a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000f2e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	3e79db23 	.word	0x3e79db23

08000f40 <iis3dwb_xl_full_scale_set>:
  * @param  val    Change the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
void iis3dwb_xl_full_scale_set(stmdev_ctx_t *ctx, iis3dwb_ctrl1_xl_t *ctrl1_xl)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
	transmitSPIManual(ctx, IIS3DWB_CTRL1_XL, ctrl1_xl, 1);
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	683a      	ldr	r2, [r7, #0]
 8000f4e:	2110      	movs	r1, #16
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f000 f837 	bl	8000fc4 <transmitSPIManual>

}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <iis3dwb_xl_data_rate_set>:
  * @param  val    Change the values of xl_en in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
void iis3dwb_xl_data_rate_set(stmdev_ctx_t *ctx, iis3dwb_ctrl1_xl_t *ctrl1_xl)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b082      	sub	sp, #8
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
 8000f66:	6039      	str	r1, [r7, #0]

	transmitSPIManual(ctx, IIS3DWB_CTRL1_XL, ctrl1_xl, 1);
 8000f68:	2301      	movs	r3, #1
 8000f6a:	683a      	ldr	r2, [r7, #0]
 8000f6c:	2110      	movs	r1, #16
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f000 f828 	bl	8000fc4 <transmitSPIManual>

}
 8000f74:	bf00      	nop
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <iis3dwb_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */

void iis3dwb_block_data_update_set(stmdev_ctx_t *ctx, iis3dwb_ctrl3_c_t *ctrl3_c, uint8_t *val)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]

    ctrl3_c->bdu = (uint8_t) *val;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	f003 0301 	and.w	r3, r3, #1
 8000f90:	b2d9      	uxtb	r1, r3
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	7813      	ldrb	r3, [r2, #0]
 8000f96:	f361 1386 	bfi	r3, r1, #6, #1
 8000f9a:	7013      	strb	r3, [r2, #0]
    ctrl3_c->if_inc = (uint8_t) *val;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	f003 0301 	and.w	r3, r3, #1
 8000fa4:	b2d9      	uxtb	r1, r3
 8000fa6:	68ba      	ldr	r2, [r7, #8]
 8000fa8:	7813      	ldrb	r3, [r2, #0]
 8000faa:	f361 0382 	bfi	r3, r1, #2, #1
 8000fae:	7013      	strb	r3, [r2, #0]
    transmitSPIManual(ctx, IIS3DWB_CTRL3_C, ctrl3_c, 1);
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	68ba      	ldr	r2, [r7, #8]
 8000fb4:	2112      	movs	r1, #18
 8000fb6:	68f8      	ldr	r0, [r7, #12]
 8000fb8:	f000 f804 	bl	8000fc4 <transmitSPIManual>


}
 8000fbc:	bf00      	nop
 8000fbe:	3710      	adds	r7, #16
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <transmitSPIManual>:

void transmitSPIManual(stmdev_ctx_t *ctx, uint8_t where_is_reg, uint8_t *rev_val, uint8_t size_){
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	607a      	str	r2, [r7, #4]
 8000fce:	461a      	mov	r2, r3
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	72fb      	strb	r3, [r7, #11]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	72bb      	strb	r3, [r7, #10]

   iis3dwb_write_reg(ctx, where_is_reg, rev_val, size_);
 8000fd8:	7abb      	ldrb	r3, [r7, #10]
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	7af9      	ldrb	r1, [r7, #11]
 8000fde:	687a      	ldr	r2, [r7, #4]
 8000fe0:	68f8      	ldr	r0, [r7, #12]
 8000fe2:	f7ff ff7e 	bl	8000ee2 <iis3dwb_write_reg>
}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <receiveSPIManual>:

void receiveSPIManual(stmdev_ctx_t *ctx, uint8_t where_is_reg, uint8_t *rev_val, uint8_t size_){
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b084      	sub	sp, #16
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	60f8      	str	r0, [r7, #12]
 8000ff6:	607a      	str	r2, [r7, #4]
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	72fb      	strb	r3, [r7, #11]
 8000ffe:	4613      	mov	r3, r2
 8001000:	72bb      	strb	r3, [r7, #10]
   iis3dwb_read_reg(ctx, where_is_reg, rev_val, size_);
 8001002:	7abb      	ldrb	r3, [r7, #10]
 8001004:	b29b      	uxth	r3, r3
 8001006:	7af9      	ldrb	r1, [r7, #11]
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	68f8      	ldr	r0, [r7, #12]
 800100c:	f7ff ff52 	bl	8000eb4 <iis3dwb_read_reg>
}
 8001010:	bf00      	nop
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}

08001018 <iis3dwb_timestamp_set>:
  * @param  val    Change the values of timestamp_en in reg CTRL10_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
void iis3dwb_timestamp_set(stmdev_ctx_t *ctx, iis3dwb_ctrl10_c_t *ctrl10_c)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
    transmitSPIManual(ctx, IIS3DWB_CTRL10_C, ctrl10_c, 1);
 8001022:	2301      	movs	r3, #1
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	2119      	movs	r1, #25
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f7ff ffcb 	bl	8000fc4 <transmitSPIManual>
}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}

08001036 <iis3dwb_fifo_out_multi_raw_get>:
  *
  */
void iis3dwb_fifo_out_multi_raw_get(stmdev_ctx_t *ctx,
                                       iis3dwb_fifo_out_raw_t *fdata,
                                       uint16_t num)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	b084      	sub	sp, #16
 800103a:	af00      	add	r7, sp, #0
 800103c:	60f8      	str	r0, [r7, #12]
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	4613      	mov	r3, r2
 8001042:	80fb      	strh	r3, [r7, #6]
  /* read out all FIFO entries in a single read */
  receiveSPIManual(ctx, IIS3DWB_FIFO_DATA_OUT_TAG, fdata, sizeof(iis3dwb_fifo_out_raw_t) * num);
 8001044:	88fb      	ldrh	r3, [r7, #6]
 8001046:	b2db      	uxtb	r3, r3
 8001048:	461a      	mov	r2, r3
 800104a:	00d2      	lsls	r2, r2, #3
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	b2db      	uxtb	r3, r3
 8001050:	68ba      	ldr	r2, [r7, #8]
 8001052:	2178      	movs	r1, #120	; 0x78
 8001054:	68f8      	ldr	r0, [r7, #12]
 8001056:	f7ff ffca 	bl	8000fee <receiveSPIManual>

}
 800105a:	bf00      	nop
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <iis3dwb_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b084      	sub	sp, #16
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
 800106a:	6039      	str	r1, [r7, #0]
  const int32_t ret = iis3dwb_read_reg(ctx, IIS3DWB_WHO_AM_I, buff, 1);
 800106c:	2301      	movs	r3, #1
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	210f      	movs	r1, #15
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f7ff ff1e 	bl	8000eb4 <iis3dwb_read_reg>
 8001078:	60f8      	str	r0, [r7, #12]

  return ret;
 800107a:	68fb      	ldr	r3, [r7, #12]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <iis3dwb_reset_set>:
  * @param  val    Value of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
void iis3dwb_reset_set(stmdev_ctx_t *ctx, iis3dwb_ctrl3_c_t *ctrl3_c, uint8_t val)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	4613      	mov	r3, r2
 8001090:	71fb      	strb	r3, [r7, #7]
	ctrl3_c->sw_reset = (uint8_t)val;
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	f003 0301 	and.w	r3, r3, #1
 8001098:	b2d9      	uxtb	r1, r3
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	7813      	ldrb	r3, [r2, #0]
 800109e:	f361 0300 	bfi	r3, r1, #0, #1
 80010a2:	7013      	strb	r3, [r2, #0]
	transmitSPIManual(ctx, IIS3DWB_CTRL3_C, ctrl3_c, 1);
 80010a4:	2301      	movs	r3, #1
 80010a6:	68ba      	ldr	r2, [r7, #8]
 80010a8:	2112      	movs	r1, #18
 80010aa:	68f8      	ldr	r0, [r7, #12]
 80010ac:	f7ff ff8a 	bl	8000fc4 <transmitSPIManual>
}
 80010b0:	bf00      	nop
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <iis3dwb_reset_get>:
  * @param  val    Value of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
void iis3dwb_reset_get(stmdev_ctx_t *ctx, iis3dwb_ctrl3_c_t *ctrl3_c)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]

	receiveSPIManual(ctx, IIS3DWB_CTRL3_C, ctrl3_c, 1);
 80010c2:	2301      	movs	r3, #1
 80010c4:	683a      	ldr	r2, [r7, #0]
 80010c6:	2112      	movs	r1, #18
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f7ff ff90 	bl	8000fee <receiveSPIManual>

}
 80010ce:	bf00      	nop
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <iis3dwb_fifo_watermark_set>:
  * @param  val    Change the values of wtm in reg FIFO_CTRL1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
void iis3dwb_fifo_watermark_set(stmdev_ctx_t *ctx, iis3dwb_fifo_ctrl1_t *fifo_ctrl1, iis3dwb_fifo_ctrl2_t *fifo_ctrl2)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b084      	sub	sp, #16
 80010da:	af00      	add	r7, sp, #0
 80010dc:	60f8      	str	r0, [r7, #12]
 80010de:	60b9      	str	r1, [r7, #8]
 80010e0:	607a      	str	r2, [r7, #4]

    transmitSPIManual(ctx, IIS3DWB_FIFO_CTRL1, fifo_ctrl1, 1);
 80010e2:	2301      	movs	r3, #1
 80010e4:	68ba      	ldr	r2, [r7, #8]
 80010e6:	2107      	movs	r1, #7
 80010e8:	68f8      	ldr	r0, [r7, #12]
 80010ea:	f7ff ff6b 	bl	8000fc4 <transmitSPIManual>
    transmitSPIManual(ctx, IIS3DWB_FIFO_CTRL2, fifo_ctrl2, 1);
 80010ee:	2301      	movs	r3, #1
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	2108      	movs	r1, #8
 80010f4:	68f8      	ldr	r0, [r7, #12]
 80010f6:	f7ff ff65 	bl	8000fc4 <transmitSPIManual>
}
 80010fa:	bf00      	nop
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <iis3dwb_fifo_xl_batch_set>:
  * @param  val    Change the values of bdr_xl in reg FIFO_CTRL3
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
void iis3dwb_fifo_xl_batch_set(stmdev_ctx_t *ctx, iis3dwb_fifo_ctrl3_t *fifo_ctrl3)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b082      	sub	sp, #8
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
 800110a:	6039      	str	r1, [r7, #0]
	transmitSPIManual(ctx, IIS3DWB_FIFO_CTRL3, fifo_ctrl3, 1);
 800110c:	2301      	movs	r3, #1
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	2109      	movs	r1, #9
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f7ff ff56 	bl	8000fc4 <transmitSPIManual>

}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <iis3dwb_fifo_mode_set>:
  * @param  val    Change the values of fifo_mode in reg FIFO_CTRL4
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
void iis3dwb_fifo_mode_set(stmdev_ctx_t *ctx, iis3dwb_fifo_ctrl4_t *fifo_ctrl4)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
    transmitSPIManual(ctx, IIS3DWB_FIFO_CTRL4, fifo_ctrl4, 1);
 800112a:	2301      	movs	r3, #1
 800112c:	683a      	ldr	r2, [r7, #0]
 800112e:	210a      	movs	r1, #10
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f7ff ff47 	bl	8000fc4 <transmitSPIManual>
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <iis3dwb_fifo_timestamp_batch_set>:
  * @param  val    Change the values of odr_ts_batch in reg FIFO_CTRL4
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
void iis3dwb_fifo_timestamp_batch_set(stmdev_ctx_t *ctx, iis3dwb_fifo_ctrl4_t *fifo_ctrl4)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	b082      	sub	sp, #8
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
 8001146:	6039      	str	r1, [r7, #0]
    transmitSPIManual(ctx, IIS3DWB_FIFO_CTRL4, fifo_ctrl4, 1);
 8001148:	2301      	movs	r3, #1
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	210a      	movs	r1, #10
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f7ff ff38 	bl	8000fc4 <transmitSPIManual>

}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <iis3dwb_fifo_status_get>:
  * @param  val    Registers FIFO_STATUS1 and FIFO_STATUS2
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
void iis3dwb_fifo_status_get(stmdev_ctx_t *ctx, iis3dwb_fifo_status_t *val, uint8_t *buff)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
  receiveSPIManual(ctx, IIS3DWB_FIFO_STATUS1, buff, 2);
 8001168:	2302      	movs	r3, #2
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	213a      	movs	r1, #58	; 0x3a
 800116e:	68f8      	ldr	r0, [r7, #12]
 8001170:	f7ff ff3d 	bl	8000fee <receiveSPIManual>
  val->fifo_level = (uint16_t)buff[1] & 0x03U;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	3301      	adds	r3, #1
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800117e:	b29b      	uxth	r3, r3
 8001180:	f003 0303 	and.w	r3, r3, #3
 8001184:	b299      	uxth	r1, r3
 8001186:	68ba      	ldr	r2, [r7, #8]
 8001188:	8813      	ldrh	r3, [r2, #0]
 800118a:	f361 0309 	bfi	r3, r1, #0, #10
 800118e:	8013      	strh	r3, [r2, #0]
  val->fifo_level = (val->fifo_level * 256U) + buff[0];
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001198:	b29b      	uxth	r3, r3
 800119a:	021b      	lsls	r3, r3, #8
 800119c:	b29a      	uxth	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	4413      	add	r3, r2
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80011ac:	b299      	uxth	r1, r3
 80011ae:	68ba      	ldr	r2, [r7, #8]
 80011b0:	8813      	ldrh	r3, [r2, #0]
 80011b2:	f361 0309 	bfi	r3, r1, #0, #10
 80011b6:	8013      	strh	r3, [r2, #0]

}
 80011b8:	bf00      	nop
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <iis3dwb_fifo_status_interpret>:

void iis3dwb_fifo_status_interpret(iis3dwb_fifo_status2_t *status, iis3dwb_fifo_status_t *val)

{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
	  val->fifo_bdr = status->counter_bdr_ia;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80011d2:	b2d9      	uxtb	r1, r3
 80011d4:	683a      	ldr	r2, [r7, #0]
 80011d6:	7853      	ldrb	r3, [r2, #1]
 80011d8:	f361 0382 	bfi	r3, r1, #2, #1
 80011dc:	7053      	strb	r3, [r2, #1]
	  val->fifo_ovr = status->fifo_ovr_ia | status->fifo_ovr_latched;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	4313      	orrs	r3, r2
 80011f4:	b2d9      	uxtb	r1, r3
 80011f6:	683a      	ldr	r2, [r7, #0]
 80011f8:	7853      	ldrb	r3, [r2, #1]
 80011fa:	f361 1304 	bfi	r3, r1, #4, #1
 80011fe:	7053      	strb	r3, [r2, #1]
	  val->fifo_full = status->fifo_full_ia;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001208:	b2d9      	uxtb	r1, r3
 800120a:	683a      	ldr	r2, [r7, #0]
 800120c:	7853      	ldrb	r3, [r2, #1]
 800120e:	f361 03c3 	bfi	r3, r1, #3, #1
 8001212:	7053      	strb	r3, [r2, #1]
	  val->fifo_th = status->fifo_wtm_ia;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800121c:	b2d9      	uxtb	r1, r3
 800121e:	683a      	ldr	r2, [r7, #0]
 8001220:	7853      	ldrb	r3, [r2, #1]
 8001222:	f361 1345 	bfi	r3, r1, #5, #1
 8001226:	7053      	strb	r3, [r2, #1]

}
 8001228:	bf00      	nop
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001234:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001238:	b089      	sub	sp, #36	; 0x24
 800123a:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800123c:	f000 fe00 	bl	8001e40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001240:	f000 f986 	bl	8001550 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001244:	f000 fa4c 	bl	80016e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001248:	f000 fa20 	bl	800168c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 800124c:	f000 f9e8 	bl	8001620 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
//  stmdev_ctx_t dev_ctx;
  dev_ctx.write_reg = platform_write;
 8001250:	4ba3      	ldr	r3, [pc, #652]	; (80014e0 <main+0x2ac>)
 8001252:	4aa4      	ldr	r2, [pc, #656]	; (80014e4 <main+0x2b0>)
 8001254:	601a      	str	r2, [r3, #0]
  dev_ctx.read_reg = platform_read;
 8001256:	4ba2      	ldr	r3, [pc, #648]	; (80014e0 <main+0x2ac>)
 8001258:	4aa3      	ldr	r2, [pc, #652]	; (80014e8 <main+0x2b4>)
 800125a:	605a      	str	r2, [r3, #4]
  dev_ctx.handle = &SENSOR_BUS;
 800125c:	4ba0      	ldr	r3, [pc, #640]	; (80014e0 <main+0x2ac>)
 800125e:	4aa3      	ldr	r2, [pc, #652]	; (80014ec <main+0x2b8>)
 8001260:	60da      	str	r2, [r3, #12]
//  dev_ctx.handle = &hspi2;
//  stmdev_ctx_t dev_ctx;

  /* Wait sensor boot time */
  platform_delay(BOOT_TIME);
 8001262:	200a      	movs	r0, #10
 8001264:	f000 fb46 	bl	80018f4 <platform_delay>

	/* Reset device ID */
	iis3dwb_reset_set(&dev_ctx, &ctrl3_c, PROPERTY_ENABLE);
 8001268:	2201      	movs	r2, #1
 800126a:	49a1      	ldr	r1, [pc, #644]	; (80014f0 <main+0x2bc>)
 800126c:	489c      	ldr	r0, [pc, #624]	; (80014e0 <main+0x2ac>)
 800126e:	f7ff ff09 	bl	8001084 <iis3dwb_reset_set>
	HAL_Delay(50);
 8001272:	2032      	movs	r0, #50	; 0x32
 8001274:	f000 fe56 	bl	8001f24 <HAL_Delay>

	 do {
		   iis3dwb_reset_get(&dev_ctx, &ctrl3_c); //ctrl3_c.sw_reset = (uint8_t)val;
 8001278:	499d      	ldr	r1, [pc, #628]	; (80014f0 <main+0x2bc>)
 800127a:	4899      	ldr	r0, [pc, #612]	; (80014e0 <main+0x2ac>)
 800127c:	f7ff ff1c 	bl	80010b8 <iis3dwb_reset_get>
	 } while (ctrl3_c.sw_reset);
 8001280:	4b9b      	ldr	r3, [pc, #620]	; (80014f0 <main+0x2bc>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	f003 0301 	and.w	r3, r3, #1
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2b00      	cmp	r3, #0
 800128c:	d1f4      	bne.n	8001278 <main+0x44>


  /* Check device ID */
	iis3dwb_device_id_get(&dev_ctx, &whoamI);
 800128e:	4999      	ldr	r1, [pc, #612]	; (80014f4 <main+0x2c0>)
 8001290:	4893      	ldr	r0, [pc, #588]	; (80014e0 <main+0x2ac>)
 8001292:	f7ff fee6 	bl	8001062 <iis3dwb_device_id_get>

	while (whoamI != IIS3DWB_ID)
 8001296:	e00b      	b.n	80012b0 <main+0x7c>
	{
	  iis3dwb_device_id_get(&dev_ctx, &whoamI);
 8001298:	4996      	ldr	r1, [pc, #600]	; (80014f4 <main+0x2c0>)
 800129a:	4891      	ldr	r0, [pc, #580]	; (80014e0 <main+0x2ac>)
 800129c:	f7ff fee1 	bl	8001062 <iis3dwb_device_id_get>
	  a += 1;
 80012a0:	4b95      	ldr	r3, [pc, #596]	; (80014f8 <main+0x2c4>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	3301      	adds	r3, #1
 80012a6:	4a94      	ldr	r2, [pc, #592]	; (80014f8 <main+0x2c4>)
 80012a8:	6013      	str	r3, [r2, #0]
	  HAL_Delay(50);
 80012aa:	2032      	movs	r0, #50	; 0x32
 80012ac:	f000 fe3a 	bl	8001f24 <HAL_Delay>
	while (whoamI != IIS3DWB_ID)
 80012b0:	4b90      	ldr	r3, [pc, #576]	; (80014f4 <main+0x2c0>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	2b7b      	cmp	r3, #123	; 0x7b
 80012b6:	d1ef      	bne.n	8001298 <main+0x64>
	}

	a = 0;
 80012b8:	4b8f      	ldr	r3, [pc, #572]	; (80014f8 <main+0x2c4>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]


  /* Enable Block Data Update */
  iis3dwb_block_data_update_set(&dev_ctx, &ctrl3_c, &scale_CTRL3); //ctrl3_c.bdu = (uint8_t)val;
 80012be:	4a8f      	ldr	r2, [pc, #572]	; (80014fc <main+0x2c8>)
 80012c0:	498b      	ldr	r1, [pc, #556]	; (80014f0 <main+0x2bc>)
 80012c2:	4887      	ldr	r0, [pc, #540]	; (80014e0 <main+0x2ac>)
 80012c4:	f7ff fe5a 	bl	8000f7c <iis3dwb_block_data_update_set>
  /* Set full scale */
  ctrl1_xl.fs_xl = IIS3DWB_8g;
 80012c8:	4a8d      	ldr	r2, [pc, #564]	; (8001500 <main+0x2cc>)
 80012ca:	7813      	ldrb	r3, [r2, #0]
 80012cc:	f043 030c 	orr.w	r3, r3, #12
 80012d0:	7013      	strb	r3, [r2, #0]
  iis3dwb_xl_full_scale_set(&dev_ctx, &ctrl1_xl);
 80012d2:	498b      	ldr	r1, [pc, #556]	; (8001500 <main+0x2cc>)
 80012d4:	4882      	ldr	r0, [pc, #520]	; (80014e0 <main+0x2ac>)
 80012d6:	f7ff fe33 	bl	8000f40 <iis3dwb_xl_full_scale_set>
  /*
   * Set FIFO watermark (number of unread sensor data TAG + 6 bytes
   * stored in FIFO) to FIFO_WATERMARK samples
   */

  fifo_ctrl1.wtm = (uint8_t)(0x00FFU & FIFO_WATERMARK);
 80012da:	4b8a      	ldr	r3, [pc, #552]	; (8001504 <main+0x2d0>)
 80012dc:	22ff      	movs	r2, #255	; 0xff
 80012de:	701a      	strb	r2, [r3, #0]
  fifo_ctrl2.wtm = (uint8_t)((0x0100U & FIFO_WATERMARK) >> 8);
 80012e0:	4a89      	ldr	r2, [pc, #548]	; (8001508 <main+0x2d4>)
 80012e2:	7813      	ldrb	r3, [r2, #0]
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	7013      	strb	r3, [r2, #0]
  iis3dwb_fifo_watermark_set(&dev_ctx, &fifo_ctrl1, &fifo_ctrl2);
 80012ea:	4a87      	ldr	r2, [pc, #540]	; (8001508 <main+0x2d4>)
 80012ec:	4985      	ldr	r1, [pc, #532]	; (8001504 <main+0x2d0>)
 80012ee:	487c      	ldr	r0, [pc, #496]	; (80014e0 <main+0x2ac>)
 80012f0:	f7ff fef1 	bl	80010d6 <iis3dwb_fifo_watermark_set>
//  iis3dwb_fifo_watermark_get(&dev_ctx, fifo_ctrl1, fifo_ctrl2, &val_return16);
  /* Set FIFO batch XL ODR to 12.5Hz */

  fifo_ctrl3.bdr_xl = IIS3DWB_XL_BATCHED_AT_26k7Hz;
 80012f4:	4a85      	ldr	r2, [pc, #532]	; (800150c <main+0x2d8>)
 80012f6:	7813      	ldrb	r3, [r2, #0]
 80012f8:	210a      	movs	r1, #10
 80012fa:	f361 0303 	bfi	r3, r1, #0, #4
 80012fe:	7013      	strb	r3, [r2, #0]
  iis3dwb_fifo_xl_batch_set(&dev_ctx, &fifo_ctrl3);
 8001300:	4982      	ldr	r1, [pc, #520]	; (800150c <main+0x2d8>)
 8001302:	4877      	ldr	r0, [pc, #476]	; (80014e0 <main+0x2ac>)
 8001304:	f7ff fefd 	bl	8001102 <iis3dwb_fifo_xl_batch_set>

  /* Set FIFO mode to Stream mode (aka Continuous Mode) */
  fifo_ctrl4.fifo_mode = IIS3DWB_STREAM_MODE;
 8001308:	4a81      	ldr	r2, [pc, #516]	; (8001510 <main+0x2dc>)
 800130a:	7813      	ldrb	r3, [r2, #0]
 800130c:	2106      	movs	r1, #6
 800130e:	f361 0302 	bfi	r3, r1, #0, #3
 8001312:	7013      	strb	r3, [r2, #0]
  iis3dwb_fifo_mode_set(&dev_ctx, &fifo_ctrl4);
 8001314:	497e      	ldr	r1, [pc, #504]	; (8001510 <main+0x2dc>)
 8001316:	4872      	ldr	r0, [pc, #456]	; (80014e0 <main+0x2ac>)
 8001318:	f7ff ff02 	bl	8001120 <iis3dwb_fifo_mode_set>

  /* Set Output Data Rate */
  ctrl1_xl.xl_en = IIS3DWB_XL_ODR_26k7Hz;
 800131c:	4a78      	ldr	r2, [pc, #480]	; (8001500 <main+0x2cc>)
 800131e:	7813      	ldrb	r3, [r2, #0]
 8001320:	2105      	movs	r1, #5
 8001322:	f361 1347 	bfi	r3, r1, #5, #3
 8001326:	7013      	strb	r3, [r2, #0]
  iis3dwb_xl_data_rate_set(&dev_ctx, &ctrl1_xl);
 8001328:	4975      	ldr	r1, [pc, #468]	; (8001500 <main+0x2cc>)
 800132a:	486d      	ldr	r0, [pc, #436]	; (80014e0 <main+0x2ac>)
 800132c:	f7ff fe17 	bl	8000f5e <iis3dwb_xl_data_rate_set>
  fifo_ctrl4.odr_ts_batch = IIS3DWB_DEC_8;
 8001330:	4a77      	ldr	r2, [pc, #476]	; (8001510 <main+0x2dc>)
 8001332:	7813      	ldrb	r3, [r2, #0]
 8001334:	2102      	movs	r1, #2
 8001336:	f361 1387 	bfi	r3, r1, #6, #2
 800133a:	7013      	strb	r3, [r2, #0]
  iis3dwb_fifo_timestamp_batch_set(&dev_ctx, &fifo_ctrl4);
 800133c:	4974      	ldr	r1, [pc, #464]	; (8001510 <main+0x2dc>)
 800133e:	4868      	ldr	r0, [pc, #416]	; (80014e0 <main+0x2ac>)
 8001340:	f7ff fefd 	bl	800113e <iis3dwb_fifo_timestamp_batch_set>
  ctrl10_c.timestamp_en = PROPERTY_ENABLE;
 8001344:	4a73      	ldr	r2, [pc, #460]	; (8001514 <main+0x2e0>)
 8001346:	7813      	ldrb	r3, [r2, #0]
 8001348:	f043 0320 	orr.w	r3, r3, #32
 800134c:	7013      	strb	r3, [r2, #0]
  iis3dwb_timestamp_set(&dev_ctx, &ctrl10_c);
 800134e:	4971      	ldr	r1, [pc, #452]	; (8001514 <main+0x2e0>)
 8001350:	4863      	ldr	r0, [pc, #396]	; (80014e0 <main+0x2ac>)
 8001352:	f7ff fe61 	bl	8001018 <iis3dwb_timestamp_set>
//	  iis3dwb_fifo_mode_get(&dev_ctx, fifo_ctrl4, &val_return8);
//	  iis3dwb_xl_data_rate_get(&dev_ctx, ctrl1_xl, &val_return8);
//	  iis3dwb_fifo_timestamp_batch_get(&dev_ctx, fifo_ctrl4, &val_return8);
//	  iis3dwb_timestamp_get(&dev_ctx, ctrl10_c, &val_return8);

	  uint16_t num, k = 0;
 8001356:	2300      	movs	r3, #0
 8001358:	80fb      	strh	r3, [r7, #6]
	  /* Read watermark flag */
	  iis3dwb_fifo_status_get(&dev_ctx, &fifo_status, &buff);
 800135a:	4a6f      	ldr	r2, [pc, #444]	; (8001518 <main+0x2e4>)
 800135c:	496f      	ldr	r1, [pc, #444]	; (800151c <main+0x2e8>)
 800135e:	4860      	ldr	r0, [pc, #384]	; (80014e0 <main+0x2ac>)
 8001360:	f7ff fefc 	bl	800115c <iis3dwb_fifo_status_get>
	  bytecpy((uint8_t *)&status, &buff[1]);
 8001364:	496e      	ldr	r1, [pc, #440]	; (8001520 <main+0x2ec>)
 8001366:	486f      	ldr	r0, [pc, #444]	; (8001524 <main+0x2f0>)
 8001368:	f000 fb28 	bl	80019bc <bytecpy>
	  iis3dwb_fifo_status_interpret(&status, &fifo_status);
 800136c:	496b      	ldr	r1, [pc, #428]	; (800151c <main+0x2e8>)
 800136e:	486d      	ldr	r0, [pc, #436]	; (8001524 <main+0x2f0>)
 8001370:	f7ff ff26 	bl	80011c0 <iis3dwb_fifo_status_interpret>

	  if (fifo_status.fifo_th == 1) {
 8001374:	4b69      	ldr	r3, [pc, #420]	; (800151c <main+0x2e8>)
 8001376:	785b      	ldrb	r3, [r3, #1]
 8001378:	f003 0320 	and.w	r3, r3, #32
 800137c:	b2db      	uxtb	r3, r3
 800137e:	2b00      	cmp	r3, #0
 8001380:	d0e9      	beq.n	8001356 <main+0x122>
		  num = fifo_status.fifo_level;
 8001382:	4b66      	ldr	r3, [pc, #408]	; (800151c <main+0x2e8>)
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800138a:	b29b      	uxth	r3, r3
 800138c:	80bb      	strh	r3, [r7, #4]
		  sprintf((char *)tx_buffer, "-- FIFO num %d \r\n", num);
 800138e:	88bb      	ldrh	r3, [r7, #4]
 8001390:	461a      	mov	r2, r3
 8001392:	4965      	ldr	r1, [pc, #404]	; (8001528 <main+0x2f4>)
 8001394:	4865      	ldr	r0, [pc, #404]	; (800152c <main+0x2f8>)
 8001396:	f004 fa0f 	bl	80057b8 <siprintf>
		  tx_com(tx_buffer, strlen((char const *)tx_buffer));
 800139a:	4864      	ldr	r0, [pc, #400]	; (800152c <main+0x2f8>)
 800139c:	f7fe ff70 	bl	8000280 <strlen>
 80013a0:	4603      	mov	r3, r0
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	4619      	mov	r1, r3
 80013a6:	4861      	ldr	r0, [pc, #388]	; (800152c <main+0x2f8>)
 80013a8:	f000 fab0 	bl	800190c <tx_com>

		  /* read out all FIFO entries in a single read */
		  iis3dwb_fifo_out_multi_raw_get(&dev_ctx, &fifo_data, num);
 80013ac:	88bb      	ldrh	r3, [r7, #4]
 80013ae:	461a      	mov	r2, r3
 80013b0:	495f      	ldr	r1, [pc, #380]	; (8001530 <main+0x2fc>)
 80013b2:	484b      	ldr	r0, [pc, #300]	; (80014e0 <main+0x2ac>)
 80013b4:	f7ff fe3f 	bl	8001036 <iis3dwb_fifo_out_multi_raw_get>
//		  receiveSPIManual(&dev_ctx, IIS3DWB_FIFO_DATA_OUT_TAG, &fifo_data, sizeof(iis3dwb_fifo_out_raw_t) * num);

	      for (k = 0; k < num; k++) {
 80013b8:	2300      	movs	r3, #0
 80013ba:	80fb      	strh	r3, [r7, #6]
 80013bc:	e07d      	b.n	80014ba <main+0x286>
	        iis3dwb_fifo_out_raw_t *f_data;

	        /* print out first two and last two FIFO entries only */
	        if (k > 1 && k < num - 2)
 80013be:	88fb      	ldrh	r3, [r7, #6]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d904      	bls.n	80013ce <main+0x19a>
 80013c4:	88fa      	ldrh	r2, [r7, #6]
 80013c6:	88bb      	ldrh	r3, [r7, #4]
 80013c8:	3b02      	subs	r3, #2
 80013ca:	429a      	cmp	r2, r3
 80013cc:	db71      	blt.n	80014b2 <main+0x27e>
	          continue;

	        f_data = &fifo_data[k];
 80013ce:	88fa      	ldrh	r2, [r7, #6]
 80013d0:	4613      	mov	r3, r2
 80013d2:	00db      	lsls	r3, r3, #3
 80013d4:	1a9b      	subs	r3, r3, r2
 80013d6:	4a56      	ldr	r2, [pc, #344]	; (8001530 <main+0x2fc>)
 80013d8:	4413      	add	r3, r2
 80013da:	603b      	str	r3, [r7, #0]

	        /* Read FIFO sensor value */
	        datax = (int16_t *)&f_data->data[0];
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	3301      	adds	r3, #1
 80013e0:	4a54      	ldr	r2, [pc, #336]	; (8001534 <main+0x300>)
 80013e2:	6013      	str	r3, [r2, #0]
	        datay = (int16_t *)&f_data->data[2];
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	3303      	adds	r3, #3
 80013e8:	4a53      	ldr	r2, [pc, #332]	; (8001538 <main+0x304>)
 80013ea:	6013      	str	r3, [r2, #0]
	        dataz = (int16_t *)&f_data->data[4];
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	3305      	adds	r3, #5
 80013f0:	4a52      	ldr	r2, [pc, #328]	; (800153c <main+0x308>)
 80013f2:	6013      	str	r3, [r2, #0]
	        ts = (int32_t *)&f_data->data[0];
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	3301      	adds	r3, #1
 80013f8:	4a51      	ldr	r2, [pc, #324]	; (8001540 <main+0x30c>)
 80013fa:	6013      	str	r3, [r2, #0]

	        switch (f_data->tag >> 3) {
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	08db      	lsrs	r3, r3, #3
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2b02      	cmp	r3, #2
 8001406:	d002      	beq.n	800140e <main+0x1da>
 8001408:	2b04      	cmp	r3, #4
 800140a:	d040      	beq.n	800148e <main+0x25a>
	        case IIS3DWB_TIMESTAMP_TAG:
	          sprintf((char *)tx_buffer, "%d TIMESTAMP [ms] %d\r\n", k, *ts);
	          tx_com(tx_buffer, strlen((char const *)tx_buffer));
	          break;
	        default:
	          break;
 800140c:	e052      	b.n	80014b4 <main+0x280>
	          sprintf((char *)tx_buffer, "%d: ACC [mg]:\t%4.2f\t%4.2f\t%4.2f\r\n",
 800140e:	88fe      	ldrh	r6, [r7, #6]
	                  iis3dwb_from_fs8g_to_mg(*datax),
 8001410:	4b48      	ldr	r3, [pc, #288]	; (8001534 <main+0x300>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff fd79 	bl	8000f10 <iis3dwb_from_fs8g_to_mg>
 800141e:	ee10 3a10 	vmov	r3, s0
	          sprintf((char *)tx_buffer, "%d: ACC [mg]:\t%4.2f\t%4.2f\t%4.2f\r\n",
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff f898 	bl	8000558 <__aeabi_f2d>
 8001428:	4604      	mov	r4, r0
 800142a:	460d      	mov	r5, r1
	                  iis3dwb_from_fs8g_to_mg(*datay),
 800142c:	4b42      	ldr	r3, [pc, #264]	; (8001538 <main+0x304>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fd6b 	bl	8000f10 <iis3dwb_from_fs8g_to_mg>
 800143a:	ee10 3a10 	vmov	r3, s0
	          sprintf((char *)tx_buffer, "%d: ACC [mg]:\t%4.2f\t%4.2f\t%4.2f\r\n",
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff f88a 	bl	8000558 <__aeabi_f2d>
 8001444:	4680      	mov	r8, r0
 8001446:	4689      	mov	r9, r1
	                  iis3dwb_from_fs8g_to_mg(*dataz));
 8001448:	4b3c      	ldr	r3, [pc, #240]	; (800153c <main+0x308>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fd5d 	bl	8000f10 <iis3dwb_from_fs8g_to_mg>
 8001456:	ee10 3a10 	vmov	r3, s0
	          sprintf((char *)tx_buffer, "%d: ACC [mg]:\t%4.2f\t%4.2f\t%4.2f\r\n",
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff f87c 	bl	8000558 <__aeabi_f2d>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001468:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800146c:	e9cd 4500 	strd	r4, r5, [sp]
 8001470:	4632      	mov	r2, r6
 8001472:	4934      	ldr	r1, [pc, #208]	; (8001544 <main+0x310>)
 8001474:	482d      	ldr	r0, [pc, #180]	; (800152c <main+0x2f8>)
 8001476:	f004 f99f 	bl	80057b8 <siprintf>
	          tx_com(tx_buffer, strlen((char const *)tx_buffer));
 800147a:	482c      	ldr	r0, [pc, #176]	; (800152c <main+0x2f8>)
 800147c:	f7fe ff00 	bl	8000280 <strlen>
 8001480:	4603      	mov	r3, r0
 8001482:	b29b      	uxth	r3, r3
 8001484:	4619      	mov	r1, r3
 8001486:	4829      	ldr	r0, [pc, #164]	; (800152c <main+0x2f8>)
 8001488:	f000 fa40 	bl	800190c <tx_com>
	          break;
 800148c:	e012      	b.n	80014b4 <main+0x280>
	          sprintf((char *)tx_buffer, "%d TIMESTAMP [ms] %d\r\n", k, *ts);
 800148e:	88fa      	ldrh	r2, [r7, #6]
 8001490:	4b2b      	ldr	r3, [pc, #172]	; (8001540 <main+0x30c>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	492c      	ldr	r1, [pc, #176]	; (8001548 <main+0x314>)
 8001498:	4824      	ldr	r0, [pc, #144]	; (800152c <main+0x2f8>)
 800149a:	f004 f98d 	bl	80057b8 <siprintf>
	          tx_com(tx_buffer, strlen((char const *)tx_buffer));
 800149e:	4823      	ldr	r0, [pc, #140]	; (800152c <main+0x2f8>)
 80014a0:	f7fe feee 	bl	8000280 <strlen>
 80014a4:	4603      	mov	r3, r0
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	4619      	mov	r1, r3
 80014aa:	4820      	ldr	r0, [pc, #128]	; (800152c <main+0x2f8>)
 80014ac:	f000 fa2e 	bl	800190c <tx_com>
	          break;
 80014b0:	e000      	b.n	80014b4 <main+0x280>
	          continue;
 80014b2:	bf00      	nop
	      for (k = 0; k < num; k++) {
 80014b4:	88fb      	ldrh	r3, [r7, #6]
 80014b6:	3301      	adds	r3, #1
 80014b8:	80fb      	strh	r3, [r7, #6]
 80014ba:	88fa      	ldrh	r2, [r7, #6]
 80014bc:	88bb      	ldrh	r3, [r7, #4]
 80014be:	429a      	cmp	r2, r3
 80014c0:	f4ff af7d 	bcc.w	80013be <main+0x18a>
	        }
	      }

	      sprintf((char *)tx_buffer, "------ \r\n\r\n");
 80014c4:	4921      	ldr	r1, [pc, #132]	; (800154c <main+0x318>)
 80014c6:	4819      	ldr	r0, [pc, #100]	; (800152c <main+0x2f8>)
 80014c8:	f004 f976 	bl	80057b8 <siprintf>
	      tx_com(tx_buffer, strlen((char const *)tx_buffer));
 80014cc:	4817      	ldr	r0, [pc, #92]	; (800152c <main+0x2f8>)
 80014ce:	f7fe fed7 	bl	8000280 <strlen>
 80014d2:	4603      	mov	r3, r0
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	4619      	mov	r1, r3
 80014d8:	4814      	ldr	r0, [pc, #80]	; (800152c <main+0x2f8>)
 80014da:	f000 fa17 	bl	800190c <tx_com>
  {
 80014de:	e73a      	b.n	8001356 <main+0x122>
 80014e0:	2000029c 	.word	0x2000029c
 80014e4:	08001811 	.word	0x08001811
 80014e8:	08001871 	.word	0x08001871
 80014ec:	200001f4 	.word	0x200001f4
 80014f0:	200014ac 	.word	0x200014ac
 80014f4:	20000294 	.word	0x20000294
 80014f8:	20000290 	.word	0x20000290
 80014fc:	20000000 	.word	0x20000000
 8001500:	20000298 	.word	0x20000298
 8001504:	200014b4 	.word	0x200014b4
 8001508:	200014b8 	.word	0x200014b8
 800150c:	200014bc 	.word	0x200014bc
 8001510:	200014c0 	.word	0x200014c0
 8001514:	200014c4 	.word	0x200014c4
 8001518:	200014b0 	.word	0x200014b0
 800151c:	200002ac 	.word	0x200002ac
 8001520:	200014b1 	.word	0x200014b1
 8001524:	200014c8 	.word	0x200014c8
 8001528:	08007a88 	.word	0x08007a88
 800152c:	200002b0 	.word	0x200002b0
 8001530:	20000698 	.word	0x20000698
 8001534:	20001494 	.word	0x20001494
 8001538:	20001498 	.word	0x20001498
 800153c:	2000149c 	.word	0x2000149c
 8001540:	200014a0 	.word	0x200014a0
 8001544:	08007a9c 	.word	0x08007a9c
 8001548:	08007ac0 	.word	0x08007ac0
 800154c:	08007ad8 	.word	0x08007ad8

08001550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b094      	sub	sp, #80	; 0x50
 8001554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001556:	f107 0320 	add.w	r3, r7, #32
 800155a:	2230      	movs	r2, #48	; 0x30
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f004 f98d 	bl	800587e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001574:	2300      	movs	r3, #0
 8001576:	60bb      	str	r3, [r7, #8]
 8001578:	4b27      	ldr	r3, [pc, #156]	; (8001618 <SystemClock_Config+0xc8>)
 800157a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157c:	4a26      	ldr	r2, [pc, #152]	; (8001618 <SystemClock_Config+0xc8>)
 800157e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001582:	6413      	str	r3, [r2, #64]	; 0x40
 8001584:	4b24      	ldr	r3, [pc, #144]	; (8001618 <SystemClock_Config+0xc8>)
 8001586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001590:	2300      	movs	r3, #0
 8001592:	607b      	str	r3, [r7, #4]
 8001594:	4b21      	ldr	r3, [pc, #132]	; (800161c <SystemClock_Config+0xcc>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a20      	ldr	r2, [pc, #128]	; (800161c <SystemClock_Config+0xcc>)
 800159a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800159e:	6013      	str	r3, [r2, #0]
 80015a0:	4b1e      	ldr	r3, [pc, #120]	; (800161c <SystemClock_Config+0xcc>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015a8:	607b      	str	r3, [r7, #4]
 80015aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015ac:	2302      	movs	r3, #2
 80015ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015b0:	2301      	movs	r3, #1
 80015b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015b4:	2310      	movs	r3, #16
 80015b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015b8:	2302      	movs	r3, #2
 80015ba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015bc:	2300      	movs	r3, #0
 80015be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015c0:	2308      	movs	r3, #8
 80015c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80015c4:	2354      	movs	r3, #84	; 0x54
 80015c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015c8:	2302      	movs	r3, #2
 80015ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015cc:	2304      	movs	r3, #4
 80015ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d0:	f107 0320 	add.w	r3, r7, #32
 80015d4:	4618      	mov	r0, r3
 80015d6:	f001 f825 	bl	8002624 <HAL_RCC_OscConfig>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015e0:	f000 fa01 	bl	80019e6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e4:	230f      	movs	r3, #15
 80015e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e8:	2302      	movs	r3, #2
 80015ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015fa:	f107 030c 	add.w	r3, r7, #12
 80015fe:	2102      	movs	r1, #2
 8001600:	4618      	mov	r0, r3
 8001602:	f001 fa87 	bl	8002b14 <HAL_RCC_ClockConfig>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800160c:	f000 f9eb 	bl	80019e6 <Error_Handler>
  }
}
 8001610:	bf00      	nop
 8001612:	3750      	adds	r7, #80	; 0x50
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40023800 	.word	0x40023800
 800161c:	40007000 	.word	0x40007000

08001620 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001624:	4b17      	ldr	r3, [pc, #92]	; (8001684 <MX_SPI2_Init+0x64>)
 8001626:	4a18      	ldr	r2, [pc, #96]	; (8001688 <MX_SPI2_Init+0x68>)
 8001628:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800162a:	4b16      	ldr	r3, [pc, #88]	; (8001684 <MX_SPI2_Init+0x64>)
 800162c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001630:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001632:	4b14      	ldr	r3, [pc, #80]	; (8001684 <MX_SPI2_Init+0x64>)
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001638:	4b12      	ldr	r3, [pc, #72]	; (8001684 <MX_SPI2_Init+0x64>)
 800163a:	2200      	movs	r2, #0
 800163c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800163e:	4b11      	ldr	r3, [pc, #68]	; (8001684 <MX_SPI2_Init+0x64>)
 8001640:	2200      	movs	r2, #0
 8001642:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001644:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <MX_SPI2_Init+0x64>)
 8001646:	2200      	movs	r2, #0
 8001648:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800164a:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <MX_SPI2_Init+0x64>)
 800164c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001650:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001652:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <MX_SPI2_Init+0x64>)
 8001654:	2220      	movs	r2, #32
 8001656:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001658:	4b0a      	ldr	r3, [pc, #40]	; (8001684 <MX_SPI2_Init+0x64>)
 800165a:	2200      	movs	r2, #0
 800165c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <MX_SPI2_Init+0x64>)
 8001660:	2200      	movs	r2, #0
 8001662:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001664:	4b07      	ldr	r3, [pc, #28]	; (8001684 <MX_SPI2_Init+0x64>)
 8001666:	2200      	movs	r2, #0
 8001668:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800166a:	4b06      	ldr	r3, [pc, #24]	; (8001684 <MX_SPI2_Init+0x64>)
 800166c:	220a      	movs	r2, #10
 800166e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001670:	4804      	ldr	r0, [pc, #16]	; (8001684 <MX_SPI2_Init+0x64>)
 8001672:	f001 fc6f 	bl	8002f54 <HAL_SPI_Init>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800167c:	f000 f9b3 	bl	80019e6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001680:	bf00      	nop
 8001682:	bd80      	pop	{r7, pc}
 8001684:	200001f4 	.word	0x200001f4
 8001688:	40003800 	.word	0x40003800

0800168c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 8001692:	4a12      	ldr	r2, [pc, #72]	; (80016dc <MX_USART2_UART_Init+0x50>)
 8001694:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001696:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 8001698:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800169c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800169e:	4b0e      	ldr	r3, [pc, #56]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016a4:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016aa:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016b0:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016b2:	220c      	movs	r2, #12
 80016b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016b6:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016bc:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016c2:	4805      	ldr	r0, [pc, #20]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016c4:	f002 fb3c 	bl	8003d40 <HAL_UART_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016ce:	f000 f98a 	bl	80019e6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	2000024c 	.word	0x2000024c
 80016dc:	40004400 	.word	0x40004400

080016e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	; 0x28
 80016e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e6:	f107 0314 	add.w	r3, r7, #20
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	60da      	str	r2, [r3, #12]
 80016f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	613b      	str	r3, [r7, #16]
 80016fa:	4b41      	ldr	r3, [pc, #260]	; (8001800 <MX_GPIO_Init+0x120>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	4a40      	ldr	r2, [pc, #256]	; (8001800 <MX_GPIO_Init+0x120>)
 8001700:	f043 0304 	orr.w	r3, r3, #4
 8001704:	6313      	str	r3, [r2, #48]	; 0x30
 8001706:	4b3e      	ldr	r3, [pc, #248]	; (8001800 <MX_GPIO_Init+0x120>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	f003 0304 	and.w	r3, r3, #4
 800170e:	613b      	str	r3, [r7, #16]
 8001710:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	60fb      	str	r3, [r7, #12]
 8001716:	4b3a      	ldr	r3, [pc, #232]	; (8001800 <MX_GPIO_Init+0x120>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a39      	ldr	r2, [pc, #228]	; (8001800 <MX_GPIO_Init+0x120>)
 800171c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b37      	ldr	r3, [pc, #220]	; (8001800 <MX_GPIO_Init+0x120>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	4b33      	ldr	r3, [pc, #204]	; (8001800 <MX_GPIO_Init+0x120>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	4a32      	ldr	r2, [pc, #200]	; (8001800 <MX_GPIO_Init+0x120>)
 8001738:	f043 0301 	orr.w	r3, r3, #1
 800173c:	6313      	str	r3, [r2, #48]	; 0x30
 800173e:	4b30      	ldr	r3, [pc, #192]	; (8001800 <MX_GPIO_Init+0x120>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	f003 0301 	and.w	r3, r3, #1
 8001746:	60bb      	str	r3, [r7, #8]
 8001748:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	607b      	str	r3, [r7, #4]
 800174e:	4b2c      	ldr	r3, [pc, #176]	; (8001800 <MX_GPIO_Init+0x120>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	4a2b      	ldr	r2, [pc, #172]	; (8001800 <MX_GPIO_Init+0x120>)
 8001754:	f043 0302 	orr.w	r3, r3, #2
 8001758:	6313      	str	r3, [r2, #48]	; 0x30
 800175a:	4b29      	ldr	r3, [pc, #164]	; (8001800 <MX_GPIO_Init+0x120>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	607b      	str	r3, [r7, #4]
 8001764:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001766:	2200      	movs	r2, #0
 8001768:	2120      	movs	r1, #32
 800176a:	4826      	ldr	r0, [pc, #152]	; (8001804 <MX_GPIO_Init+0x124>)
 800176c:	f000 ff26 	bl	80025bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SSC_GPIO_Port, SSC_Pin, GPIO_PIN_RESET);
 8001770:	2200      	movs	r2, #0
 8001772:	2104      	movs	r1, #4
 8001774:	4824      	ldr	r0, [pc, #144]	; (8001808 <MX_GPIO_Init+0x128>)
 8001776:	f000 ff21 	bl	80025bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 800177a:	2201      	movs	r2, #1
 800177c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001780:	4821      	ldr	r0, [pc, #132]	; (8001808 <MX_GPIO_Init+0x128>)
 8001782:	f000 ff1b 	bl	80025bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001786:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800178a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800178c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001790:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001792:	2300      	movs	r3, #0
 8001794:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001796:	f107 0314 	add.w	r3, r7, #20
 800179a:	4619      	mov	r1, r3
 800179c:	481b      	ldr	r0, [pc, #108]	; (800180c <MX_GPIO_Init+0x12c>)
 800179e:	f000 fd89 	bl	80022b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80017a2:	2320      	movs	r3, #32
 80017a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a6:	2301      	movs	r3, #1
 80017a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ae:	2300      	movs	r3, #0
 80017b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80017b2:	f107 0314 	add.w	r3, r7, #20
 80017b6:	4619      	mov	r1, r3
 80017b8:	4812      	ldr	r0, [pc, #72]	; (8001804 <MX_GPIO_Init+0x124>)
 80017ba:	f000 fd7b 	bl	80022b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SSC_Pin */
  GPIO_InitStruct.Pin = SSC_Pin;
 80017be:	2304      	movs	r3, #4
 80017c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c2:	2301      	movs	r3, #1
 80017c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ca:	2300      	movs	r3, #0
 80017cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SSC_GPIO_Port, &GPIO_InitStruct);
 80017ce:	f107 0314 	add.w	r3, r7, #20
 80017d2:	4619      	mov	r1, r3
 80017d4:	480c      	ldr	r0, [pc, #48]	; (8001808 <MX_GPIO_Init+0x128>)
 80017d6:	f000 fd6d 	bl	80022b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80017da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e0:	2301      	movs	r3, #1
 80017e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017e4:	2301      	movs	r3, #1
 80017e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017e8:	2302      	movs	r3, #2
 80017ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80017ec:	f107 0314 	add.w	r3, r7, #20
 80017f0:	4619      	mov	r1, r3
 80017f2:	4805      	ldr	r0, [pc, #20]	; (8001808 <MX_GPIO_Init+0x128>)
 80017f4:	f000 fd5e 	bl	80022b4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017f8:	bf00      	nop
 80017fa:	3728      	adds	r7, #40	; 0x28
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40023800 	.word	0x40023800
 8001804:	40020000 	.word	0x40020000
 8001808:	40020400 	.word	0x40020400
 800180c:	40020800 	.word	0x40020800

08001810 <platform_write>:
 * @param  bufp      pointer to data to write in register reg
 * @param  len       number of consecutive register to write
 *
 */
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	607a      	str	r2, [r7, #4]
 800181a:	461a      	mov	r2, r3
 800181c:	460b      	mov	r3, r1
 800181e:	72fb      	strb	r3, [r7, #11]
 8001820:	4613      	mov	r3, r2
 8001822:	813b      	strh	r3, [r7, #8]
	  tx_buf_rmt[ 0 ] = reg;
 8001824:	4a0f      	ldr	r2, [pc, #60]	; (8001864 <platform_write+0x54>)
 8001826:	7afb      	ldrb	r3, [r7, #11]
 8001828:	7013      	strb	r3, [r2, #0]
	  tx_buf_rmt[ 1 ] = *bufp;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	781a      	ldrb	r2, [r3, #0]
 800182e:	4b0d      	ldr	r3, [pc, #52]	; (8001864 <platform_write+0x54>)
 8001830:	705a      	strb	r2, [r3, #1]
	  tx_set_cs = 1;
 8001832:	4b0d      	ldr	r3, [pc, #52]	; (8001868 <platform_write+0x58>)
 8001834:	2201      	movs	r2, #1
 8001836:	701a      	strb	r2, [r3, #0]

	  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, RESET);
 8001838:	2200      	movs	r2, #0
 800183a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800183e:	480b      	ldr	r0, [pc, #44]	; (800186c <platform_write+0x5c>)
 8001840:	f000 febc 	bl	80025bc <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit_IT(handle, &tx_buf_rmt, 2);
 8001844:	2202      	movs	r2, #2
 8001846:	4907      	ldr	r1, [pc, #28]	; (8001864 <platform_write+0x54>)
 8001848:	68f8      	ldr	r0, [r7, #12]
 800184a:	f001 fc0d 	bl	8003068 <HAL_SPI_Transmit_IT>


	  HAL_SPI_Transmit_IT(handle, (uint8_t*) bufp, len);
 800184e:	893b      	ldrh	r3, [r7, #8]
 8001850:	461a      	mov	r2, r3
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	68f8      	ldr	r0, [r7, #12]
 8001856:	f001 fc07 	bl	8003068 <HAL_SPI_Transmit_IT>

	  return 0;
 800185a:	2300      	movs	r3, #0
}
 800185c:	4618      	mov	r0, r3
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	200014a8 	.word	0x200014a8
 8001868:	200014a4 	.word	0x200014a4
 800186c:	40020400 	.word	0x40020400

08001870 <platform_read>:
 * @param  bufp      pointer to buffer that store the data read
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	607a      	str	r2, [r7, #4]
 800187a:	461a      	mov	r2, r3
 800187c:	460b      	mov	r3, r1
 800187e:	72fb      	strb	r3, [r7, #11]
 8001880:	4613      	mov	r3, r2
 8001882:	813b      	strh	r3, [r7, #8]
	  tx_buf_rmt[ 0 ] = reg;
 8001884:	4a16      	ldr	r2, [pc, #88]	; (80018e0 <platform_read+0x70>)
 8001886:	7afb      	ldrb	r3, [r7, #11]
 8001888:	7013      	strb	r3, [r2, #0]
	  tx_buf_rmt[ 0 ] |= 0x80;
 800188a:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <platform_read+0x70>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001892:	b2da      	uxtb	r2, r3
 8001894:	4b12      	ldr	r3, [pc, #72]	; (80018e0 <platform_read+0x70>)
 8001896:	701a      	strb	r2, [r3, #0]
	  tx_buf_rmt[ 1 ] = 0x00;
 8001898:	4b11      	ldr	r3, [pc, #68]	; (80018e0 <platform_read+0x70>)
 800189a:	2200      	movs	r2, #0
 800189c:	705a      	strb	r2, [r3, #1]
//	  reg |= 0x80;

	  Txflag = 2;
 800189e:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <platform_read+0x74>)
 80018a0:	2202      	movs	r2, #2
 80018a2:	701a      	strb	r2, [r3, #0]
	  Rxflag = 2;
 80018a4:	4b10      	ldr	r3, [pc, #64]	; (80018e8 <platform_read+0x78>)
 80018a6:	2202      	movs	r2, #2
 80018a8:	701a      	strb	r2, [r3, #0]

	  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80018aa:	2200      	movs	r2, #0
 80018ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018b0:	480e      	ldr	r0, [pc, #56]	; (80018ec <platform_read+0x7c>)
 80018b2:	f000 fe83 	bl	80025bc <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit_IT(handle, &tx_buf_rmt, 2);
 80018b6:	2202      	movs	r2, #2
 80018b8:	4909      	ldr	r1, [pc, #36]	; (80018e0 <platform_read+0x70>)
 80018ba:	68f8      	ldr	r0, [r7, #12]
 80018bc:	f001 fbd4 	bl	8003068 <HAL_SPI_Transmit_IT>
	  HAL_SPI_Receive_IT(handle, bufp, len);
 80018c0:	893b      	ldrh	r3, [r7, #8]
 80018c2:	461a      	mov	r2, r3
 80018c4:	6879      	ldr	r1, [r7, #4]
 80018c6:	68f8      	ldr	r0, [r7, #12]
 80018c8:	f001 fc58 	bl	800317c <HAL_SPI_Receive_IT>

	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80018cc:	2120      	movs	r1, #32
 80018ce:	4808      	ldr	r0, [pc, #32]	; (80018f0 <platform_read+0x80>)
 80018d0:	f000 fe8d 	bl	80025ee <HAL_GPIO_TogglePin>
	  return 0;
 80018d4:	2300      	movs	r3, #0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	200014a8 	.word	0x200014a8
 80018e4:	20000295 	.word	0x20000295
 80018e8:	20000296 	.word	0x20000296
 80018ec:	40020400 	.word	0x40020400
 80018f0:	40020000 	.word	0x40020000

080018f4 <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f000 fb11 	bl	8001f24 <HAL_Delay>
}
 8001902:	bf00      	nop
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <tx_com>:
 * @param  tx_buffer     buffer to transmit
 * @param  len           number of byte to send
 *
 */
static void tx_com(uint8_t *tx_buffer, uint16_t len)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	460b      	mov	r3, r1
 8001916:	807b      	strh	r3, [r7, #2]
//	HAL_UART_Transmit(&huart2, tx_buffer, sizeof(tx_buffer), len);
	HAL_UART_Transmit(&huart2, tx_buffer, len, 1000);
 8001918:	887a      	ldrh	r2, [r7, #2]
 800191a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800191e:	6879      	ldr	r1, [r7, #4]
 8001920:	4803      	ldr	r0, [pc, #12]	; (8001930 <tx_com+0x24>)
 8001922:	f002 fa5a 	bl	8003dda <HAL_UART_Transmit>
}
 8001926:	bf00      	nop
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	2000024c 	.word	0x2000024c

08001934 <HAL_SPI_TxCpltCallback>:


void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]

	if(hspi->Instance == hspi2.Instance)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <HAL_SPI_TxCpltCallback+0x3c>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	429a      	cmp	r2, r3
 8001946:	d10f      	bne.n	8001968 <HAL_SPI_TxCpltCallback+0x34>
		 {
			if(tx_set_cs){
 8001948:	4b0a      	ldr	r3, [pc, #40]	; (8001974 <HAL_SPI_TxCpltCallback+0x40>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d008      	beq.n	8001962 <HAL_SPI_TxCpltCallback+0x2e>
				HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001950:	2201      	movs	r2, #1
 8001952:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001956:	4808      	ldr	r0, [pc, #32]	; (8001978 <HAL_SPI_TxCpltCallback+0x44>)
 8001958:	f000 fe30 	bl	80025bc <HAL_GPIO_WritePin>
				tx_set_cs = 0;
 800195c:	4b05      	ldr	r3, [pc, #20]	; (8001974 <HAL_SPI_TxCpltCallback+0x40>)
 800195e:	2200      	movs	r2, #0
 8001960:	701a      	strb	r2, [r3, #0]
			}
			Txflag = 1;
 8001962:	4b06      	ldr	r3, [pc, #24]	; (800197c <HAL_SPI_TxCpltCallback+0x48>)
 8001964:	2201      	movs	r2, #1
 8001966:	701a      	strb	r2, [r3, #0]
		 }
}
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	200001f4 	.word	0x200001f4
 8001974:	200014a4 	.word	0x200014a4
 8001978:	40020400 	.word	0x40020400
 800197c:	20000295 	.word	0x20000295

08001980 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]

	if(hspi->Instance == hspi2.Instance)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4b08      	ldr	r3, [pc, #32]	; (80019b0 <HAL_SPI_RxCpltCallback+0x30>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	429a      	cmp	r2, r3
 8001992:	d108      	bne.n	80019a6 <HAL_SPI_RxCpltCallback+0x26>
	 {
		HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001994:	2201      	movs	r2, #1
 8001996:	f44f 7100 	mov.w	r1, #512	; 0x200
 800199a:	4806      	ldr	r0, [pc, #24]	; (80019b4 <HAL_SPI_RxCpltCallback+0x34>)
 800199c:	f000 fe0e 	bl	80025bc <HAL_GPIO_WritePin>
		Rxflag = 1;
 80019a0:	4b05      	ldr	r3, [pc, #20]	; (80019b8 <HAL_SPI_RxCpltCallback+0x38>)
 80019a2:	2201      	movs	r2, #1
 80019a4:	701a      	strb	r2, [r3, #0]
	 }
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	200001f4 	.word	0x200001f4
 80019b4:	40020400 	.word	0x40020400
 80019b8:	20000296 	.word	0x20000296

080019bc <bytecpy>:

static void bytecpy(uint8_t *target, const uint8_t *source)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
  if ((target != NULL) && (source != NULL))
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d006      	beq.n	80019da <bytecpy+0x1e>
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d003      	beq.n	80019da <bytecpy+0x1e>
  {
    *target = *source;
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	781a      	ldrb	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	701a      	strb	r2, [r3, #0]
  }
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019e6:	b480      	push	{r7}
 80019e8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019ea:	b672      	cpsid	i
}
 80019ec:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019ee:	e7fe      	b.n	80019ee <Error_Handler+0x8>

080019f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	4b10      	ldr	r3, [pc, #64]	; (8001a3c <HAL_MspInit+0x4c>)
 80019fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fe:	4a0f      	ldr	r2, [pc, #60]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a04:	6453      	str	r3, [r2, #68]	; 0x44
 8001a06:	4b0d      	ldr	r3, [pc, #52]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a0e:	607b      	str	r3, [r7, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	603b      	str	r3, [r7, #0]
 8001a16:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1a:	4a08      	ldr	r2, [pc, #32]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a20:	6413      	str	r3, [r2, #64]	; 0x40
 8001a22:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a2a:	603b      	str	r3, [r7, #0]
 8001a2c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a2e:	2007      	movs	r0, #7
 8001a30:	f000 fb6c 	bl	800210c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40023800 	.word	0x40023800

08001a40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08a      	sub	sp, #40	; 0x28
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a2c      	ldr	r2, [pc, #176]	; (8001b10 <HAL_SPI_MspInit+0xd0>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d152      	bne.n	8001b08 <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	4b2b      	ldr	r3, [pc, #172]	; (8001b14 <HAL_SPI_MspInit+0xd4>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	4a2a      	ldr	r2, [pc, #168]	; (8001b14 <HAL_SPI_MspInit+0xd4>)
 8001a6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a70:	6413      	str	r3, [r2, #64]	; 0x40
 8001a72:	4b28      	ldr	r3, [pc, #160]	; (8001b14 <HAL_SPI_MspInit+0xd4>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	4b24      	ldr	r3, [pc, #144]	; (8001b14 <HAL_SPI_MspInit+0xd4>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	4a23      	ldr	r2, [pc, #140]	; (8001b14 <HAL_SPI_MspInit+0xd4>)
 8001a88:	f043 0304 	orr.w	r3, r3, #4
 8001a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8e:	4b21      	ldr	r3, [pc, #132]	; (8001b14 <HAL_SPI_MspInit+0xd4>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	4b1d      	ldr	r3, [pc, #116]	; (8001b14 <HAL_SPI_MspInit+0xd4>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	4a1c      	ldr	r2, [pc, #112]	; (8001b14 <HAL_SPI_MspInit+0xd4>)
 8001aa4:	f043 0302 	orr.w	r3, r3, #2
 8001aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aaa:	4b1a      	ldr	r3, [pc, #104]	; (8001b14 <HAL_SPI_MspInit+0xd4>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001ab6:	230c      	movs	r3, #12
 8001ab8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aba:	2302      	movs	r3, #2
 8001abc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ac6:	2305      	movs	r3, #5
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aca:	f107 0314 	add.w	r3, r7, #20
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4811      	ldr	r0, [pc, #68]	; (8001b18 <HAL_SPI_MspInit+0xd8>)
 8001ad2:	f000 fbef 	bl	80022b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ad6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001adc:	2302      	movs	r3, #2
 8001ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ae8:	2305      	movs	r3, #5
 8001aea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aec:	f107 0314 	add.w	r3, r7, #20
 8001af0:	4619      	mov	r1, r3
 8001af2:	480a      	ldr	r0, [pc, #40]	; (8001b1c <HAL_SPI_MspInit+0xdc>)
 8001af4:	f000 fbde 	bl	80022b4 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001af8:	2200      	movs	r2, #0
 8001afa:	2100      	movs	r1, #0
 8001afc:	2024      	movs	r0, #36	; 0x24
 8001afe:	f000 fb10 	bl	8002122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001b02:	2024      	movs	r0, #36	; 0x24
 8001b04:	f000 fb29 	bl	800215a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001b08:	bf00      	nop
 8001b0a:	3728      	adds	r7, #40	; 0x28
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40003800 	.word	0x40003800
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40020800 	.word	0x40020800
 8001b1c:	40020400 	.word	0x40020400

08001b20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08a      	sub	sp, #40	; 0x28
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	60da      	str	r2, [r3, #12]
 8001b36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a1d      	ldr	r2, [pc, #116]	; (8001bb4 <HAL_UART_MspInit+0x94>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d133      	bne.n	8001baa <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	613b      	str	r3, [r7, #16]
 8001b46:	4b1c      	ldr	r3, [pc, #112]	; (8001bb8 <HAL_UART_MspInit+0x98>)
 8001b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4a:	4a1b      	ldr	r2, [pc, #108]	; (8001bb8 <HAL_UART_MspInit+0x98>)
 8001b4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b50:	6413      	str	r3, [r2, #64]	; 0x40
 8001b52:	4b19      	ldr	r3, [pc, #100]	; (8001bb8 <HAL_UART_MspInit+0x98>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b5a:	613b      	str	r3, [r7, #16]
 8001b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	4b15      	ldr	r3, [pc, #84]	; (8001bb8 <HAL_UART_MspInit+0x98>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b66:	4a14      	ldr	r2, [pc, #80]	; (8001bb8 <HAL_UART_MspInit+0x98>)
 8001b68:	f043 0301 	orr.w	r3, r3, #1
 8001b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6e:	4b12      	ldr	r3, [pc, #72]	; (8001bb8 <HAL_UART_MspInit+0x98>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b7a:	230c      	movs	r3, #12
 8001b7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b86:	2303      	movs	r3, #3
 8001b88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b8a:	2307      	movs	r3, #7
 8001b8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8e:	f107 0314 	add.w	r3, r7, #20
 8001b92:	4619      	mov	r1, r3
 8001b94:	4809      	ldr	r0, [pc, #36]	; (8001bbc <HAL_UART_MspInit+0x9c>)
 8001b96:	f000 fb8d 	bl	80022b4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	2026      	movs	r0, #38	; 0x26
 8001ba0:	f000 fabf 	bl	8002122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ba4:	2026      	movs	r0, #38	; 0x26
 8001ba6:	f000 fad8 	bl	800215a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001baa:	bf00      	nop
 8001bac:	3728      	adds	r7, #40	; 0x28
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40004400 	.word	0x40004400
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	40020000 	.word	0x40020000

08001bc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bc4:	e7fe      	b.n	8001bc4 <NMI_Handler+0x4>

08001bc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */  while (1)
 8001bca:	e7fe      	b.n	8001bca <HardFault_Handler+0x4>

08001bcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bd0:	e7fe      	b.n	8001bd0 <MemManage_Handler+0x4>

08001bd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bd6:	e7fe      	b.n	8001bd6 <BusFault_Handler+0x4>

08001bd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bdc:	e7fe      	b.n	8001bdc <UsageFault_Handler+0x4>

08001bde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bde:	b480      	push	{r7}
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c0c:	f000 f96a 	bl	8001ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c10:	bf00      	nop
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001c18:	4802      	ldr	r0, [pc, #8]	; (8001c24 <SPI2_IRQHandler+0x10>)
 8001c1a:	f001 fbe1 	bl	80033e0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	200001f4 	.word	0x200001f4

08001c28 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c2c:	4802      	ldr	r0, [pc, #8]	; (8001c38 <USART2_IRQHandler+0x10>)
 8001c2e:	f002 f967 	bl	8003f00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	2000024c 	.word	0x2000024c

08001c3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  return 1;
 8001c40:	2301      	movs	r3, #1
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <_kill>:

int _kill(int pid, int sig)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c56:	f003 fe65 	bl	8005924 <__errno>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2216      	movs	r2, #22
 8001c5e:	601a      	str	r2, [r3, #0]
  return -1;
 8001c60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <_exit>:

void _exit (int status)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c74:	f04f 31ff 	mov.w	r1, #4294967295
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f7ff ffe7 	bl	8001c4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c7e:	e7fe      	b.n	8001c7e <_exit+0x12>

08001c80 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	617b      	str	r3, [r7, #20]
 8001c90:	e00a      	b.n	8001ca8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c92:	f3af 8000 	nop.w
 8001c96:	4601      	mov	r1, r0
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	1c5a      	adds	r2, r3, #1
 8001c9c:	60ba      	str	r2, [r7, #8]
 8001c9e:	b2ca      	uxtb	r2, r1
 8001ca0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	617b      	str	r3, [r7, #20]
 8001ca8:	697a      	ldr	r2, [r7, #20]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	dbf0      	blt.n	8001c92 <_read+0x12>
  }

  return len;
 8001cb0:	687b      	ldr	r3, [r7, #4]
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3718      	adds	r7, #24
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b086      	sub	sp, #24
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	60f8      	str	r0, [r7, #12]
 8001cc2:	60b9      	str	r1, [r7, #8]
 8001cc4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	617b      	str	r3, [r7, #20]
 8001cca:	e009      	b.n	8001ce0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	1c5a      	adds	r2, r3, #1
 8001cd0:	60ba      	str	r2, [r7, #8]
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	617b      	str	r3, [r7, #20]
 8001ce0:	697a      	ldr	r2, [r7, #20]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	dbf1      	blt.n	8001ccc <_write+0x12>
  }
  return len;
 8001ce8:	687b      	ldr	r3, [r7, #4]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3718      	adds	r7, #24
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}

08001cf2 <_close>:

int _close(int file)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	b083      	sub	sp, #12
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cfa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	370c      	adds	r7, #12
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr

08001d0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
 8001d12:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d1a:	605a      	str	r2, [r3, #4]
  return 0;
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr

08001d2a <_isatty>:

int _isatty(int file)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b083      	sub	sp, #12
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d32:	2301      	movs	r3, #1
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	60b9      	str	r1, [r7, #8]
 8001d4a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3714      	adds	r7, #20
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
	...

08001d5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d64:	4a14      	ldr	r2, [pc, #80]	; (8001db8 <_sbrk+0x5c>)
 8001d66:	4b15      	ldr	r3, [pc, #84]	; (8001dbc <_sbrk+0x60>)
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d70:	4b13      	ldr	r3, [pc, #76]	; (8001dc0 <_sbrk+0x64>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d102      	bne.n	8001d7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d78:	4b11      	ldr	r3, [pc, #68]	; (8001dc0 <_sbrk+0x64>)
 8001d7a:	4a12      	ldr	r2, [pc, #72]	; (8001dc4 <_sbrk+0x68>)
 8001d7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d7e:	4b10      	ldr	r3, [pc, #64]	; (8001dc0 <_sbrk+0x64>)
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4413      	add	r3, r2
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d207      	bcs.n	8001d9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d8c:	f003 fdca 	bl	8005924 <__errno>
 8001d90:	4603      	mov	r3, r0
 8001d92:	220c      	movs	r2, #12
 8001d94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d96:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9a:	e009      	b.n	8001db0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d9c:	4b08      	ldr	r3, [pc, #32]	; (8001dc0 <_sbrk+0x64>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001da2:	4b07      	ldr	r3, [pc, #28]	; (8001dc0 <_sbrk+0x64>)
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4413      	add	r3, r2
 8001daa:	4a05      	ldr	r2, [pc, #20]	; (8001dc0 <_sbrk+0x64>)
 8001dac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dae:	68fb      	ldr	r3, [r7, #12]
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3718      	adds	r7, #24
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	20020000 	.word	0x20020000
 8001dbc:	00000400 	.word	0x00000400
 8001dc0:	200014cc 	.word	0x200014cc
 8001dc4:	20001620 	.word	0x20001620

08001dc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dcc:	4b06      	ldr	r3, [pc, #24]	; (8001de8 <SystemInit+0x20>)
 8001dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dd2:	4a05      	ldr	r2, [pc, #20]	; (8001de8 <SystemInit+0x20>)
 8001dd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001dd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
	}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001dec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e24 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001df0:	480d      	ldr	r0, [pc, #52]	; (8001e28 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001df2:	490e      	ldr	r1, [pc, #56]	; (8001e2c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001df4:	4a0e      	ldr	r2, [pc, #56]	; (8001e30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001df6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001df8:	e002      	b.n	8001e00 <LoopCopyDataInit>

08001dfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dfe:	3304      	adds	r3, #4

08001e00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e04:	d3f9      	bcc.n	8001dfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e06:	4a0b      	ldr	r2, [pc, #44]	; (8001e34 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e08:	4c0b      	ldr	r4, [pc, #44]	; (8001e38 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e0c:	e001      	b.n	8001e12 <LoopFillZerobss>

08001e0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e10:	3204      	adds	r2, #4

08001e12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e14:	d3fb      	bcc.n	8001e0e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e16:	f7ff ffd7 	bl	8001dc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e1a:	f003 fd89 	bl	8005930 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e1e:	f7ff fa09 	bl	8001234 <main>
  bx  lr    
 8001e22:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e2c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001e30:	08007e7c 	.word	0x08007e7c
  ldr r2, =_sbss
 8001e34:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001e38:	20001620 	.word	0x20001620

08001e3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e3c:	e7fe      	b.n	8001e3c <ADC_IRQHandler>
	...

08001e40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e44:	4b0e      	ldr	r3, [pc, #56]	; (8001e80 <HAL_Init+0x40>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a0d      	ldr	r2, [pc, #52]	; (8001e80 <HAL_Init+0x40>)
 8001e4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e50:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <HAL_Init+0x40>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a0a      	ldr	r2, [pc, #40]	; (8001e80 <HAL_Init+0x40>)
 8001e56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e5c:	4b08      	ldr	r3, [pc, #32]	; (8001e80 <HAL_Init+0x40>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a07      	ldr	r2, [pc, #28]	; (8001e80 <HAL_Init+0x40>)
 8001e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e68:	2003      	movs	r0, #3
 8001e6a:	f000 f94f 	bl	800210c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e6e:	2000      	movs	r0, #0
 8001e70:	f000 f808 	bl	8001e84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e74:	f7ff fdbc 	bl	80019f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40023c00 	.word	0x40023c00

08001e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e8c:	4b12      	ldr	r3, [pc, #72]	; (8001ed8 <HAL_InitTick+0x54>)
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	4b12      	ldr	r3, [pc, #72]	; (8001edc <HAL_InitTick+0x58>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	4619      	mov	r1, r3
 8001e96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f000 f967 	bl	8002176 <HAL_SYSTICK_Config>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e00e      	b.n	8001ed0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2b0f      	cmp	r3, #15
 8001eb6:	d80a      	bhi.n	8001ece <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eb8:	2200      	movs	r2, #0
 8001eba:	6879      	ldr	r1, [r7, #4]
 8001ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec0:	f000 f92f 	bl	8002122 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ec4:	4a06      	ldr	r2, [pc, #24]	; (8001ee0 <HAL_InitTick+0x5c>)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	e000      	b.n	8001ed0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	20000004 	.word	0x20000004
 8001edc:	2000000c 	.word	0x2000000c
 8001ee0:	20000008 	.word	0x20000008

08001ee4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ee8:	4b06      	ldr	r3, [pc, #24]	; (8001f04 <HAL_IncTick+0x20>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	461a      	mov	r2, r3
 8001eee:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <HAL_IncTick+0x24>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	4a04      	ldr	r2, [pc, #16]	; (8001f08 <HAL_IncTick+0x24>)
 8001ef6:	6013      	str	r3, [r2, #0]
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	2000000c 	.word	0x2000000c
 8001f08:	200014d0 	.word	0x200014d0

08001f0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f10:	4b03      	ldr	r3, [pc, #12]	; (8001f20 <HAL_GetTick+0x14>)
 8001f12:	681b      	ldr	r3, [r3, #0]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	200014d0 	.word	0x200014d0

08001f24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f2c:	f7ff ffee 	bl	8001f0c <HAL_GetTick>
 8001f30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f3c:	d005      	beq.n	8001f4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f3e:	4b0a      	ldr	r3, [pc, #40]	; (8001f68 <HAL_Delay+0x44>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	461a      	mov	r2, r3
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	4413      	add	r3, r2
 8001f48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f4a:	bf00      	nop
 8001f4c:	f7ff ffde 	bl	8001f0c <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	68fa      	ldr	r2, [r7, #12]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d8f7      	bhi.n	8001f4c <HAL_Delay+0x28>
  {
  }
}
 8001f5c:	bf00      	nop
 8001f5e:	bf00      	nop
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	2000000c 	.word	0x2000000c

08001f6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f003 0307 	and.w	r3, r3, #7
 8001f7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f82:	68ba      	ldr	r2, [r7, #8]
 8001f84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f88:	4013      	ands	r3, r2
 8001f8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f9e:	4a04      	ldr	r2, [pc, #16]	; (8001fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	60d3      	str	r3, [r2, #12]
}
 8001fa4:	bf00      	nop
 8001fa6:	3714      	adds	r7, #20
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	e000ed00 	.word	0xe000ed00

08001fb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fb8:	4b04      	ldr	r3, [pc, #16]	; (8001fcc <__NVIC_GetPriorityGrouping+0x18>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	0a1b      	lsrs	r3, r3, #8
 8001fbe:	f003 0307 	and.w	r3, r3, #7
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr
 8001fcc:	e000ed00 	.word	0xe000ed00

08001fd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	db0b      	blt.n	8001ffa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	f003 021f 	and.w	r2, r3, #31
 8001fe8:	4907      	ldr	r1, [pc, #28]	; (8002008 <__NVIC_EnableIRQ+0x38>)
 8001fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fee:	095b      	lsrs	r3, r3, #5
 8001ff0:	2001      	movs	r0, #1
 8001ff2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	e000e100 	.word	0xe000e100

0800200c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	6039      	str	r1, [r7, #0]
 8002016:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201c:	2b00      	cmp	r3, #0
 800201e:	db0a      	blt.n	8002036 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	b2da      	uxtb	r2, r3
 8002024:	490c      	ldr	r1, [pc, #48]	; (8002058 <__NVIC_SetPriority+0x4c>)
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	0112      	lsls	r2, r2, #4
 800202c:	b2d2      	uxtb	r2, r2
 800202e:	440b      	add	r3, r1
 8002030:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002034:	e00a      	b.n	800204c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	b2da      	uxtb	r2, r3
 800203a:	4908      	ldr	r1, [pc, #32]	; (800205c <__NVIC_SetPriority+0x50>)
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	f003 030f 	and.w	r3, r3, #15
 8002042:	3b04      	subs	r3, #4
 8002044:	0112      	lsls	r2, r2, #4
 8002046:	b2d2      	uxtb	r2, r2
 8002048:	440b      	add	r3, r1
 800204a:	761a      	strb	r2, [r3, #24]
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	e000e100 	.word	0xe000e100
 800205c:	e000ed00 	.word	0xe000ed00

08002060 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002060:	b480      	push	{r7}
 8002062:	b089      	sub	sp, #36	; 0x24
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f1c3 0307 	rsb	r3, r3, #7
 800207a:	2b04      	cmp	r3, #4
 800207c:	bf28      	it	cs
 800207e:	2304      	movcs	r3, #4
 8002080:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	3304      	adds	r3, #4
 8002086:	2b06      	cmp	r3, #6
 8002088:	d902      	bls.n	8002090 <NVIC_EncodePriority+0x30>
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	3b03      	subs	r3, #3
 800208e:	e000      	b.n	8002092 <NVIC_EncodePriority+0x32>
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002094:	f04f 32ff 	mov.w	r2, #4294967295
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43da      	mvns	r2, r3
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	401a      	ands	r2, r3
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020a8:	f04f 31ff 	mov.w	r1, #4294967295
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	fa01 f303 	lsl.w	r3, r1, r3
 80020b2:	43d9      	mvns	r1, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b8:	4313      	orrs	r3, r2
         );
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3724      	adds	r7, #36	; 0x24
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
	...

080020c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3b01      	subs	r3, #1
 80020d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020d8:	d301      	bcc.n	80020de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020da:	2301      	movs	r3, #1
 80020dc:	e00f      	b.n	80020fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020de:	4a0a      	ldr	r2, [pc, #40]	; (8002108 <SysTick_Config+0x40>)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	3b01      	subs	r3, #1
 80020e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020e6:	210f      	movs	r1, #15
 80020e8:	f04f 30ff 	mov.w	r0, #4294967295
 80020ec:	f7ff ff8e 	bl	800200c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020f0:	4b05      	ldr	r3, [pc, #20]	; (8002108 <SysTick_Config+0x40>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020f6:	4b04      	ldr	r3, [pc, #16]	; (8002108 <SysTick_Config+0x40>)
 80020f8:	2207      	movs	r2, #7
 80020fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	e000e010 	.word	0xe000e010

0800210c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f7ff ff29 	bl	8001f6c <__NVIC_SetPriorityGrouping>
}
 800211a:	bf00      	nop
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002122:	b580      	push	{r7, lr}
 8002124:	b086      	sub	sp, #24
 8002126:	af00      	add	r7, sp, #0
 8002128:	4603      	mov	r3, r0
 800212a:	60b9      	str	r1, [r7, #8]
 800212c:	607a      	str	r2, [r7, #4]
 800212e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002130:	2300      	movs	r3, #0
 8002132:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002134:	f7ff ff3e 	bl	8001fb4 <__NVIC_GetPriorityGrouping>
 8002138:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	68b9      	ldr	r1, [r7, #8]
 800213e:	6978      	ldr	r0, [r7, #20]
 8002140:	f7ff ff8e 	bl	8002060 <NVIC_EncodePriority>
 8002144:	4602      	mov	r2, r0
 8002146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800214a:	4611      	mov	r1, r2
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff ff5d 	bl	800200c <__NVIC_SetPriority>
}
 8002152:	bf00      	nop
 8002154:	3718      	adds	r7, #24
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b082      	sub	sp, #8
 800215e:	af00      	add	r7, sp, #0
 8002160:	4603      	mov	r3, r0
 8002162:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff ff31 	bl	8001fd0 <__NVIC_EnableIRQ>
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7ff ffa2 	bl	80020c8 <SysTick_Config>
 8002184:	4603      	mov	r3, r0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}

0800218e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b084      	sub	sp, #16
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800219a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800219c:	f7ff feb6 	bl	8001f0c <HAL_GetTick>
 80021a0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d008      	beq.n	80021c0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2280      	movs	r2, #128	; 0x80
 80021b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2200      	movs	r2, #0
 80021b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e052      	b.n	8002266 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f022 0216 	bic.w	r2, r2, #22
 80021ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	695a      	ldr	r2, [r3, #20]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021de:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d103      	bne.n	80021f0 <HAL_DMA_Abort+0x62>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d007      	beq.n	8002200 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f022 0208 	bic.w	r2, r2, #8
 80021fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f022 0201 	bic.w	r2, r2, #1
 800220e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002210:	e013      	b.n	800223a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002212:	f7ff fe7b 	bl	8001f0c <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	2b05      	cmp	r3, #5
 800221e:	d90c      	bls.n	800223a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2220      	movs	r2, #32
 8002224:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2203      	movs	r2, #3
 800222a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e015      	b.n	8002266 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0301 	and.w	r3, r3, #1
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1e4      	bne.n	8002212 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800224c:	223f      	movs	r2, #63	; 0x3f
 800224e:	409a      	lsls	r2, r3
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800226e:	b480      	push	{r7}
 8002270:	b083      	sub	sp, #12
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b02      	cmp	r3, #2
 8002280:	d004      	beq.n	800228c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2280      	movs	r2, #128	; 0x80
 8002286:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e00c      	b.n	80022a6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2205      	movs	r2, #5
 8002290:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0201 	bic.w	r2, r2, #1
 80022a2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
	...

080022b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b089      	sub	sp, #36	; 0x24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022be:	2300      	movs	r3, #0
 80022c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022c2:	2300      	movs	r3, #0
 80022c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ca:	2300      	movs	r3, #0
 80022cc:	61fb      	str	r3, [r7, #28]
 80022ce:	e159      	b.n	8002584 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022d0:	2201      	movs	r2, #1
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	697a      	ldr	r2, [r7, #20]
 80022e0:	4013      	ands	r3, r2
 80022e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	f040 8148 	bne.w	800257e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f003 0303 	and.w	r3, r3, #3
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d005      	beq.n	8002306 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002302:	2b02      	cmp	r3, #2
 8002304:	d130      	bne.n	8002368 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	2203      	movs	r2, #3
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	43db      	mvns	r3, r3
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	4013      	ands	r3, r2
 800231c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	68da      	ldr	r2, [r3, #12]
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	fa02 f303 	lsl.w	r3, r2, r3
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4313      	orrs	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800233c:	2201      	movs	r2, #1
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4013      	ands	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	091b      	lsrs	r3, r3, #4
 8002352:	f003 0201 	and.w	r2, r3, #1
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4313      	orrs	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f003 0303 	and.w	r3, r3, #3
 8002370:	2b03      	cmp	r3, #3
 8002372:	d017      	beq.n	80023a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	2203      	movs	r2, #3
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	43db      	mvns	r3, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4013      	ands	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	689a      	ldr	r2, [r3, #8]
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	4313      	orrs	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f003 0303 	and.w	r3, r3, #3
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d123      	bne.n	80023f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	08da      	lsrs	r2, r3, #3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	3208      	adds	r2, #8
 80023b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	f003 0307 	and.w	r3, r3, #7
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	220f      	movs	r2, #15
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	69ba      	ldr	r2, [r7, #24]
 80023d0:	4013      	ands	r3, r2
 80023d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	691a      	ldr	r2, [r3, #16]
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	f003 0307 	and.w	r3, r3, #7
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	08da      	lsrs	r2, r3, #3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	3208      	adds	r2, #8
 80023f2:	69b9      	ldr	r1, [r7, #24]
 80023f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	2203      	movs	r2, #3
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	43db      	mvns	r3, r3
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	4013      	ands	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f003 0203 	and.w	r2, r3, #3
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	fa02 f303 	lsl.w	r3, r2, r3
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	4313      	orrs	r3, r2
 8002424:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002434:	2b00      	cmp	r3, #0
 8002436:	f000 80a2 	beq.w	800257e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800243a:	2300      	movs	r3, #0
 800243c:	60fb      	str	r3, [r7, #12]
 800243e:	4b57      	ldr	r3, [pc, #348]	; (800259c <HAL_GPIO_Init+0x2e8>)
 8002440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002442:	4a56      	ldr	r2, [pc, #344]	; (800259c <HAL_GPIO_Init+0x2e8>)
 8002444:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002448:	6453      	str	r3, [r2, #68]	; 0x44
 800244a:	4b54      	ldr	r3, [pc, #336]	; (800259c <HAL_GPIO_Init+0x2e8>)
 800244c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800244e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002452:	60fb      	str	r3, [r7, #12]
 8002454:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002456:	4a52      	ldr	r2, [pc, #328]	; (80025a0 <HAL_GPIO_Init+0x2ec>)
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	089b      	lsrs	r3, r3, #2
 800245c:	3302      	adds	r3, #2
 800245e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002462:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	f003 0303 	and.w	r3, r3, #3
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	220f      	movs	r2, #15
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	43db      	mvns	r3, r3
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	4013      	ands	r3, r2
 8002478:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a49      	ldr	r2, [pc, #292]	; (80025a4 <HAL_GPIO_Init+0x2f0>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d019      	beq.n	80024b6 <HAL_GPIO_Init+0x202>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a48      	ldr	r2, [pc, #288]	; (80025a8 <HAL_GPIO_Init+0x2f4>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d013      	beq.n	80024b2 <HAL_GPIO_Init+0x1fe>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a47      	ldr	r2, [pc, #284]	; (80025ac <HAL_GPIO_Init+0x2f8>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d00d      	beq.n	80024ae <HAL_GPIO_Init+0x1fa>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a46      	ldr	r2, [pc, #280]	; (80025b0 <HAL_GPIO_Init+0x2fc>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d007      	beq.n	80024aa <HAL_GPIO_Init+0x1f6>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a45      	ldr	r2, [pc, #276]	; (80025b4 <HAL_GPIO_Init+0x300>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d101      	bne.n	80024a6 <HAL_GPIO_Init+0x1f2>
 80024a2:	2304      	movs	r3, #4
 80024a4:	e008      	b.n	80024b8 <HAL_GPIO_Init+0x204>
 80024a6:	2307      	movs	r3, #7
 80024a8:	e006      	b.n	80024b8 <HAL_GPIO_Init+0x204>
 80024aa:	2303      	movs	r3, #3
 80024ac:	e004      	b.n	80024b8 <HAL_GPIO_Init+0x204>
 80024ae:	2302      	movs	r3, #2
 80024b0:	e002      	b.n	80024b8 <HAL_GPIO_Init+0x204>
 80024b2:	2301      	movs	r3, #1
 80024b4:	e000      	b.n	80024b8 <HAL_GPIO_Init+0x204>
 80024b6:	2300      	movs	r3, #0
 80024b8:	69fa      	ldr	r2, [r7, #28]
 80024ba:	f002 0203 	and.w	r2, r2, #3
 80024be:	0092      	lsls	r2, r2, #2
 80024c0:	4093      	lsls	r3, r2
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024c8:	4935      	ldr	r1, [pc, #212]	; (80025a0 <HAL_GPIO_Init+0x2ec>)
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	089b      	lsrs	r3, r3, #2
 80024ce:	3302      	adds	r3, #2
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024d6:	4b38      	ldr	r3, [pc, #224]	; (80025b8 <HAL_GPIO_Init+0x304>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	43db      	mvns	r3, r3
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	4013      	ands	r3, r2
 80024e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d003      	beq.n	80024fa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024f2:	69ba      	ldr	r2, [r7, #24]
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024fa:	4a2f      	ldr	r2, [pc, #188]	; (80025b8 <HAL_GPIO_Init+0x304>)
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002500:	4b2d      	ldr	r3, [pc, #180]	; (80025b8 <HAL_GPIO_Init+0x304>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	43db      	mvns	r3, r3
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	4013      	ands	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d003      	beq.n	8002524 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	4313      	orrs	r3, r2
 8002522:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002524:	4a24      	ldr	r2, [pc, #144]	; (80025b8 <HAL_GPIO_Init+0x304>)
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800252a:	4b23      	ldr	r3, [pc, #140]	; (80025b8 <HAL_GPIO_Init+0x304>)
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	43db      	mvns	r3, r3
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	4013      	ands	r3, r2
 8002538:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	4313      	orrs	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800254e:	4a1a      	ldr	r2, [pc, #104]	; (80025b8 <HAL_GPIO_Init+0x304>)
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002554:	4b18      	ldr	r3, [pc, #96]	; (80025b8 <HAL_GPIO_Init+0x304>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	43db      	mvns	r3, r3
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	4013      	ands	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d003      	beq.n	8002578 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	4313      	orrs	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002578:	4a0f      	ldr	r2, [pc, #60]	; (80025b8 <HAL_GPIO_Init+0x304>)
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	3301      	adds	r3, #1
 8002582:	61fb      	str	r3, [r7, #28]
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	2b0f      	cmp	r3, #15
 8002588:	f67f aea2 	bls.w	80022d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800258c:	bf00      	nop
 800258e:	bf00      	nop
 8002590:	3724      	adds	r7, #36	; 0x24
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	40023800 	.word	0x40023800
 80025a0:	40013800 	.word	0x40013800
 80025a4:	40020000 	.word	0x40020000
 80025a8:	40020400 	.word	0x40020400
 80025ac:	40020800 	.word	0x40020800
 80025b0:	40020c00 	.word	0x40020c00
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40013c00 	.word	0x40013c00

080025bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	460b      	mov	r3, r1
 80025c6:	807b      	strh	r3, [r7, #2]
 80025c8:	4613      	mov	r3, r2
 80025ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025cc:	787b      	ldrb	r3, [r7, #1]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d003      	beq.n	80025da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025d2:	887a      	ldrh	r2, [r7, #2]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025d8:	e003      	b.n	80025e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025da:	887b      	ldrh	r3, [r7, #2]
 80025dc:	041a      	lsls	r2, r3, #16
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	619a      	str	r2, [r3, #24]
}
 80025e2:	bf00      	nop
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr

080025ee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025ee:	b480      	push	{r7}
 80025f0:	b085      	sub	sp, #20
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
 80025f6:	460b      	mov	r3, r1
 80025f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002600:	887a      	ldrh	r2, [r7, #2]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	4013      	ands	r3, r2
 8002606:	041a      	lsls	r2, r3, #16
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	43d9      	mvns	r1, r3
 800260c:	887b      	ldrh	r3, [r7, #2]
 800260e:	400b      	ands	r3, r1
 8002610:	431a      	orrs	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	619a      	str	r2, [r3, #24]
}
 8002616:	bf00      	nop
 8002618:	3714      	adds	r7, #20
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
	...

08002624 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e267      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	2b00      	cmp	r3, #0
 8002640:	d075      	beq.n	800272e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002642:	4b88      	ldr	r3, [pc, #544]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f003 030c 	and.w	r3, r3, #12
 800264a:	2b04      	cmp	r3, #4
 800264c:	d00c      	beq.n	8002668 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800264e:	4b85      	ldr	r3, [pc, #532]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002656:	2b08      	cmp	r3, #8
 8002658:	d112      	bne.n	8002680 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800265a:	4b82      	ldr	r3, [pc, #520]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002662:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002666:	d10b      	bne.n	8002680 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002668:	4b7e      	ldr	r3, [pc, #504]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d05b      	beq.n	800272c <HAL_RCC_OscConfig+0x108>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d157      	bne.n	800272c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e242      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002688:	d106      	bne.n	8002698 <HAL_RCC_OscConfig+0x74>
 800268a:	4b76      	ldr	r3, [pc, #472]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a75      	ldr	r2, [pc, #468]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 8002690:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002694:	6013      	str	r3, [r2, #0]
 8002696:	e01d      	b.n	80026d4 <HAL_RCC_OscConfig+0xb0>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026a0:	d10c      	bne.n	80026bc <HAL_RCC_OscConfig+0x98>
 80026a2:	4b70      	ldr	r3, [pc, #448]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a6f      	ldr	r2, [pc, #444]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80026a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026ac:	6013      	str	r3, [r2, #0]
 80026ae:	4b6d      	ldr	r3, [pc, #436]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a6c      	ldr	r2, [pc, #432]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80026b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026b8:	6013      	str	r3, [r2, #0]
 80026ba:	e00b      	b.n	80026d4 <HAL_RCC_OscConfig+0xb0>
 80026bc:	4b69      	ldr	r3, [pc, #420]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a68      	ldr	r2, [pc, #416]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80026c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026c6:	6013      	str	r3, [r2, #0]
 80026c8:	4b66      	ldr	r3, [pc, #408]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a65      	ldr	r2, [pc, #404]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80026ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d013      	beq.n	8002704 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026dc:	f7ff fc16 	bl	8001f0c <HAL_GetTick>
 80026e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026e2:	e008      	b.n	80026f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026e4:	f7ff fc12 	bl	8001f0c <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b64      	cmp	r3, #100	; 0x64
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e207      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f6:	4b5b      	ldr	r3, [pc, #364]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d0f0      	beq.n	80026e4 <HAL_RCC_OscConfig+0xc0>
 8002702:	e014      	b.n	800272e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002704:	f7ff fc02 	bl	8001f0c <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800270c:	f7ff fbfe 	bl	8001f0c <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b64      	cmp	r3, #100	; 0x64
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e1f3      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800271e:	4b51      	ldr	r3, [pc, #324]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d1f0      	bne.n	800270c <HAL_RCC_OscConfig+0xe8>
 800272a:	e000      	b.n	800272e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800272c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	2b00      	cmp	r3, #0
 8002738:	d063      	beq.n	8002802 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800273a:	4b4a      	ldr	r3, [pc, #296]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 030c 	and.w	r3, r3, #12
 8002742:	2b00      	cmp	r3, #0
 8002744:	d00b      	beq.n	800275e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002746:	4b47      	ldr	r3, [pc, #284]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800274e:	2b08      	cmp	r3, #8
 8002750:	d11c      	bne.n	800278c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002752:	4b44      	ldr	r3, [pc, #272]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d116      	bne.n	800278c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800275e:	4b41      	ldr	r3, [pc, #260]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d005      	beq.n	8002776 <HAL_RCC_OscConfig+0x152>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d001      	beq.n	8002776 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e1c7      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002776:	4b3b      	ldr	r3, [pc, #236]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	691b      	ldr	r3, [r3, #16]
 8002782:	00db      	lsls	r3, r3, #3
 8002784:	4937      	ldr	r1, [pc, #220]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 8002786:	4313      	orrs	r3, r2
 8002788:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800278a:	e03a      	b.n	8002802 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d020      	beq.n	80027d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002794:	4b34      	ldr	r3, [pc, #208]	; (8002868 <HAL_RCC_OscConfig+0x244>)
 8002796:	2201      	movs	r2, #1
 8002798:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800279a:	f7ff fbb7 	bl	8001f0c <HAL_GetTick>
 800279e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a0:	e008      	b.n	80027b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027a2:	f7ff fbb3 	bl	8001f0c <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d901      	bls.n	80027b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e1a8      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027b4:	4b2b      	ldr	r3, [pc, #172]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0302 	and.w	r3, r3, #2
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d0f0      	beq.n	80027a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027c0:	4b28      	ldr	r3, [pc, #160]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	691b      	ldr	r3, [r3, #16]
 80027cc:	00db      	lsls	r3, r3, #3
 80027ce:	4925      	ldr	r1, [pc, #148]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80027d0:	4313      	orrs	r3, r2
 80027d2:	600b      	str	r3, [r1, #0]
 80027d4:	e015      	b.n	8002802 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027d6:	4b24      	ldr	r3, [pc, #144]	; (8002868 <HAL_RCC_OscConfig+0x244>)
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027dc:	f7ff fb96 	bl	8001f0c <HAL_GetTick>
 80027e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027e2:	e008      	b.n	80027f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027e4:	f7ff fb92 	bl	8001f0c <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e187      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027f6:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d1f0      	bne.n	80027e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0308 	and.w	r3, r3, #8
 800280a:	2b00      	cmp	r3, #0
 800280c:	d036      	beq.n	800287c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d016      	beq.n	8002844 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002816:	4b15      	ldr	r3, [pc, #84]	; (800286c <HAL_RCC_OscConfig+0x248>)
 8002818:	2201      	movs	r2, #1
 800281a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800281c:	f7ff fb76 	bl	8001f0c <HAL_GetTick>
 8002820:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002822:	e008      	b.n	8002836 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002824:	f7ff fb72 	bl	8001f0c <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e167      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002836:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <HAL_RCC_OscConfig+0x240>)
 8002838:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800283a:	f003 0302 	and.w	r3, r3, #2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d0f0      	beq.n	8002824 <HAL_RCC_OscConfig+0x200>
 8002842:	e01b      	b.n	800287c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002844:	4b09      	ldr	r3, [pc, #36]	; (800286c <HAL_RCC_OscConfig+0x248>)
 8002846:	2200      	movs	r2, #0
 8002848:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800284a:	f7ff fb5f 	bl	8001f0c <HAL_GetTick>
 800284e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002850:	e00e      	b.n	8002870 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002852:	f7ff fb5b 	bl	8001f0c <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b02      	cmp	r3, #2
 800285e:	d907      	bls.n	8002870 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e150      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
 8002864:	40023800 	.word	0x40023800
 8002868:	42470000 	.word	0x42470000
 800286c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002870:	4b88      	ldr	r3, [pc, #544]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002872:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1ea      	bne.n	8002852 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0304 	and.w	r3, r3, #4
 8002884:	2b00      	cmp	r3, #0
 8002886:	f000 8097 	beq.w	80029b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800288a:	2300      	movs	r3, #0
 800288c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800288e:	4b81      	ldr	r3, [pc, #516]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d10f      	bne.n	80028ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	60bb      	str	r3, [r7, #8]
 800289e:	4b7d      	ldr	r3, [pc, #500]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	4a7c      	ldr	r2, [pc, #496]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 80028a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028a8:	6413      	str	r3, [r2, #64]	; 0x40
 80028aa:	4b7a      	ldr	r3, [pc, #488]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 80028ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028b2:	60bb      	str	r3, [r7, #8]
 80028b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028b6:	2301      	movs	r3, #1
 80028b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ba:	4b77      	ldr	r3, [pc, #476]	; (8002a98 <HAL_RCC_OscConfig+0x474>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d118      	bne.n	80028f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028c6:	4b74      	ldr	r3, [pc, #464]	; (8002a98 <HAL_RCC_OscConfig+0x474>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a73      	ldr	r2, [pc, #460]	; (8002a98 <HAL_RCC_OscConfig+0x474>)
 80028cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028d2:	f7ff fb1b 	bl	8001f0c <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028da:	f7ff fb17 	bl	8001f0c <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e10c      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ec:	4b6a      	ldr	r3, [pc, #424]	; (8002a98 <HAL_RCC_OscConfig+0x474>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d0f0      	beq.n	80028da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d106      	bne.n	800290e <HAL_RCC_OscConfig+0x2ea>
 8002900:	4b64      	ldr	r3, [pc, #400]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002904:	4a63      	ldr	r2, [pc, #396]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002906:	f043 0301 	orr.w	r3, r3, #1
 800290a:	6713      	str	r3, [r2, #112]	; 0x70
 800290c:	e01c      	b.n	8002948 <HAL_RCC_OscConfig+0x324>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	2b05      	cmp	r3, #5
 8002914:	d10c      	bne.n	8002930 <HAL_RCC_OscConfig+0x30c>
 8002916:	4b5f      	ldr	r3, [pc, #380]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002918:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800291a:	4a5e      	ldr	r2, [pc, #376]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 800291c:	f043 0304 	orr.w	r3, r3, #4
 8002920:	6713      	str	r3, [r2, #112]	; 0x70
 8002922:	4b5c      	ldr	r3, [pc, #368]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002926:	4a5b      	ldr	r2, [pc, #364]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002928:	f043 0301 	orr.w	r3, r3, #1
 800292c:	6713      	str	r3, [r2, #112]	; 0x70
 800292e:	e00b      	b.n	8002948 <HAL_RCC_OscConfig+0x324>
 8002930:	4b58      	ldr	r3, [pc, #352]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002932:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002934:	4a57      	ldr	r2, [pc, #348]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002936:	f023 0301 	bic.w	r3, r3, #1
 800293a:	6713      	str	r3, [r2, #112]	; 0x70
 800293c:	4b55      	ldr	r3, [pc, #340]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 800293e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002940:	4a54      	ldr	r2, [pc, #336]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002942:	f023 0304 	bic.w	r3, r3, #4
 8002946:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d015      	beq.n	800297c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002950:	f7ff fadc 	bl	8001f0c <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002956:	e00a      	b.n	800296e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002958:	f7ff fad8 	bl	8001f0c <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	f241 3288 	movw	r2, #5000	; 0x1388
 8002966:	4293      	cmp	r3, r2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e0cb      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800296e:	4b49      	ldr	r3, [pc, #292]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d0ee      	beq.n	8002958 <HAL_RCC_OscConfig+0x334>
 800297a:	e014      	b.n	80029a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800297c:	f7ff fac6 	bl	8001f0c <HAL_GetTick>
 8002980:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002982:	e00a      	b.n	800299a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002984:	f7ff fac2 	bl	8001f0c <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002992:	4293      	cmp	r3, r2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e0b5      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800299a:	4b3e      	ldr	r3, [pc, #248]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 800299c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d1ee      	bne.n	8002984 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029a6:	7dfb      	ldrb	r3, [r7, #23]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d105      	bne.n	80029b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029ac:	4b39      	ldr	r3, [pc, #228]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 80029ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b0:	4a38      	ldr	r2, [pc, #224]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 80029b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029b6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	f000 80a1 	beq.w	8002b04 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029c2:	4b34      	ldr	r3, [pc, #208]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f003 030c 	and.w	r3, r3, #12
 80029ca:	2b08      	cmp	r3, #8
 80029cc:	d05c      	beq.n	8002a88 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	699b      	ldr	r3, [r3, #24]
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d141      	bne.n	8002a5a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029d6:	4b31      	ldr	r3, [pc, #196]	; (8002a9c <HAL_RCC_OscConfig+0x478>)
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029dc:	f7ff fa96 	bl	8001f0c <HAL_GetTick>
 80029e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029e2:	e008      	b.n	80029f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029e4:	f7ff fa92 	bl	8001f0c <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d901      	bls.n	80029f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e087      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029f6:	4b27      	ldr	r3, [pc, #156]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1f0      	bne.n	80029e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69da      	ldr	r2, [r3, #28]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a1b      	ldr	r3, [r3, #32]
 8002a0a:	431a      	orrs	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a10:	019b      	lsls	r3, r3, #6
 8002a12:	431a      	orrs	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a18:	085b      	lsrs	r3, r3, #1
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	041b      	lsls	r3, r3, #16
 8002a1e:	431a      	orrs	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a24:	061b      	lsls	r3, r3, #24
 8002a26:	491b      	ldr	r1, [pc, #108]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a2c:	4b1b      	ldr	r3, [pc, #108]	; (8002a9c <HAL_RCC_OscConfig+0x478>)
 8002a2e:	2201      	movs	r2, #1
 8002a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a32:	f7ff fa6b 	bl	8001f0c <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a3a:	f7ff fa67 	bl	8001f0c <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e05c      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a4c:	4b11      	ldr	r3, [pc, #68]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d0f0      	beq.n	8002a3a <HAL_RCC_OscConfig+0x416>
 8002a58:	e054      	b.n	8002b04 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a5a:	4b10      	ldr	r3, [pc, #64]	; (8002a9c <HAL_RCC_OscConfig+0x478>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a60:	f7ff fa54 	bl	8001f0c <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a68:	f7ff fa50 	bl	8001f0c <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e045      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a7a:	4b06      	ldr	r3, [pc, #24]	; (8002a94 <HAL_RCC_OscConfig+0x470>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1f0      	bne.n	8002a68 <HAL_RCC_OscConfig+0x444>
 8002a86:	e03d      	b.n	8002b04 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d107      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e038      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
 8002a94:	40023800 	.word	0x40023800
 8002a98:	40007000 	.word	0x40007000
 8002a9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002aa0:	4b1b      	ldr	r3, [pc, #108]	; (8002b10 <HAL_RCC_OscConfig+0x4ec>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d028      	beq.n	8002b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d121      	bne.n	8002b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d11a      	bne.n	8002b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002aca:	68fa      	ldr	r2, [r7, #12]
 8002acc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ad6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d111      	bne.n	8002b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae6:	085b      	lsrs	r3, r3, #1
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d107      	bne.n	8002b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d001      	beq.n	8002b04 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e000      	b.n	8002b06 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3718      	adds	r7, #24
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	40023800 	.word	0x40023800

08002b14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d101      	bne.n	8002b28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e0cc      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b28:	4b68      	ldr	r3, [pc, #416]	; (8002ccc <HAL_RCC_ClockConfig+0x1b8>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0307 	and.w	r3, r3, #7
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d90c      	bls.n	8002b50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b36:	4b65      	ldr	r3, [pc, #404]	; (8002ccc <HAL_RCC_ClockConfig+0x1b8>)
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3e:	4b63      	ldr	r3, [pc, #396]	; (8002ccc <HAL_RCC_ClockConfig+0x1b8>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0307 	and.w	r3, r3, #7
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d001      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e0b8      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d020      	beq.n	8002b9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d005      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b68:	4b59      	ldr	r3, [pc, #356]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	4a58      	ldr	r2, [pc, #352]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b6e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b72:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b80:	4b53      	ldr	r3, [pc, #332]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	4a52      	ldr	r2, [pc, #328]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b86:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b8a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b8c:	4b50      	ldr	r3, [pc, #320]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	494d      	ldr	r1, [pc, #308]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d044      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d107      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb2:	4b47      	ldr	r3, [pc, #284]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d119      	bne.n	8002bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e07f      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d003      	beq.n	8002bd2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bce:	2b03      	cmp	r3, #3
 8002bd0:	d107      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bd2:	4b3f      	ldr	r3, [pc, #252]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d109      	bne.n	8002bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e06f      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002be2:	4b3b      	ldr	r3, [pc, #236]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0302 	and.w	r3, r3, #2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e067      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bf2:	4b37      	ldr	r3, [pc, #220]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f023 0203 	bic.w	r2, r3, #3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	4934      	ldr	r1, [pc, #208]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c04:	f7ff f982 	bl	8001f0c <HAL_GetTick>
 8002c08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c0a:	e00a      	b.n	8002c22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c0c:	f7ff f97e 	bl	8001f0c <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e04f      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c22:	4b2b      	ldr	r3, [pc, #172]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 020c 	and.w	r2, r3, #12
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d1eb      	bne.n	8002c0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c34:	4b25      	ldr	r3, [pc, #148]	; (8002ccc <HAL_RCC_ClockConfig+0x1b8>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0307 	and.w	r3, r3, #7
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d20c      	bcs.n	8002c5c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c42:	4b22      	ldr	r3, [pc, #136]	; (8002ccc <HAL_RCC_ClockConfig+0x1b8>)
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	b2d2      	uxtb	r2, r2
 8002c48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c4a:	4b20      	ldr	r3, [pc, #128]	; (8002ccc <HAL_RCC_ClockConfig+0x1b8>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0307 	and.w	r3, r3, #7
 8002c52:	683a      	ldr	r2, [r7, #0]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d001      	beq.n	8002c5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e032      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0304 	and.w	r3, r3, #4
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d008      	beq.n	8002c7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c68:	4b19      	ldr	r3, [pc, #100]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	4916      	ldr	r1, [pc, #88]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0308 	and.w	r3, r3, #8
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d009      	beq.n	8002c9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c86:	4b12      	ldr	r3, [pc, #72]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	00db      	lsls	r3, r3, #3
 8002c94:	490e      	ldr	r1, [pc, #56]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c9a:	f000 f821 	bl	8002ce0 <HAL_RCC_GetSysClockFreq>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	4b0b      	ldr	r3, [pc, #44]	; (8002cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	091b      	lsrs	r3, r3, #4
 8002ca6:	f003 030f 	and.w	r3, r3, #15
 8002caa:	490a      	ldr	r1, [pc, #40]	; (8002cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8002cac:	5ccb      	ldrb	r3, [r1, r3]
 8002cae:	fa22 f303 	lsr.w	r3, r2, r3
 8002cb2:	4a09      	ldr	r2, [pc, #36]	; (8002cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8002cb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002cb6:	4b09      	ldr	r3, [pc, #36]	; (8002cdc <HAL_RCC_ClockConfig+0x1c8>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff f8e2 	bl	8001e84 <HAL_InitTick>

  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40023c00 	.word	0x40023c00
 8002cd0:	40023800 	.word	0x40023800
 8002cd4:	08007ae4 	.word	0x08007ae4
 8002cd8:	20000004 	.word	0x20000004
 8002cdc:	20000008 	.word	0x20000008

08002ce0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ce4:	b094      	sub	sp, #80	; 0x50
 8002ce6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	647b      	str	r3, [r7, #68]	; 0x44
 8002cec:	2300      	movs	r3, #0
 8002cee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cf8:	4b79      	ldr	r3, [pc, #484]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f003 030c 	and.w	r3, r3, #12
 8002d00:	2b08      	cmp	r3, #8
 8002d02:	d00d      	beq.n	8002d20 <HAL_RCC_GetSysClockFreq+0x40>
 8002d04:	2b08      	cmp	r3, #8
 8002d06:	f200 80e1 	bhi.w	8002ecc <HAL_RCC_GetSysClockFreq+0x1ec>
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d002      	beq.n	8002d14 <HAL_RCC_GetSysClockFreq+0x34>
 8002d0e:	2b04      	cmp	r3, #4
 8002d10:	d003      	beq.n	8002d1a <HAL_RCC_GetSysClockFreq+0x3a>
 8002d12:	e0db      	b.n	8002ecc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d14:	4b73      	ldr	r3, [pc, #460]	; (8002ee4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d16:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002d18:	e0db      	b.n	8002ed2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d1a:	4b73      	ldr	r3, [pc, #460]	; (8002ee8 <HAL_RCC_GetSysClockFreq+0x208>)
 8002d1c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002d1e:	e0d8      	b.n	8002ed2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d20:	4b6f      	ldr	r3, [pc, #444]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d28:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d2a:	4b6d      	ldr	r3, [pc, #436]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d063      	beq.n	8002dfe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d36:	4b6a      	ldr	r3, [pc, #424]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	099b      	lsrs	r3, r3, #6
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d40:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d48:	633b      	str	r3, [r7, #48]	; 0x30
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	637b      	str	r3, [r7, #52]	; 0x34
 8002d4e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002d52:	4622      	mov	r2, r4
 8002d54:	462b      	mov	r3, r5
 8002d56:	f04f 0000 	mov.w	r0, #0
 8002d5a:	f04f 0100 	mov.w	r1, #0
 8002d5e:	0159      	lsls	r1, r3, #5
 8002d60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d64:	0150      	lsls	r0, r2, #5
 8002d66:	4602      	mov	r2, r0
 8002d68:	460b      	mov	r3, r1
 8002d6a:	4621      	mov	r1, r4
 8002d6c:	1a51      	subs	r1, r2, r1
 8002d6e:	6139      	str	r1, [r7, #16]
 8002d70:	4629      	mov	r1, r5
 8002d72:	eb63 0301 	sbc.w	r3, r3, r1
 8002d76:	617b      	str	r3, [r7, #20]
 8002d78:	f04f 0200 	mov.w	r2, #0
 8002d7c:	f04f 0300 	mov.w	r3, #0
 8002d80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d84:	4659      	mov	r1, fp
 8002d86:	018b      	lsls	r3, r1, #6
 8002d88:	4651      	mov	r1, sl
 8002d8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d8e:	4651      	mov	r1, sl
 8002d90:	018a      	lsls	r2, r1, #6
 8002d92:	4651      	mov	r1, sl
 8002d94:	ebb2 0801 	subs.w	r8, r2, r1
 8002d98:	4659      	mov	r1, fp
 8002d9a:	eb63 0901 	sbc.w	r9, r3, r1
 8002d9e:	f04f 0200 	mov.w	r2, #0
 8002da2:	f04f 0300 	mov.w	r3, #0
 8002da6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002daa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002db2:	4690      	mov	r8, r2
 8002db4:	4699      	mov	r9, r3
 8002db6:	4623      	mov	r3, r4
 8002db8:	eb18 0303 	adds.w	r3, r8, r3
 8002dbc:	60bb      	str	r3, [r7, #8]
 8002dbe:	462b      	mov	r3, r5
 8002dc0:	eb49 0303 	adc.w	r3, r9, r3
 8002dc4:	60fb      	str	r3, [r7, #12]
 8002dc6:	f04f 0200 	mov.w	r2, #0
 8002dca:	f04f 0300 	mov.w	r3, #0
 8002dce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002dd2:	4629      	mov	r1, r5
 8002dd4:	024b      	lsls	r3, r1, #9
 8002dd6:	4621      	mov	r1, r4
 8002dd8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ddc:	4621      	mov	r1, r4
 8002dde:	024a      	lsls	r2, r1, #9
 8002de0:	4610      	mov	r0, r2
 8002de2:	4619      	mov	r1, r3
 8002de4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002de6:	2200      	movs	r2, #0
 8002de8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002dea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002dec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002df0:	f7fd fee2 	bl	8000bb8 <__aeabi_uldivmod>
 8002df4:	4602      	mov	r2, r0
 8002df6:	460b      	mov	r3, r1
 8002df8:	4613      	mov	r3, r2
 8002dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002dfc:	e058      	b.n	8002eb0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dfe:	4b38      	ldr	r3, [pc, #224]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	099b      	lsrs	r3, r3, #6
 8002e04:	2200      	movs	r2, #0
 8002e06:	4618      	mov	r0, r3
 8002e08:	4611      	mov	r1, r2
 8002e0a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e0e:	623b      	str	r3, [r7, #32]
 8002e10:	2300      	movs	r3, #0
 8002e12:	627b      	str	r3, [r7, #36]	; 0x24
 8002e14:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e18:	4642      	mov	r2, r8
 8002e1a:	464b      	mov	r3, r9
 8002e1c:	f04f 0000 	mov.w	r0, #0
 8002e20:	f04f 0100 	mov.w	r1, #0
 8002e24:	0159      	lsls	r1, r3, #5
 8002e26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e2a:	0150      	lsls	r0, r2, #5
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	460b      	mov	r3, r1
 8002e30:	4641      	mov	r1, r8
 8002e32:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e36:	4649      	mov	r1, r9
 8002e38:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e3c:	f04f 0200 	mov.w	r2, #0
 8002e40:	f04f 0300 	mov.w	r3, #0
 8002e44:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e48:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e4c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e50:	ebb2 040a 	subs.w	r4, r2, sl
 8002e54:	eb63 050b 	sbc.w	r5, r3, fp
 8002e58:	f04f 0200 	mov.w	r2, #0
 8002e5c:	f04f 0300 	mov.w	r3, #0
 8002e60:	00eb      	lsls	r3, r5, #3
 8002e62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e66:	00e2      	lsls	r2, r4, #3
 8002e68:	4614      	mov	r4, r2
 8002e6a:	461d      	mov	r5, r3
 8002e6c:	4643      	mov	r3, r8
 8002e6e:	18e3      	adds	r3, r4, r3
 8002e70:	603b      	str	r3, [r7, #0]
 8002e72:	464b      	mov	r3, r9
 8002e74:	eb45 0303 	adc.w	r3, r5, r3
 8002e78:	607b      	str	r3, [r7, #4]
 8002e7a:	f04f 0200 	mov.w	r2, #0
 8002e7e:	f04f 0300 	mov.w	r3, #0
 8002e82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e86:	4629      	mov	r1, r5
 8002e88:	028b      	lsls	r3, r1, #10
 8002e8a:	4621      	mov	r1, r4
 8002e8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e90:	4621      	mov	r1, r4
 8002e92:	028a      	lsls	r2, r1, #10
 8002e94:	4610      	mov	r0, r2
 8002e96:	4619      	mov	r1, r3
 8002e98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	61bb      	str	r3, [r7, #24]
 8002e9e:	61fa      	str	r2, [r7, #28]
 8002ea0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ea4:	f7fd fe88 	bl	8000bb8 <__aeabi_uldivmod>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	460b      	mov	r3, r1
 8002eac:	4613      	mov	r3, r2
 8002eae:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002eb0:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	0c1b      	lsrs	r3, r3, #16
 8002eb6:	f003 0303 	and.w	r3, r3, #3
 8002eba:	3301      	adds	r3, #1
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002ec0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ec2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002eca:	e002      	b.n	8002ed2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ecc:	4b05      	ldr	r3, [pc, #20]	; (8002ee4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ece:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ed0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ed2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3750      	adds	r7, #80	; 0x50
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ede:	bf00      	nop
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	00f42400 	.word	0x00f42400
 8002ee8:	007a1200 	.word	0x007a1200

08002eec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ef0:	4b03      	ldr	r3, [pc, #12]	; (8002f00 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	20000004 	.word	0x20000004

08002f04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002f08:	f7ff fff0 	bl	8002eec <HAL_RCC_GetHCLKFreq>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	4b05      	ldr	r3, [pc, #20]	; (8002f24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	0a9b      	lsrs	r3, r3, #10
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	4903      	ldr	r1, [pc, #12]	; (8002f28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f1a:	5ccb      	ldrb	r3, [r1, r3]
 8002f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	40023800 	.word	0x40023800
 8002f28:	08007af4 	.word	0x08007af4

08002f2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002f30:	f7ff ffdc 	bl	8002eec <HAL_RCC_GetHCLKFreq>
 8002f34:	4602      	mov	r2, r0
 8002f36:	4b05      	ldr	r3, [pc, #20]	; (8002f4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	0b5b      	lsrs	r3, r3, #13
 8002f3c:	f003 0307 	and.w	r3, r3, #7
 8002f40:	4903      	ldr	r1, [pc, #12]	; (8002f50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f42:	5ccb      	ldrb	r3, [r1, r3]
 8002f44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40023800 	.word	0x40023800
 8002f50:	08007af4 	.word	0x08007af4

08002f54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e07b      	b.n	800305e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d108      	bne.n	8002f80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f76:	d009      	beq.n	8002f8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	61da      	str	r2, [r3, #28]
 8002f7e:	e005      	b.n	8002f8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d106      	bne.n	8002fac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f7fe fd4a 	bl	8001a40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2202      	movs	r2, #2
 8002fb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fc2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002fd4:	431a      	orrs	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fde:	431a      	orrs	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	f003 0302 	and.w	r3, r3, #2
 8002fe8:	431a      	orrs	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	69db      	ldr	r3, [r3, #28]
 8003002:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6a1b      	ldr	r3, [r3, #32]
 800300c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003010:	ea42 0103 	orr.w	r1, r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003018:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	430a      	orrs	r2, r1
 8003022:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	699b      	ldr	r3, [r3, #24]
 8003028:	0c1b      	lsrs	r3, r3, #16
 800302a:	f003 0104 	and.w	r1, r3, #4
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003032:	f003 0210 	and.w	r2, r3, #16
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	430a      	orrs	r2, r1
 800303c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	69da      	ldr	r2, [r3, #28]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800304c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
	...

08003068 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003068:	b480      	push	{r7}
 800306a:	b087      	sub	sp, #28
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	4613      	mov	r3, r2
 8003074:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003076:	2300      	movs	r3, #0
 8003078:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003080:	2b01      	cmp	r3, #1
 8003082:	d101      	bne.n	8003088 <HAL_SPI_Transmit_IT+0x20>
 8003084:	2302      	movs	r3, #2
 8003086:	e06f      	b.n	8003168 <HAL_SPI_Transmit_IT+0x100>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <HAL_SPI_Transmit_IT+0x34>
 8003096:	88fb      	ldrh	r3, [r7, #6]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d102      	bne.n	80030a2 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	75fb      	strb	r3, [r7, #23]
    goto error;
 80030a0:	e05d      	b.n	800315e <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d002      	beq.n	80030b4 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 80030ae:	2302      	movs	r3, #2
 80030b0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80030b2:	e054      	b.n	800315e <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2203      	movs	r2, #3
 80030b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	88fa      	ldrh	r2, [r7, #6]
 80030cc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	88fa      	ldrh	r2, [r7, #6]
 80030d2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2200      	movs	r2, #0
 80030d8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d003      	beq.n	80030fc <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4a1f      	ldr	r2, [pc, #124]	; (8003174 <HAL_SPI_Transmit_IT+0x10c>)
 80030f8:	645a      	str	r2, [r3, #68]	; 0x44
 80030fa:	e002      	b.n	8003102 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	4a1e      	ldr	r2, [pc, #120]	; (8003178 <HAL_SPI_Transmit_IT+0x110>)
 8003100:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800310a:	d10f      	bne.n	800312c <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800311a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800312a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800313a:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003146:	2b40      	cmp	r3, #64	; 0x40
 8003148:	d008      	beq.n	800315c <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	e000      	b.n	800315e <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 800315c:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003166:	7dfb      	ldrb	r3, [r7, #23]
}
 8003168:	4618      	mov	r0, r3
 800316a:	371c      	adds	r7, #28
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr
 8003174:	08003871 	.word	0x08003871
 8003178:	0800382b 	.word	0x0800382b

0800317c <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	4613      	mov	r3, r2
 8003188:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800318a:	2300      	movs	r3, #0
 800318c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d110      	bne.n	80031b8 <HAL_SPI_Receive_IT+0x3c>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800319e:	d10b      	bne.n	80031b8 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2204      	movs	r2, #4
 80031a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80031a8:	88fb      	ldrh	r3, [r7, #6]
 80031aa:	68ba      	ldr	r2, [r7, #8]
 80031ac:	68b9      	ldr	r1, [r7, #8]
 80031ae:	68f8      	ldr	r0, [r7, #12]
 80031b0:	f000 f882 	bl	80032b8 <HAL_SPI_TransmitReceive_IT>
 80031b4:	4603      	mov	r3, r0
 80031b6:	e076      	b.n	80032a6 <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d101      	bne.n	80031c6 <HAL_SPI_Receive_IT+0x4a>
 80031c2:	2302      	movs	r3, #2
 80031c4:	e06f      	b.n	80032a6 <HAL_SPI_Receive_IT+0x12a>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d002      	beq.n	80031e0 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 80031da:	2302      	movs	r3, #2
 80031dc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80031de:	e05d      	b.n	800329c <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d002      	beq.n	80031ec <HAL_SPI_Receive_IT+0x70>
 80031e6:	88fb      	ldrh	r3, [r7, #6]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d102      	bne.n	80031f2 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	75fb      	strb	r3, [r7, #23]
    goto error;
 80031f0:	e054      	b.n	800329c <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2204      	movs	r2, #4
 80031f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	68ba      	ldr	r2, [r7, #8]
 8003204:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	88fa      	ldrh	r2, [r7, #6]
 800320a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	88fa      	ldrh	r2, [r7, #6]
 8003210:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2200      	movs	r2, #0
 8003216:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2200      	movs	r2, #0
 800321c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2200      	movs	r2, #0
 8003222:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d003      	beq.n	800323a <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	4a1e      	ldr	r2, [pc, #120]	; (80032b0 <HAL_SPI_Receive_IT+0x134>)
 8003236:	641a      	str	r2, [r3, #64]	; 0x40
 8003238:	e002      	b.n	8003240 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	4a1d      	ldr	r2, [pc, #116]	; (80032b4 <HAL_SPI_Receive_IT+0x138>)
 800323e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003248:	d10f      	bne.n	800326a <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003258:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003268:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	685a      	ldr	r2, [r3, #4]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8003278:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003284:	2b40      	cmp	r3, #64	; 0x40
 8003286:	d008      	beq.n	800329a <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	e000      	b.n	800329c <HAL_SPI_Receive_IT+0x120>
  }

error :
 800329a:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80032a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3718      	adds	r7, #24
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	080037e5 	.word	0x080037e5
 80032b4:	0800379b 	.word	0x0800379b

080032b8 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b087      	sub	sp, #28
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	607a      	str	r2, [r7, #4]
 80032c4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80032c6:	2300      	movs	r3, #0
 80032c8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d101      	bne.n	80032d8 <HAL_SPI_TransmitReceive_IT+0x20>
 80032d4:	2302      	movs	r3, #2
 80032d6:	e075      	b.n	80033c4 <HAL_SPI_TransmitReceive_IT+0x10c>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032e6:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80032ee:	7dbb      	ldrb	r3, [r7, #22]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d00d      	beq.n	8003310 <HAL_SPI_TransmitReceive_IT+0x58>
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032fa:	d106      	bne.n	800330a <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d102      	bne.n	800330a <HAL_SPI_TransmitReceive_IT+0x52>
 8003304:	7dbb      	ldrb	r3, [r7, #22]
 8003306:	2b04      	cmp	r3, #4
 8003308:	d002      	beq.n	8003310 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800330a:	2302      	movs	r3, #2
 800330c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800330e:	e054      	b.n	80033ba <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d005      	beq.n	8003322 <HAL_SPI_TransmitReceive_IT+0x6a>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d002      	beq.n	8003322 <HAL_SPI_TransmitReceive_IT+0x6a>
 800331c:	887b      	ldrh	r3, [r7, #2]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d102      	bne.n	8003328 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003326:	e048      	b.n	80033ba <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b04      	cmp	r3, #4
 8003332:	d003      	beq.n	800333c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2205      	movs	r2, #5
 8003338:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	887a      	ldrh	r2, [r7, #2]
 800334c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	887a      	ldrh	r2, [r7, #2]
 8003352:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	887a      	ldrh	r2, [r7, #2]
 800335e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	887a      	ldrh	r2, [r7, #2]
 8003364:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d006      	beq.n	800337c <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	4a17      	ldr	r2, [pc, #92]	; (80033d0 <HAL_SPI_TransmitReceive_IT+0x118>)
 8003372:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4a17      	ldr	r2, [pc, #92]	; (80033d4 <HAL_SPI_TransmitReceive_IT+0x11c>)
 8003378:	645a      	str	r2, [r3, #68]	; 0x44
 800337a:	e005      	b.n	8003388 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	4a16      	ldr	r2, [pc, #88]	; (80033d8 <HAL_SPI_TransmitReceive_IT+0x120>)
 8003380:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	4a15      	ldr	r2, [pc, #84]	; (80033dc <HAL_SPI_TransmitReceive_IT+0x124>)
 8003386:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	685a      	ldr	r2, [r3, #4]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8003396:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033a2:	2b40      	cmp	r3, #64	; 0x40
 80033a4:	d008      	beq.n	80033b8 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033b4:	601a      	str	r2, [r3, #0]
 80033b6:	e000      	b.n	80033ba <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 80033b8:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80033c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	371c      	adds	r7, #28
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	080036dd 	.word	0x080036dd
 80033d4:	0800373d 	.word	0x0800373d
 80033d8:	08003619 	.word	0x08003619
 80033dc:	0800367d 	.word	0x0800367d

080033e0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b088      	sub	sp, #32
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d10e      	bne.n	8003420 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003402:	69bb      	ldr	r3, [r7, #24]
 8003404:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003408:	2b00      	cmp	r3, #0
 800340a:	d009      	beq.n	8003420 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003412:	2b00      	cmp	r3, #0
 8003414:	d004      	beq.n	8003420 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	4798      	blx	r3
    return;
 800341e:	e0ce      	b.n	80035be <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b00      	cmp	r3, #0
 8003428:	d009      	beq.n	800343e <HAL_SPI_IRQHandler+0x5e>
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003430:	2b00      	cmp	r3, #0
 8003432:	d004      	beq.n	800343e <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	4798      	blx	r3
    return;
 800343c:	e0bf      	b.n	80035be <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	f003 0320 	and.w	r3, r3, #32
 8003444:	2b00      	cmp	r3, #0
 8003446:	d10a      	bne.n	800345e <HAL_SPI_IRQHandler+0x7e>
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800344e:	2b00      	cmp	r3, #0
 8003450:	d105      	bne.n	800345e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 80b0 	beq.w	80035be <HAL_SPI_IRQHandler+0x1de>
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	f003 0320 	and.w	r3, r3, #32
 8003464:	2b00      	cmp	r3, #0
 8003466:	f000 80aa 	beq.w	80035be <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003470:	2b00      	cmp	r3, #0
 8003472:	d023      	beq.n	80034bc <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b03      	cmp	r3, #3
 800347e:	d011      	beq.n	80034a4 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003484:	f043 0204 	orr.w	r2, r3, #4
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800348c:	2300      	movs	r3, #0
 800348e:	617b      	str	r3, [r7, #20]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	617b      	str	r3, [r7, #20]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	617b      	str	r3, [r7, #20]
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	e00b      	b.n	80034bc <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034a4:	2300      	movs	r3, #0
 80034a6:	613b      	str	r3, [r7, #16]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	613b      	str	r3, [r7, #16]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	613b      	str	r3, [r7, #16]
 80034b8:	693b      	ldr	r3, [r7, #16]
        return;
 80034ba:	e080      	b.n	80035be <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	f003 0320 	and.w	r3, r3, #32
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d014      	beq.n	80034f0 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ca:	f043 0201 	orr.w	r2, r3, #1
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80034d2:	2300      	movs	r3, #0
 80034d4:	60fb      	str	r3, [r7, #12]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	60fb      	str	r3, [r7, #12]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034ec:	601a      	str	r2, [r3, #0]
 80034ee:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00c      	beq.n	8003514 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034fe:	f043 0208 	orr.w	r2, r3, #8
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003506:	2300      	movs	r3, #0
 8003508:	60bb      	str	r3, [r7, #8]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	60bb      	str	r3, [r7, #8]
 8003512:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003518:	2b00      	cmp	r3, #0
 800351a:	d04f      	beq.n	80035bc <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	685a      	ldr	r2, [r3, #4]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800352a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d104      	bne.n	8003548 <HAL_SPI_IRQHandler+0x168>
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	f003 0301 	and.w	r3, r3, #1
 8003544:	2b00      	cmp	r3, #0
 8003546:	d034      	beq.n	80035b2 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f022 0203 	bic.w	r2, r2, #3
 8003556:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800355c:	2b00      	cmp	r3, #0
 800355e:	d011      	beq.n	8003584 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003564:	4a17      	ldr	r2, [pc, #92]	; (80035c4 <HAL_SPI_IRQHandler+0x1e4>)
 8003566:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800356c:	4618      	mov	r0, r3
 800356e:	f7fe fe7e 	bl	800226e <HAL_DMA_Abort_IT>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d005      	beq.n	8003584 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800357c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003588:	2b00      	cmp	r3, #0
 800358a:	d016      	beq.n	80035ba <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003590:	4a0c      	ldr	r2, [pc, #48]	; (80035c4 <HAL_SPI_IRQHandler+0x1e4>)
 8003592:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003598:	4618      	mov	r0, r3
 800359a:	f7fe fe68 	bl	800226e <HAL_DMA_Abort_IT>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00a      	beq.n	80035ba <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80035b0:	e003      	b.n	80035ba <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 f812 	bl	80035dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80035b8:	e000      	b.n	80035bc <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80035ba:	bf00      	nop
    return;
 80035bc:	bf00      	nop
  }
}
 80035be:	3720      	adds	r7, #32
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	080035f1 	.word	0x080035f1

080035c8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035fc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2200      	movs	r2, #0
 8003602:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2200      	movs	r2, #0
 8003608:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	f7ff ffe6 	bl	80035dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003610:	bf00      	nop
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f103 020c 	add.w	r2, r3, #12
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800362c:	7812      	ldrb	r2, [r2, #0]
 800362e:	b2d2      	uxtb	r2, r2
 8003630:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003636:	1c5a      	adds	r2, r3, #1
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003640:	b29b      	uxth	r3, r3
 8003642:	3b01      	subs	r3, #1
 8003644:	b29a      	uxth	r2, r3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800364e:	b29b      	uxth	r3, r3
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10f      	bne.n	8003674 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003662:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003668:	b29b      	uxth	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d102      	bne.n	8003674 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 fa50 	bl	8003b14 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003674:	bf00      	nop
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	330c      	adds	r3, #12
 800368e:	7812      	ldrb	r2, [r2, #0]
 8003690:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003696:	1c5a      	adds	r2, r3, #1
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	3b01      	subs	r3, #1
 80036a4:	b29a      	uxth	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d10f      	bne.n	80036d4 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	685a      	ldr	r2, [r3, #4]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036c2:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d102      	bne.n	80036d4 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 fa20 	bl	8003b14 <SPI_CloseRxTx_ISR>
    }
  }
}
 80036d4:	bf00      	nop
 80036d6:	3708      	adds	r7, #8
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ee:	b292      	uxth	r2, r2
 80036f0:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f6:	1c9a      	adds	r2, r3, #2
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003700:	b29b      	uxth	r3, r3
 8003702:	3b01      	subs	r3, #1
 8003704:	b29a      	uxth	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800370e:	b29b      	uxth	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	d10f      	bne.n	8003734 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	685a      	ldr	r2, [r3, #4]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003722:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003728:	b29b      	uxth	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d102      	bne.n	8003734 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 f9f0 	bl	8003b14 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003734:	bf00      	nop
 8003736:	3708      	adds	r7, #8
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003748:	881a      	ldrh	r2, [r3, #0]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003754:	1c9a      	adds	r2, r3, #2
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800375e:	b29b      	uxth	r3, r3
 8003760:	3b01      	subs	r3, #1
 8003762:	b29a      	uxth	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800376c:	b29b      	uxth	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d10f      	bne.n	8003792 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	685a      	ldr	r2, [r3, #4]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003780:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003786:	b29b      	uxth	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	d102      	bne.n	8003792 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f000 f9c1 	bl	8003b14 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003792:	bf00      	nop
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b082      	sub	sp, #8
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f103 020c 	add.w	r2, r3, #12
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ae:	7812      	ldrb	r2, [r2, #0]
 80037b0:	b2d2      	uxtb	r2, r2
 80037b2:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b8:	1c5a      	adds	r2, r3, #1
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	3b01      	subs	r3, #1
 80037c6:	b29a      	uxth	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d102      	bne.n	80037dc <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 fa10 	bl	8003bfc <SPI_CloseRx_ISR>
  }
}
 80037dc:	bf00      	nop
 80037de:	3708      	adds	r7, #8
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f6:	b292      	uxth	r2, r2
 80037f8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037fe:	1c9a      	adds	r2, r3, #2
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003808:	b29b      	uxth	r3, r3
 800380a:	3b01      	subs	r3, #1
 800380c:	b29a      	uxth	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003816:	b29b      	uxth	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	d102      	bne.n	8003822 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f000 f9ed 	bl	8003bfc <SPI_CloseRx_ISR>
  }
}
 8003822:	bf00      	nop
 8003824:	3708      	adds	r7, #8
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800382a:	b580      	push	{r7, lr}
 800382c:	b082      	sub	sp, #8
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	330c      	adds	r3, #12
 800383c:	7812      	ldrb	r2, [r2, #0]
 800383e:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003844:	1c5a      	adds	r2, r3, #1
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800384e:	b29b      	uxth	r3, r3
 8003850:	3b01      	subs	r3, #1
 8003852:	b29a      	uxth	r2, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800385c:	b29b      	uxth	r3, r3
 800385e:	2b00      	cmp	r3, #0
 8003860:	d102      	bne.n	8003868 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f000 fa0a 	bl	8003c7c <SPI_CloseTx_ISR>
  }
}
 8003868:	bf00      	nop
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387c:	881a      	ldrh	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003888:	1c9a      	adds	r2, r3, #2
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003892:	b29b      	uxth	r3, r3
 8003894:	3b01      	subs	r3, #1
 8003896:	b29a      	uxth	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d102      	bne.n	80038ac <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f9e8 	bl	8003c7c <SPI_CloseTx_ISR>
  }
}
 80038ac:	bf00      	nop
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b088      	sub	sp, #32
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	603b      	str	r3, [r7, #0]
 80038c0:	4613      	mov	r3, r2
 80038c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80038c4:	f7fe fb22 	bl	8001f0c <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038cc:	1a9b      	subs	r3, r3, r2
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	4413      	add	r3, r2
 80038d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80038d4:	f7fe fb1a 	bl	8001f0c <HAL_GetTick>
 80038d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80038da:	4b39      	ldr	r3, [pc, #228]	; (80039c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	015b      	lsls	r3, r3, #5
 80038e0:	0d1b      	lsrs	r3, r3, #20
 80038e2:	69fa      	ldr	r2, [r7, #28]
 80038e4:	fb02 f303 	mul.w	r3, r2, r3
 80038e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038ea:	e054      	b.n	8003996 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038f2:	d050      	beq.n	8003996 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038f4:	f7fe fb0a 	bl	8001f0c <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	69bb      	ldr	r3, [r7, #24]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	69fa      	ldr	r2, [r7, #28]
 8003900:	429a      	cmp	r2, r3
 8003902:	d902      	bls.n	800390a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d13d      	bne.n	8003986 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	685a      	ldr	r2, [r3, #4]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003918:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003922:	d111      	bne.n	8003948 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800392c:	d004      	beq.n	8003938 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003936:	d107      	bne.n	8003948 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003946:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800394c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003950:	d10f      	bne.n	8003972 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003960:	601a      	str	r2, [r3, #0]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003970:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e017      	b.n	80039b6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d101      	bne.n	8003990 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800398c:	2300      	movs	r3, #0
 800398e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	3b01      	subs	r3, #1
 8003994:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	689a      	ldr	r2, [r3, #8]
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	4013      	ands	r3, r2
 80039a0:	68ba      	ldr	r2, [r7, #8]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	bf0c      	ite	eq
 80039a6:	2301      	moveq	r3, #1
 80039a8:	2300      	movne	r3, #0
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	461a      	mov	r2, r3
 80039ae:	79fb      	ldrb	r3, [r7, #7]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d19b      	bne.n	80038ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3720      	adds	r7, #32
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20000004 	.word	0x20000004

080039c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af02      	add	r7, sp, #8
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039d8:	d111      	bne.n	80039fe <SPI_EndRxTransaction+0x3a>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039e2:	d004      	beq.n	80039ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039ec:	d107      	bne.n	80039fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039fc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a06:	d12a      	bne.n	8003a5e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a10:	d012      	beq.n	8003a38 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	9300      	str	r3, [sp, #0]
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	2180      	movs	r1, #128	; 0x80
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f7ff ff49 	bl	80038b4 <SPI_WaitFlagStateUntilTimeout>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d02d      	beq.n	8003a84 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a2c:	f043 0220 	orr.w	r2, r3, #32
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e026      	b.n	8003a86 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	9300      	str	r3, [sp, #0]
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	2101      	movs	r1, #1
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f7ff ff36 	bl	80038b4 <SPI_WaitFlagStateUntilTimeout>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d01a      	beq.n	8003a84 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a52:	f043 0220 	orr.w	r2, r3, #32
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e013      	b.n	8003a86 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	9300      	str	r3, [sp, #0]
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	2200      	movs	r2, #0
 8003a66:	2101      	movs	r1, #1
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f7ff ff23 	bl	80038b4 <SPI_WaitFlagStateUntilTimeout>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d007      	beq.n	8003a84 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a78:	f043 0220 	orr.w	r2, r3, #32
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003a80:	2303      	movs	r3, #3
 8003a82:	e000      	b.n	8003a86 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
	...

08003a90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b088      	sub	sp, #32
 8003a94:	af02      	add	r7, sp, #8
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003a9c:	4b1b      	ldr	r3, [pc, #108]	; (8003b0c <SPI_EndRxTxTransaction+0x7c>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a1b      	ldr	r2, [pc, #108]	; (8003b10 <SPI_EndRxTxTransaction+0x80>)
 8003aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa6:	0d5b      	lsrs	r3, r3, #21
 8003aa8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003aac:	fb02 f303 	mul.w	r3, r2, r3
 8003ab0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003aba:	d112      	bne.n	8003ae2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	2180      	movs	r1, #128	; 0x80
 8003ac6:	68f8      	ldr	r0, [r7, #12]
 8003ac8:	f7ff fef4 	bl	80038b4 <SPI_WaitFlagStateUntilTimeout>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d016      	beq.n	8003b00 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad6:	f043 0220 	orr.w	r2, r3, #32
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e00f      	b.n	8003b02 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d00a      	beq.n	8003afe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	3b01      	subs	r3, #1
 8003aec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003af8:	2b80      	cmp	r3, #128	; 0x80
 8003afa:	d0f2      	beq.n	8003ae2 <SPI_EndRxTxTransaction+0x52>
 8003afc:	e000      	b.n	8003b00 <SPI_EndRxTxTransaction+0x70>
        break;
 8003afe:	bf00      	nop
  }

  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3718      	adds	r7, #24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	20000004 	.word	0x20000004
 8003b10:	165e9f81 	.word	0x165e9f81

08003b14 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003b1c:	4b35      	ldr	r3, [pc, #212]	; (8003bf4 <SPI_CloseRxTx_ISR+0xe0>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a35      	ldr	r2, [pc, #212]	; (8003bf8 <SPI_CloseRxTx_ISR+0xe4>)
 8003b22:	fba2 2303 	umull	r2, r3, r2, r3
 8003b26:	0a5b      	lsrs	r3, r3, #9
 8003b28:	2264      	movs	r2, #100	; 0x64
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b30:	f7fe f9ec 	bl	8001f0c <HAL_GetTick>
 8003b34:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	685a      	ldr	r2, [r3, #4]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f022 0220 	bic.w	r2, r2, #32
 8003b44:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d106      	bne.n	8003b5a <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b50:	f043 0220 	orr.w	r2, r3, #32
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003b58:	e009      	b.n	8003b6e <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	3b01      	subs	r3, #1
 8003b5e:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d0eb      	beq.n	8003b46 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	2164      	movs	r1, #100	; 0x64
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7ff ff8c 	bl	8003a90 <SPI_EndRxTxTransaction>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d005      	beq.n	8003b8a <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b82:	f043 0220 	orr.w	r2, r3, #32
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d10a      	bne.n	8003ba8 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b92:	2300      	movs	r3, #0
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	60fb      	str	r3, [r7, #12]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	60fb      	str	r3, [r7, #12]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d115      	bne.n	8003bdc <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b04      	cmp	r3, #4
 8003bba:	d107      	bne.n	8003bcc <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f7fd fedb 	bl	8001980 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003bca:	e00e      	b.n	8003bea <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f7ff fcf7 	bl	80035c8 <HAL_SPI_TxRxCpltCallback>
}
 8003bda:	e006      	b.n	8003bea <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f7ff fcf9 	bl	80035dc <HAL_SPI_ErrorCallback>
}
 8003bea:	bf00      	nop
 8003bec:	3718      	adds	r7, #24
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	20000004 	.word	0x20000004
 8003bf8:	057619f1 	.word	0x057619f1

08003bfc <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003c12:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003c14:	f7fe f97a 	bl	8001f0c <HAL_GetTick>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	2164      	movs	r1, #100	; 0x64
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7ff fed0 	bl	80039c4 <SPI_EndRxTransaction>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d005      	beq.n	8003c36 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c2e:	f043 0220 	orr.w	r2, r3, #32
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10a      	bne.n	8003c54 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c3e:	2300      	movs	r3, #0
 8003c40:	60fb      	str	r3, [r7, #12]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	60fb      	str	r3, [r7, #12]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	60fb      	str	r3, [r7, #12]
 8003c52:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d103      	bne.n	8003c6c <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7fd fe8b 	bl	8001980 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003c6a:	e002      	b.n	8003c72 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f7ff fcb5 	bl	80035dc <HAL_SPI_ErrorCallback>
}
 8003c72:	bf00      	nop
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
	...

08003c7c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003c84:	4b2c      	ldr	r3, [pc, #176]	; (8003d38 <SPI_CloseTx_ISR+0xbc>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a2c      	ldr	r2, [pc, #176]	; (8003d3c <SPI_CloseTx_ISR+0xc0>)
 8003c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8e:	0a5b      	lsrs	r3, r3, #9
 8003c90:	2264      	movs	r2, #100	; 0x64
 8003c92:	fb02 f303 	mul.w	r3, r2, r3
 8003c96:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c98:	f7fe f938 	bl	8001f0c <HAL_GetTick>
 8003c9c:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d106      	bne.n	8003cb2 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ca8:	f043 0220 	orr.w	r2, r3, #32
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003cb0:	e009      	b.n	8003cc6 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f003 0302 	and.w	r3, r3, #2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d0eb      	beq.n	8003c9e <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003cd4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003cd6:	697a      	ldr	r2, [r7, #20]
 8003cd8:	2164      	movs	r1, #100	; 0x64
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f7ff fed8 	bl	8003a90 <SPI_EndRxTxTransaction>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d005      	beq.n	8003cf2 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cea:	f043 0220 	orr.w	r2, r3, #32
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d10a      	bne.n	8003d10 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	60fb      	str	r3, [r7, #12]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	60fb      	str	r3, [r7, #12]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	60fb      	str	r3, [r7, #12]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d003      	beq.n	8003d28 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f7ff fc5b 	bl	80035dc <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8003d26:	e002      	b.n	8003d2e <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f7fd fe03 	bl	8001934 <HAL_SPI_TxCpltCallback>
}
 8003d2e:	bf00      	nop
 8003d30:	3718      	adds	r7, #24
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	20000004 	.word	0x20000004
 8003d3c:	057619f1 	.word	0x057619f1

08003d40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e03f      	b.n	8003dd2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d106      	bne.n	8003d6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f7fd feda 	bl	8001b20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2224      	movs	r2, #36	; 0x24
 8003d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 fd7b 	bl	8004880 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	691a      	ldr	r2, [r3, #16]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	695a      	ldr	r2, [r3, #20]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003da8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68da      	ldr	r2, [r3, #12]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003db8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dda:	b580      	push	{r7, lr}
 8003ddc:	b08a      	sub	sp, #40	; 0x28
 8003dde:	af02      	add	r7, sp, #8
 8003de0:	60f8      	str	r0, [r7, #12]
 8003de2:	60b9      	str	r1, [r7, #8]
 8003de4:	603b      	str	r3, [r7, #0]
 8003de6:	4613      	mov	r3, r2
 8003de8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003dea:	2300      	movs	r3, #0
 8003dec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	2b20      	cmp	r3, #32
 8003df8:	d17c      	bne.n	8003ef4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d002      	beq.n	8003e06 <HAL_UART_Transmit+0x2c>
 8003e00:	88fb      	ldrh	r3, [r7, #6]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d101      	bne.n	8003e0a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e075      	b.n	8003ef6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d101      	bne.n	8003e18 <HAL_UART_Transmit+0x3e>
 8003e14:	2302      	movs	r3, #2
 8003e16:	e06e      	b.n	8003ef6 <HAL_UART_Transmit+0x11c>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2221      	movs	r2, #33	; 0x21
 8003e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e2e:	f7fe f86d 	bl	8001f0c <HAL_GetTick>
 8003e32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	88fa      	ldrh	r2, [r7, #6]
 8003e38:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	88fa      	ldrh	r2, [r7, #6]
 8003e3e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e48:	d108      	bne.n	8003e5c <HAL_UART_Transmit+0x82>
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d104      	bne.n	8003e5c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003e52:	2300      	movs	r3, #0
 8003e54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	61bb      	str	r3, [r7, #24]
 8003e5a:	e003      	b.n	8003e64 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e60:	2300      	movs	r3, #0
 8003e62:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003e6c:	e02a      	b.n	8003ec4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	9300      	str	r3, [sp, #0]
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	2200      	movs	r2, #0
 8003e76:	2180      	movs	r1, #128	; 0x80
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f000 faf9 	bl	8004470 <UART_WaitOnFlagUntilTimeout>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e036      	b.n	8003ef6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10b      	bne.n	8003ea6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	881b      	ldrh	r3, [r3, #0]
 8003e92:	461a      	mov	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	3302      	adds	r3, #2
 8003ea2:	61bb      	str	r3, [r7, #24]
 8003ea4:	e007      	b.n	8003eb6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	781a      	ldrb	r2, [r3, #0]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	3b01      	subs	r3, #1
 8003ebe:	b29a      	uxth	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1cf      	bne.n	8003e6e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	9300      	str	r3, [sp, #0]
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	2140      	movs	r1, #64	; 0x40
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f000 fac9 	bl	8004470 <UART_WaitOnFlagUntilTimeout>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d001      	beq.n	8003ee8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e006      	b.n	8003ef6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2220      	movs	r2, #32
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	e000      	b.n	8003ef6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003ef4:	2302      	movs	r3, #2
  }
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3720      	adds	r7, #32
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
	...

08003f00 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b0ba      	sub	sp, #232	; 0xe8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003f26:	2300      	movs	r3, #0
 8003f28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f36:	f003 030f 	and.w	r3, r3, #15
 8003f3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003f3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10f      	bne.n	8003f66 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f4a:	f003 0320 	and.w	r3, r3, #32
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d009      	beq.n	8003f66 <HAL_UART_IRQHandler+0x66>
 8003f52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f56:	f003 0320 	and.w	r3, r3, #32
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d003      	beq.n	8003f66 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 fbd3 	bl	800470a <UART_Receive_IT>
      return;
 8003f64:	e256      	b.n	8004414 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003f66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 80de 	beq.w	800412c <HAL_UART_IRQHandler+0x22c>
 8003f70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d106      	bne.n	8003f8a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f80:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f000 80d1 	beq.w	800412c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00b      	beq.n	8003fae <HAL_UART_IRQHandler+0xae>
 8003f96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d005      	beq.n	8003fae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa6:	f043 0201 	orr.w	r2, r3, #1
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003fae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fb2:	f003 0304 	and.w	r3, r3, #4
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00b      	beq.n	8003fd2 <HAL_UART_IRQHandler+0xd2>
 8003fba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d005      	beq.n	8003fd2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fca:	f043 0202 	orr.w	r2, r3, #2
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003fd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00b      	beq.n	8003ff6 <HAL_UART_IRQHandler+0xf6>
 8003fde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fe2:	f003 0301 	and.w	r3, r3, #1
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d005      	beq.n	8003ff6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fee:	f043 0204 	orr.w	r2, r3, #4
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ffa:	f003 0308 	and.w	r3, r3, #8
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d011      	beq.n	8004026 <HAL_UART_IRQHandler+0x126>
 8004002:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004006:	f003 0320 	and.w	r3, r3, #32
 800400a:	2b00      	cmp	r3, #0
 800400c:	d105      	bne.n	800401a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800400e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	d005      	beq.n	8004026 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401e:	f043 0208 	orr.w	r2, r3, #8
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402a:	2b00      	cmp	r3, #0
 800402c:	f000 81ed 	beq.w	800440a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004030:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004034:	f003 0320 	and.w	r3, r3, #32
 8004038:	2b00      	cmp	r3, #0
 800403a:	d008      	beq.n	800404e <HAL_UART_IRQHandler+0x14e>
 800403c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004040:	f003 0320 	and.w	r3, r3, #32
 8004044:	2b00      	cmp	r3, #0
 8004046:	d002      	beq.n	800404e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 fb5e 	bl	800470a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	695b      	ldr	r3, [r3, #20]
 8004054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004058:	2b40      	cmp	r3, #64	; 0x40
 800405a:	bf0c      	ite	eq
 800405c:	2301      	moveq	r3, #1
 800405e:	2300      	movne	r3, #0
 8004060:	b2db      	uxtb	r3, r3
 8004062:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406a:	f003 0308 	and.w	r3, r3, #8
 800406e:	2b00      	cmp	r3, #0
 8004070:	d103      	bne.n	800407a <HAL_UART_IRQHandler+0x17a>
 8004072:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004076:	2b00      	cmp	r3, #0
 8004078:	d04f      	beq.n	800411a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 fa66 	bl	800454c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800408a:	2b40      	cmp	r3, #64	; 0x40
 800408c:	d141      	bne.n	8004112 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	3314      	adds	r3, #20
 8004094:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004098:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800409c:	e853 3f00 	ldrex	r3, [r3]
 80040a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80040a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80040a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	3314      	adds	r3, #20
 80040b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80040ba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80040be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80040c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80040ca:	e841 2300 	strex	r3, r2, [r1]
 80040ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80040d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1d9      	bne.n	800408e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d013      	beq.n	800410a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e6:	4a7d      	ldr	r2, [pc, #500]	; (80042dc <HAL_UART_IRQHandler+0x3dc>)
 80040e8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fe f8bd 	bl	800226e <HAL_DMA_Abort_IT>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d016      	beq.n	8004128 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004104:	4610      	mov	r0, r2
 8004106:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004108:	e00e      	b.n	8004128 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f99a 	bl	8004444 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004110:	e00a      	b.n	8004128 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f996 	bl	8004444 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004118:	e006      	b.n	8004128 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 f992 	bl	8004444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004126:	e170      	b.n	800440a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004128:	bf00      	nop
    return;
 800412a:	e16e      	b.n	800440a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004130:	2b01      	cmp	r3, #1
 8004132:	f040 814a 	bne.w	80043ca <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800413a:	f003 0310 	and.w	r3, r3, #16
 800413e:	2b00      	cmp	r3, #0
 8004140:	f000 8143 	beq.w	80043ca <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004144:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004148:	f003 0310 	and.w	r3, r3, #16
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 813c 	beq.w	80043ca <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004152:	2300      	movs	r3, #0
 8004154:	60bb      	str	r3, [r7, #8]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	60bb      	str	r3, [r7, #8]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	60bb      	str	r3, [r7, #8]
 8004166:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004172:	2b40      	cmp	r3, #64	; 0x40
 8004174:	f040 80b4 	bne.w	80042e0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004184:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 8140 	beq.w	800440e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004192:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004196:	429a      	cmp	r2, r3
 8004198:	f080 8139 	bcs.w	800440e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80041a2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041ae:	f000 8088 	beq.w	80042c2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	330c      	adds	r3, #12
 80041b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80041c0:	e853 3f00 	ldrex	r3, [r3]
 80041c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80041c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80041cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	330c      	adds	r3, #12
 80041da:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80041de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80041e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80041ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80041ee:	e841 2300 	strex	r3, r2, [r1]
 80041f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80041f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1d9      	bne.n	80041b2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	3314      	adds	r3, #20
 8004204:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004206:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004208:	e853 3f00 	ldrex	r3, [r3]
 800420c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800420e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004210:	f023 0301 	bic.w	r3, r3, #1
 8004214:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	3314      	adds	r3, #20
 800421e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004222:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004226:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004228:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800422a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800422e:	e841 2300 	strex	r3, r2, [r1]
 8004232:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004234:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1e1      	bne.n	80041fe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	3314      	adds	r3, #20
 8004240:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004242:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004244:	e853 3f00 	ldrex	r3, [r3]
 8004248:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800424a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800424c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004250:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	3314      	adds	r3, #20
 800425a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800425e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004260:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004262:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004264:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004266:	e841 2300 	strex	r3, r2, [r1]
 800426a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800426c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1e3      	bne.n	800423a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2220      	movs	r2, #32
 8004276:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	330c      	adds	r3, #12
 8004286:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004288:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800428a:	e853 3f00 	ldrex	r3, [r3]
 800428e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004290:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004292:	f023 0310 	bic.w	r3, r3, #16
 8004296:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	330c      	adds	r3, #12
 80042a0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80042a4:	65ba      	str	r2, [r7, #88]	; 0x58
 80042a6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80042aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80042ac:	e841 2300 	strex	r3, r2, [r1]
 80042b0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80042b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1e3      	bne.n	8004280 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042bc:	4618      	mov	r0, r3
 80042be:	f7fd ff66 	bl	800218e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	4619      	mov	r1, r3
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 f8c0 	bl	8004458 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042d8:	e099      	b.n	800440e <HAL_UART_IRQHandler+0x50e>
 80042da:	bf00      	nop
 80042dc:	08004613 	.word	0x08004613
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	f000 808b 	beq.w	8004412 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80042fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 8086 	beq.w	8004412 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	330c      	adds	r3, #12
 800430c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004310:	e853 3f00 	ldrex	r3, [r3]
 8004314:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004318:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800431c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	330c      	adds	r3, #12
 8004326:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800432a:	647a      	str	r2, [r7, #68]	; 0x44
 800432c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004330:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004332:	e841 2300 	strex	r3, r2, [r1]
 8004336:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004338:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800433a:	2b00      	cmp	r3, #0
 800433c:	d1e3      	bne.n	8004306 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	3314      	adds	r3, #20
 8004344:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004348:	e853 3f00 	ldrex	r3, [r3]
 800434c:	623b      	str	r3, [r7, #32]
   return(result);
 800434e:	6a3b      	ldr	r3, [r7, #32]
 8004350:	f023 0301 	bic.w	r3, r3, #1
 8004354:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	3314      	adds	r3, #20
 800435e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004362:	633a      	str	r2, [r7, #48]	; 0x30
 8004364:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004366:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004368:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800436a:	e841 2300 	strex	r3, r2, [r1]
 800436e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1e3      	bne.n	800433e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2220      	movs	r2, #32
 800437a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	330c      	adds	r3, #12
 800438a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	e853 3f00 	ldrex	r3, [r3]
 8004392:	60fb      	str	r3, [r7, #12]
   return(result);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f023 0310 	bic.w	r3, r3, #16
 800439a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	330c      	adds	r3, #12
 80043a4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80043a8:	61fa      	str	r2, [r7, #28]
 80043aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ac:	69b9      	ldr	r1, [r7, #24]
 80043ae:	69fa      	ldr	r2, [r7, #28]
 80043b0:	e841 2300 	strex	r3, r2, [r1]
 80043b4:	617b      	str	r3, [r7, #20]
   return(result);
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1e3      	bne.n	8004384 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80043bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80043c0:	4619      	mov	r1, r3
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 f848 	bl	8004458 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80043c8:	e023      	b.n	8004412 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80043ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d009      	beq.n	80043ea <HAL_UART_IRQHandler+0x4ea>
 80043d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f929 	bl	800463a <UART_Transmit_IT>
    return;
 80043e8:	e014      	b.n	8004414 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00e      	beq.n	8004414 <HAL_UART_IRQHandler+0x514>
 80043f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d008      	beq.n	8004414 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 f969 	bl	80046da <UART_EndTransmit_IT>
    return;
 8004408:	e004      	b.n	8004414 <HAL_UART_IRQHandler+0x514>
    return;
 800440a:	bf00      	nop
 800440c:	e002      	b.n	8004414 <HAL_UART_IRQHandler+0x514>
      return;
 800440e:	bf00      	nop
 8004410:	e000      	b.n	8004414 <HAL_UART_IRQHandler+0x514>
      return;
 8004412:	bf00      	nop
  }
}
 8004414:	37e8      	adds	r7, #232	; 0xe8
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop

0800441c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	460b      	mov	r3, r1
 8004462:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b090      	sub	sp, #64	; 0x40
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	603b      	str	r3, [r7, #0]
 800447c:	4613      	mov	r3, r2
 800447e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004480:	e050      	b.n	8004524 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004482:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004488:	d04c      	beq.n	8004524 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800448a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800448c:	2b00      	cmp	r3, #0
 800448e:	d007      	beq.n	80044a0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004490:	f7fd fd3c 	bl	8001f0c <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800449c:	429a      	cmp	r2, r3
 800449e:	d241      	bcs.n	8004524 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	330c      	adds	r3, #12
 80044a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044aa:	e853 3f00 	ldrex	r3, [r3]
 80044ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	330c      	adds	r3, #12
 80044be:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80044c0:	637a      	str	r2, [r7, #52]	; 0x34
 80044c2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80044c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80044c8:	e841 2300 	strex	r3, r2, [r1]
 80044cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80044ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1e5      	bne.n	80044a0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	3314      	adds	r3, #20
 80044da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	e853 3f00 	ldrex	r3, [r3]
 80044e2:	613b      	str	r3, [r7, #16]
   return(result);
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	f023 0301 	bic.w	r3, r3, #1
 80044ea:	63bb      	str	r3, [r7, #56]	; 0x38
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	3314      	adds	r3, #20
 80044f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80044f4:	623a      	str	r2, [r7, #32]
 80044f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f8:	69f9      	ldr	r1, [r7, #28]
 80044fa:	6a3a      	ldr	r2, [r7, #32]
 80044fc:	e841 2300 	strex	r3, r2, [r1]
 8004500:	61bb      	str	r3, [r7, #24]
   return(result);
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1e5      	bne.n	80044d4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2220      	movs	r2, #32
 800450c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2220      	movs	r2, #32
 8004514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2200      	movs	r2, #0
 800451c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e00f      	b.n	8004544 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	4013      	ands	r3, r2
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	429a      	cmp	r2, r3
 8004532:	bf0c      	ite	eq
 8004534:	2301      	moveq	r3, #1
 8004536:	2300      	movne	r3, #0
 8004538:	b2db      	uxtb	r3, r3
 800453a:	461a      	mov	r2, r3
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	429a      	cmp	r2, r3
 8004540:	d09f      	beq.n	8004482 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004542:	2300      	movs	r3, #0
}
 8004544:	4618      	mov	r0, r3
 8004546:	3740      	adds	r7, #64	; 0x40
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800454c:	b480      	push	{r7}
 800454e:	b095      	sub	sp, #84	; 0x54
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	330c      	adds	r3, #12
 800455a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800455c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800455e:	e853 3f00 	ldrex	r3, [r3]
 8004562:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004566:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800456a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	330c      	adds	r3, #12
 8004572:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004574:	643a      	str	r2, [r7, #64]	; 0x40
 8004576:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004578:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800457a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800457c:	e841 2300 	strex	r3, r2, [r1]
 8004580:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004584:	2b00      	cmp	r3, #0
 8004586:	d1e5      	bne.n	8004554 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	3314      	adds	r3, #20
 800458e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004590:	6a3b      	ldr	r3, [r7, #32]
 8004592:	e853 3f00 	ldrex	r3, [r3]
 8004596:	61fb      	str	r3, [r7, #28]
   return(result);
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	f023 0301 	bic.w	r3, r3, #1
 800459e:	64bb      	str	r3, [r7, #72]	; 0x48
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	3314      	adds	r3, #20
 80045a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80045a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80045aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045b0:	e841 2300 	strex	r3, r2, [r1]
 80045b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80045b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d1e5      	bne.n	8004588 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d119      	bne.n	80045f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	330c      	adds	r3, #12
 80045ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	e853 3f00 	ldrex	r3, [r3]
 80045d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	f023 0310 	bic.w	r3, r3, #16
 80045da:	647b      	str	r3, [r7, #68]	; 0x44
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	330c      	adds	r3, #12
 80045e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045e4:	61ba      	str	r2, [r7, #24]
 80045e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e8:	6979      	ldr	r1, [r7, #20]
 80045ea:	69ba      	ldr	r2, [r7, #24]
 80045ec:	e841 2300 	strex	r3, r2, [r1]
 80045f0:	613b      	str	r3, [r7, #16]
   return(result);
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d1e5      	bne.n	80045c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2220      	movs	r2, #32
 80045fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004606:	bf00      	nop
 8004608:	3754      	adds	r7, #84	; 0x54
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr

08004612 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004612:	b580      	push	{r7, lr}
 8004614:	b084      	sub	sp, #16
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800461e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2200      	movs	r2, #0
 8004624:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800462c:	68f8      	ldr	r0, [r7, #12]
 800462e:	f7ff ff09 	bl	8004444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004632:	bf00      	nop
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800463a:	b480      	push	{r7}
 800463c:	b085      	sub	sp, #20
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004648:	b2db      	uxtb	r3, r3
 800464a:	2b21      	cmp	r3, #33	; 0x21
 800464c:	d13e      	bne.n	80046cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004656:	d114      	bne.n	8004682 <UART_Transmit_IT+0x48>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d110      	bne.n	8004682 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a1b      	ldr	r3, [r3, #32]
 8004664:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	881b      	ldrh	r3, [r3, #0]
 800466a:	461a      	mov	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004674:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a1b      	ldr	r3, [r3, #32]
 800467a:	1c9a      	adds	r2, r3, #2
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	621a      	str	r2, [r3, #32]
 8004680:	e008      	b.n	8004694 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	1c59      	adds	r1, r3, #1
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	6211      	str	r1, [r2, #32]
 800468c:	781a      	ldrb	r2, [r3, #0]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004698:	b29b      	uxth	r3, r3
 800469a:	3b01      	subs	r3, #1
 800469c:	b29b      	uxth	r3, r3
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	4619      	mov	r1, r3
 80046a2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10f      	bne.n	80046c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68da      	ldr	r2, [r3, #12]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68da      	ldr	r2, [r3, #12]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046c8:	2300      	movs	r3, #0
 80046ca:	e000      	b.n	80046ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80046cc:	2302      	movs	r3, #2
  }
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr

080046da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b082      	sub	sp, #8
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68da      	ldr	r2, [r3, #12]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2220      	movs	r2, #32
 80046f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7ff fe8e 	bl	800441c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3708      	adds	r7, #8
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}

0800470a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800470a:	b580      	push	{r7, lr}
 800470c:	b08c      	sub	sp, #48	; 0x30
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004718:	b2db      	uxtb	r3, r3
 800471a:	2b22      	cmp	r3, #34	; 0x22
 800471c:	f040 80ab 	bne.w	8004876 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004728:	d117      	bne.n	800475a <UART_Receive_IT+0x50>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d113      	bne.n	800475a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004732:	2300      	movs	r3, #0
 8004734:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800473a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	b29b      	uxth	r3, r3
 8004744:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004748:	b29a      	uxth	r2, r3
 800474a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004752:	1c9a      	adds	r2, r3, #2
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	629a      	str	r2, [r3, #40]	; 0x28
 8004758:	e026      	b.n	80047a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800475e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004760:	2300      	movs	r3, #0
 8004762:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800476c:	d007      	beq.n	800477e <UART_Receive_IT+0x74>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10a      	bne.n	800478c <UART_Receive_IT+0x82>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d106      	bne.n	800478c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	b2da      	uxtb	r2, r3
 8004786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004788:	701a      	strb	r2, [r3, #0]
 800478a:	e008      	b.n	800479e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	b2db      	uxtb	r3, r3
 8004794:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004798:	b2da      	uxtb	r2, r3
 800479a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800479c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a2:	1c5a      	adds	r2, r3, #1
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	3b01      	subs	r3, #1
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	4619      	mov	r1, r3
 80047b6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d15a      	bne.n	8004872 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68da      	ldr	r2, [r3, #12]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0220 	bic.w	r2, r2, #32
 80047ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68da      	ldr	r2, [r3, #12]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	695a      	ldr	r2, [r3, #20]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f022 0201 	bic.w	r2, r2, #1
 80047ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d135      	bne.n	8004868 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	330c      	adds	r3, #12
 8004808:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	e853 3f00 	ldrex	r3, [r3]
 8004810:	613b      	str	r3, [r7, #16]
   return(result);
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	f023 0310 	bic.w	r3, r3, #16
 8004818:	627b      	str	r3, [r7, #36]	; 0x24
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	330c      	adds	r3, #12
 8004820:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004822:	623a      	str	r2, [r7, #32]
 8004824:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004826:	69f9      	ldr	r1, [r7, #28]
 8004828:	6a3a      	ldr	r2, [r7, #32]
 800482a:	e841 2300 	strex	r3, r2, [r1]
 800482e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1e5      	bne.n	8004802 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0310 	and.w	r3, r3, #16
 8004840:	2b10      	cmp	r3, #16
 8004842:	d10a      	bne.n	800485a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004844:	2300      	movs	r3, #0
 8004846:	60fb      	str	r3, [r7, #12]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	60fb      	str	r3, [r7, #12]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	60fb      	str	r3, [r7, #12]
 8004858:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800485e:	4619      	mov	r1, r3
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f7ff fdf9 	bl	8004458 <HAL_UARTEx_RxEventCallback>
 8004866:	e002      	b.n	800486e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f7ff fde1 	bl	8004430 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800486e:	2300      	movs	r3, #0
 8004870:	e002      	b.n	8004878 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004872:	2300      	movs	r3, #0
 8004874:	e000      	b.n	8004878 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004876:	2302      	movs	r3, #2
  }
}
 8004878:	4618      	mov	r0, r3
 800487a:	3730      	adds	r7, #48	; 0x30
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004880:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004884:	b0c0      	sub	sp, #256	; 0x100
 8004886:	af00      	add	r7, sp, #0
 8004888:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800488c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800489c:	68d9      	ldr	r1, [r3, #12]
 800489e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	ea40 0301 	orr.w	r3, r0, r1
 80048a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80048aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048ae:	689a      	ldr	r2, [r3, #8]
 80048b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	431a      	orrs	r2, r3
 80048b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048bc:	695b      	ldr	r3, [r3, #20]
 80048be:	431a      	orrs	r2, r3
 80048c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048c4:	69db      	ldr	r3, [r3, #28]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80048cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80048d8:	f021 010c 	bic.w	r1, r1, #12
 80048dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80048e6:	430b      	orrs	r3, r1
 80048e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	695b      	ldr	r3, [r3, #20]
 80048f2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80048f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048fa:	6999      	ldr	r1, [r3, #24]
 80048fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	ea40 0301 	orr.w	r3, r0, r1
 8004906:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	4b8f      	ldr	r3, [pc, #572]	; (8004b4c <UART_SetConfig+0x2cc>)
 8004910:	429a      	cmp	r2, r3
 8004912:	d005      	beq.n	8004920 <UART_SetConfig+0xa0>
 8004914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	4b8d      	ldr	r3, [pc, #564]	; (8004b50 <UART_SetConfig+0x2d0>)
 800491c:	429a      	cmp	r2, r3
 800491e:	d104      	bne.n	800492a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004920:	f7fe fb04 	bl	8002f2c <HAL_RCC_GetPCLK2Freq>
 8004924:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004928:	e003      	b.n	8004932 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800492a:	f7fe faeb 	bl	8002f04 <HAL_RCC_GetPCLK1Freq>
 800492e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004936:	69db      	ldr	r3, [r3, #28]
 8004938:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800493c:	f040 810c 	bne.w	8004b58 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004940:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004944:	2200      	movs	r2, #0
 8004946:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800494a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800494e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004952:	4622      	mov	r2, r4
 8004954:	462b      	mov	r3, r5
 8004956:	1891      	adds	r1, r2, r2
 8004958:	65b9      	str	r1, [r7, #88]	; 0x58
 800495a:	415b      	adcs	r3, r3
 800495c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800495e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004962:	4621      	mov	r1, r4
 8004964:	eb12 0801 	adds.w	r8, r2, r1
 8004968:	4629      	mov	r1, r5
 800496a:	eb43 0901 	adc.w	r9, r3, r1
 800496e:	f04f 0200 	mov.w	r2, #0
 8004972:	f04f 0300 	mov.w	r3, #0
 8004976:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800497a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800497e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004982:	4690      	mov	r8, r2
 8004984:	4699      	mov	r9, r3
 8004986:	4623      	mov	r3, r4
 8004988:	eb18 0303 	adds.w	r3, r8, r3
 800498c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004990:	462b      	mov	r3, r5
 8004992:	eb49 0303 	adc.w	r3, r9, r3
 8004996:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800499a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80049a6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80049aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80049ae:	460b      	mov	r3, r1
 80049b0:	18db      	adds	r3, r3, r3
 80049b2:	653b      	str	r3, [r7, #80]	; 0x50
 80049b4:	4613      	mov	r3, r2
 80049b6:	eb42 0303 	adc.w	r3, r2, r3
 80049ba:	657b      	str	r3, [r7, #84]	; 0x54
 80049bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80049c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80049c4:	f7fc f8f8 	bl	8000bb8 <__aeabi_uldivmod>
 80049c8:	4602      	mov	r2, r0
 80049ca:	460b      	mov	r3, r1
 80049cc:	4b61      	ldr	r3, [pc, #388]	; (8004b54 <UART_SetConfig+0x2d4>)
 80049ce:	fba3 2302 	umull	r2, r3, r3, r2
 80049d2:	095b      	lsrs	r3, r3, #5
 80049d4:	011c      	lsls	r4, r3, #4
 80049d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049da:	2200      	movs	r2, #0
 80049dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80049e0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80049e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80049e8:	4642      	mov	r2, r8
 80049ea:	464b      	mov	r3, r9
 80049ec:	1891      	adds	r1, r2, r2
 80049ee:	64b9      	str	r1, [r7, #72]	; 0x48
 80049f0:	415b      	adcs	r3, r3
 80049f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80049f8:	4641      	mov	r1, r8
 80049fa:	eb12 0a01 	adds.w	sl, r2, r1
 80049fe:	4649      	mov	r1, r9
 8004a00:	eb43 0b01 	adc.w	fp, r3, r1
 8004a04:	f04f 0200 	mov.w	r2, #0
 8004a08:	f04f 0300 	mov.w	r3, #0
 8004a0c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a10:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a18:	4692      	mov	sl, r2
 8004a1a:	469b      	mov	fp, r3
 8004a1c:	4643      	mov	r3, r8
 8004a1e:	eb1a 0303 	adds.w	r3, sl, r3
 8004a22:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004a26:	464b      	mov	r3, r9
 8004a28:	eb4b 0303 	adc.w	r3, fp, r3
 8004a2c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a3c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004a40:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004a44:	460b      	mov	r3, r1
 8004a46:	18db      	adds	r3, r3, r3
 8004a48:	643b      	str	r3, [r7, #64]	; 0x40
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	eb42 0303 	adc.w	r3, r2, r3
 8004a50:	647b      	str	r3, [r7, #68]	; 0x44
 8004a52:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004a56:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004a5a:	f7fc f8ad 	bl	8000bb8 <__aeabi_uldivmod>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	460b      	mov	r3, r1
 8004a62:	4611      	mov	r1, r2
 8004a64:	4b3b      	ldr	r3, [pc, #236]	; (8004b54 <UART_SetConfig+0x2d4>)
 8004a66:	fba3 2301 	umull	r2, r3, r3, r1
 8004a6a:	095b      	lsrs	r3, r3, #5
 8004a6c:	2264      	movs	r2, #100	; 0x64
 8004a6e:	fb02 f303 	mul.w	r3, r2, r3
 8004a72:	1acb      	subs	r3, r1, r3
 8004a74:	00db      	lsls	r3, r3, #3
 8004a76:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004a7a:	4b36      	ldr	r3, [pc, #216]	; (8004b54 <UART_SetConfig+0x2d4>)
 8004a7c:	fba3 2302 	umull	r2, r3, r3, r2
 8004a80:	095b      	lsrs	r3, r3, #5
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004a88:	441c      	add	r4, r3
 8004a8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a94:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004a98:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004a9c:	4642      	mov	r2, r8
 8004a9e:	464b      	mov	r3, r9
 8004aa0:	1891      	adds	r1, r2, r2
 8004aa2:	63b9      	str	r1, [r7, #56]	; 0x38
 8004aa4:	415b      	adcs	r3, r3
 8004aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004aa8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004aac:	4641      	mov	r1, r8
 8004aae:	1851      	adds	r1, r2, r1
 8004ab0:	6339      	str	r1, [r7, #48]	; 0x30
 8004ab2:	4649      	mov	r1, r9
 8004ab4:	414b      	adcs	r3, r1
 8004ab6:	637b      	str	r3, [r7, #52]	; 0x34
 8004ab8:	f04f 0200 	mov.w	r2, #0
 8004abc:	f04f 0300 	mov.w	r3, #0
 8004ac0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004ac4:	4659      	mov	r1, fp
 8004ac6:	00cb      	lsls	r3, r1, #3
 8004ac8:	4651      	mov	r1, sl
 8004aca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ace:	4651      	mov	r1, sl
 8004ad0:	00ca      	lsls	r2, r1, #3
 8004ad2:	4610      	mov	r0, r2
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	4642      	mov	r2, r8
 8004ada:	189b      	adds	r3, r3, r2
 8004adc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ae0:	464b      	mov	r3, r9
 8004ae2:	460a      	mov	r2, r1
 8004ae4:	eb42 0303 	adc.w	r3, r2, r3
 8004ae8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004af8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004afc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004b00:	460b      	mov	r3, r1
 8004b02:	18db      	adds	r3, r3, r3
 8004b04:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b06:	4613      	mov	r3, r2
 8004b08:	eb42 0303 	adc.w	r3, r2, r3
 8004b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b0e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b12:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004b16:	f7fc f84f 	bl	8000bb8 <__aeabi_uldivmod>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	4b0d      	ldr	r3, [pc, #52]	; (8004b54 <UART_SetConfig+0x2d4>)
 8004b20:	fba3 1302 	umull	r1, r3, r3, r2
 8004b24:	095b      	lsrs	r3, r3, #5
 8004b26:	2164      	movs	r1, #100	; 0x64
 8004b28:	fb01 f303 	mul.w	r3, r1, r3
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	3332      	adds	r3, #50	; 0x32
 8004b32:	4a08      	ldr	r2, [pc, #32]	; (8004b54 <UART_SetConfig+0x2d4>)
 8004b34:	fba2 2303 	umull	r2, r3, r2, r3
 8004b38:	095b      	lsrs	r3, r3, #5
 8004b3a:	f003 0207 	and.w	r2, r3, #7
 8004b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4422      	add	r2, r4
 8004b46:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b48:	e106      	b.n	8004d58 <UART_SetConfig+0x4d8>
 8004b4a:	bf00      	nop
 8004b4c:	40011000 	.word	0x40011000
 8004b50:	40011400 	.word	0x40011400
 8004b54:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004b62:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004b66:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004b6a:	4642      	mov	r2, r8
 8004b6c:	464b      	mov	r3, r9
 8004b6e:	1891      	adds	r1, r2, r2
 8004b70:	6239      	str	r1, [r7, #32]
 8004b72:	415b      	adcs	r3, r3
 8004b74:	627b      	str	r3, [r7, #36]	; 0x24
 8004b76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b7a:	4641      	mov	r1, r8
 8004b7c:	1854      	adds	r4, r2, r1
 8004b7e:	4649      	mov	r1, r9
 8004b80:	eb43 0501 	adc.w	r5, r3, r1
 8004b84:	f04f 0200 	mov.w	r2, #0
 8004b88:	f04f 0300 	mov.w	r3, #0
 8004b8c:	00eb      	lsls	r3, r5, #3
 8004b8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b92:	00e2      	lsls	r2, r4, #3
 8004b94:	4614      	mov	r4, r2
 8004b96:	461d      	mov	r5, r3
 8004b98:	4643      	mov	r3, r8
 8004b9a:	18e3      	adds	r3, r4, r3
 8004b9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004ba0:	464b      	mov	r3, r9
 8004ba2:	eb45 0303 	adc.w	r3, r5, r3
 8004ba6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004bb6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004bba:	f04f 0200 	mov.w	r2, #0
 8004bbe:	f04f 0300 	mov.w	r3, #0
 8004bc2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004bc6:	4629      	mov	r1, r5
 8004bc8:	008b      	lsls	r3, r1, #2
 8004bca:	4621      	mov	r1, r4
 8004bcc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bd0:	4621      	mov	r1, r4
 8004bd2:	008a      	lsls	r2, r1, #2
 8004bd4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004bd8:	f7fb ffee 	bl	8000bb8 <__aeabi_uldivmod>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	460b      	mov	r3, r1
 8004be0:	4b60      	ldr	r3, [pc, #384]	; (8004d64 <UART_SetConfig+0x4e4>)
 8004be2:	fba3 2302 	umull	r2, r3, r3, r2
 8004be6:	095b      	lsrs	r3, r3, #5
 8004be8:	011c      	lsls	r4, r3, #4
 8004bea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004bf4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004bf8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004bfc:	4642      	mov	r2, r8
 8004bfe:	464b      	mov	r3, r9
 8004c00:	1891      	adds	r1, r2, r2
 8004c02:	61b9      	str	r1, [r7, #24]
 8004c04:	415b      	adcs	r3, r3
 8004c06:	61fb      	str	r3, [r7, #28]
 8004c08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c0c:	4641      	mov	r1, r8
 8004c0e:	1851      	adds	r1, r2, r1
 8004c10:	6139      	str	r1, [r7, #16]
 8004c12:	4649      	mov	r1, r9
 8004c14:	414b      	adcs	r3, r1
 8004c16:	617b      	str	r3, [r7, #20]
 8004c18:	f04f 0200 	mov.w	r2, #0
 8004c1c:	f04f 0300 	mov.w	r3, #0
 8004c20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c24:	4659      	mov	r1, fp
 8004c26:	00cb      	lsls	r3, r1, #3
 8004c28:	4651      	mov	r1, sl
 8004c2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c2e:	4651      	mov	r1, sl
 8004c30:	00ca      	lsls	r2, r1, #3
 8004c32:	4610      	mov	r0, r2
 8004c34:	4619      	mov	r1, r3
 8004c36:	4603      	mov	r3, r0
 8004c38:	4642      	mov	r2, r8
 8004c3a:	189b      	adds	r3, r3, r2
 8004c3c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004c40:	464b      	mov	r3, r9
 8004c42:	460a      	mov	r2, r1
 8004c44:	eb42 0303 	adc.w	r3, r2, r3
 8004c48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	67bb      	str	r3, [r7, #120]	; 0x78
 8004c56:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004c58:	f04f 0200 	mov.w	r2, #0
 8004c5c:	f04f 0300 	mov.w	r3, #0
 8004c60:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004c64:	4649      	mov	r1, r9
 8004c66:	008b      	lsls	r3, r1, #2
 8004c68:	4641      	mov	r1, r8
 8004c6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c6e:	4641      	mov	r1, r8
 8004c70:	008a      	lsls	r2, r1, #2
 8004c72:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004c76:	f7fb ff9f 	bl	8000bb8 <__aeabi_uldivmod>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	4611      	mov	r1, r2
 8004c80:	4b38      	ldr	r3, [pc, #224]	; (8004d64 <UART_SetConfig+0x4e4>)
 8004c82:	fba3 2301 	umull	r2, r3, r3, r1
 8004c86:	095b      	lsrs	r3, r3, #5
 8004c88:	2264      	movs	r2, #100	; 0x64
 8004c8a:	fb02 f303 	mul.w	r3, r2, r3
 8004c8e:	1acb      	subs	r3, r1, r3
 8004c90:	011b      	lsls	r3, r3, #4
 8004c92:	3332      	adds	r3, #50	; 0x32
 8004c94:	4a33      	ldr	r2, [pc, #204]	; (8004d64 <UART_SetConfig+0x4e4>)
 8004c96:	fba2 2303 	umull	r2, r3, r2, r3
 8004c9a:	095b      	lsrs	r3, r3, #5
 8004c9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ca0:	441c      	add	r4, r3
 8004ca2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	673b      	str	r3, [r7, #112]	; 0x70
 8004caa:	677a      	str	r2, [r7, #116]	; 0x74
 8004cac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004cb0:	4642      	mov	r2, r8
 8004cb2:	464b      	mov	r3, r9
 8004cb4:	1891      	adds	r1, r2, r2
 8004cb6:	60b9      	str	r1, [r7, #8]
 8004cb8:	415b      	adcs	r3, r3
 8004cba:	60fb      	str	r3, [r7, #12]
 8004cbc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004cc0:	4641      	mov	r1, r8
 8004cc2:	1851      	adds	r1, r2, r1
 8004cc4:	6039      	str	r1, [r7, #0]
 8004cc6:	4649      	mov	r1, r9
 8004cc8:	414b      	adcs	r3, r1
 8004cca:	607b      	str	r3, [r7, #4]
 8004ccc:	f04f 0200 	mov.w	r2, #0
 8004cd0:	f04f 0300 	mov.w	r3, #0
 8004cd4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004cd8:	4659      	mov	r1, fp
 8004cda:	00cb      	lsls	r3, r1, #3
 8004cdc:	4651      	mov	r1, sl
 8004cde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ce2:	4651      	mov	r1, sl
 8004ce4:	00ca      	lsls	r2, r1, #3
 8004ce6:	4610      	mov	r0, r2
 8004ce8:	4619      	mov	r1, r3
 8004cea:	4603      	mov	r3, r0
 8004cec:	4642      	mov	r2, r8
 8004cee:	189b      	adds	r3, r3, r2
 8004cf0:	66bb      	str	r3, [r7, #104]	; 0x68
 8004cf2:	464b      	mov	r3, r9
 8004cf4:	460a      	mov	r2, r1
 8004cf6:	eb42 0303 	adc.w	r3, r2, r3
 8004cfa:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	663b      	str	r3, [r7, #96]	; 0x60
 8004d06:	667a      	str	r2, [r7, #100]	; 0x64
 8004d08:	f04f 0200 	mov.w	r2, #0
 8004d0c:	f04f 0300 	mov.w	r3, #0
 8004d10:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004d14:	4649      	mov	r1, r9
 8004d16:	008b      	lsls	r3, r1, #2
 8004d18:	4641      	mov	r1, r8
 8004d1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d1e:	4641      	mov	r1, r8
 8004d20:	008a      	lsls	r2, r1, #2
 8004d22:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004d26:	f7fb ff47 	bl	8000bb8 <__aeabi_uldivmod>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	4b0d      	ldr	r3, [pc, #52]	; (8004d64 <UART_SetConfig+0x4e4>)
 8004d30:	fba3 1302 	umull	r1, r3, r3, r2
 8004d34:	095b      	lsrs	r3, r3, #5
 8004d36:	2164      	movs	r1, #100	; 0x64
 8004d38:	fb01 f303 	mul.w	r3, r1, r3
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	011b      	lsls	r3, r3, #4
 8004d40:	3332      	adds	r3, #50	; 0x32
 8004d42:	4a08      	ldr	r2, [pc, #32]	; (8004d64 <UART_SetConfig+0x4e4>)
 8004d44:	fba2 2303 	umull	r2, r3, r2, r3
 8004d48:	095b      	lsrs	r3, r3, #5
 8004d4a:	f003 020f 	and.w	r2, r3, #15
 8004d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4422      	add	r2, r4
 8004d56:	609a      	str	r2, [r3, #8]
}
 8004d58:	bf00      	nop
 8004d5a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d64:	51eb851f 	.word	0x51eb851f

08004d68 <__cvt>:
 8004d68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d6c:	ec55 4b10 	vmov	r4, r5, d0
 8004d70:	2d00      	cmp	r5, #0
 8004d72:	460e      	mov	r6, r1
 8004d74:	4619      	mov	r1, r3
 8004d76:	462b      	mov	r3, r5
 8004d78:	bfbb      	ittet	lt
 8004d7a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004d7e:	461d      	movlt	r5, r3
 8004d80:	2300      	movge	r3, #0
 8004d82:	232d      	movlt	r3, #45	; 0x2d
 8004d84:	700b      	strb	r3, [r1, #0]
 8004d86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d88:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004d8c:	4691      	mov	r9, r2
 8004d8e:	f023 0820 	bic.w	r8, r3, #32
 8004d92:	bfbc      	itt	lt
 8004d94:	4622      	movlt	r2, r4
 8004d96:	4614      	movlt	r4, r2
 8004d98:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d9c:	d005      	beq.n	8004daa <__cvt+0x42>
 8004d9e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004da2:	d100      	bne.n	8004da6 <__cvt+0x3e>
 8004da4:	3601      	adds	r6, #1
 8004da6:	2102      	movs	r1, #2
 8004da8:	e000      	b.n	8004dac <__cvt+0x44>
 8004daa:	2103      	movs	r1, #3
 8004dac:	ab03      	add	r3, sp, #12
 8004dae:	9301      	str	r3, [sp, #4]
 8004db0:	ab02      	add	r3, sp, #8
 8004db2:	9300      	str	r3, [sp, #0]
 8004db4:	ec45 4b10 	vmov	d0, r4, r5
 8004db8:	4653      	mov	r3, sl
 8004dba:	4632      	mov	r2, r6
 8004dbc:	f000 fe68 	bl	8005a90 <_dtoa_r>
 8004dc0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004dc4:	4607      	mov	r7, r0
 8004dc6:	d102      	bne.n	8004dce <__cvt+0x66>
 8004dc8:	f019 0f01 	tst.w	r9, #1
 8004dcc:	d022      	beq.n	8004e14 <__cvt+0xac>
 8004dce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004dd2:	eb07 0906 	add.w	r9, r7, r6
 8004dd6:	d110      	bne.n	8004dfa <__cvt+0x92>
 8004dd8:	783b      	ldrb	r3, [r7, #0]
 8004dda:	2b30      	cmp	r3, #48	; 0x30
 8004ddc:	d10a      	bne.n	8004df4 <__cvt+0x8c>
 8004dde:	2200      	movs	r2, #0
 8004de0:	2300      	movs	r3, #0
 8004de2:	4620      	mov	r0, r4
 8004de4:	4629      	mov	r1, r5
 8004de6:	f7fb fe77 	bl	8000ad8 <__aeabi_dcmpeq>
 8004dea:	b918      	cbnz	r0, 8004df4 <__cvt+0x8c>
 8004dec:	f1c6 0601 	rsb	r6, r6, #1
 8004df0:	f8ca 6000 	str.w	r6, [sl]
 8004df4:	f8da 3000 	ldr.w	r3, [sl]
 8004df8:	4499      	add	r9, r3
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	4620      	mov	r0, r4
 8004e00:	4629      	mov	r1, r5
 8004e02:	f7fb fe69 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e06:	b108      	cbz	r0, 8004e0c <__cvt+0xa4>
 8004e08:	f8cd 900c 	str.w	r9, [sp, #12]
 8004e0c:	2230      	movs	r2, #48	; 0x30
 8004e0e:	9b03      	ldr	r3, [sp, #12]
 8004e10:	454b      	cmp	r3, r9
 8004e12:	d307      	bcc.n	8004e24 <__cvt+0xbc>
 8004e14:	9b03      	ldr	r3, [sp, #12]
 8004e16:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e18:	1bdb      	subs	r3, r3, r7
 8004e1a:	4638      	mov	r0, r7
 8004e1c:	6013      	str	r3, [r2, #0]
 8004e1e:	b004      	add	sp, #16
 8004e20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e24:	1c59      	adds	r1, r3, #1
 8004e26:	9103      	str	r1, [sp, #12]
 8004e28:	701a      	strb	r2, [r3, #0]
 8004e2a:	e7f0      	b.n	8004e0e <__cvt+0xa6>

08004e2c <__exponent>:
 8004e2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2900      	cmp	r1, #0
 8004e32:	bfb8      	it	lt
 8004e34:	4249      	neglt	r1, r1
 8004e36:	f803 2b02 	strb.w	r2, [r3], #2
 8004e3a:	bfb4      	ite	lt
 8004e3c:	222d      	movlt	r2, #45	; 0x2d
 8004e3e:	222b      	movge	r2, #43	; 0x2b
 8004e40:	2909      	cmp	r1, #9
 8004e42:	7042      	strb	r2, [r0, #1]
 8004e44:	dd2a      	ble.n	8004e9c <__exponent+0x70>
 8004e46:	f10d 0207 	add.w	r2, sp, #7
 8004e4a:	4617      	mov	r7, r2
 8004e4c:	260a      	movs	r6, #10
 8004e4e:	4694      	mov	ip, r2
 8004e50:	fb91 f5f6 	sdiv	r5, r1, r6
 8004e54:	fb06 1415 	mls	r4, r6, r5, r1
 8004e58:	3430      	adds	r4, #48	; 0x30
 8004e5a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004e5e:	460c      	mov	r4, r1
 8004e60:	2c63      	cmp	r4, #99	; 0x63
 8004e62:	f102 32ff 	add.w	r2, r2, #4294967295
 8004e66:	4629      	mov	r1, r5
 8004e68:	dcf1      	bgt.n	8004e4e <__exponent+0x22>
 8004e6a:	3130      	adds	r1, #48	; 0x30
 8004e6c:	f1ac 0402 	sub.w	r4, ip, #2
 8004e70:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004e74:	1c41      	adds	r1, r0, #1
 8004e76:	4622      	mov	r2, r4
 8004e78:	42ba      	cmp	r2, r7
 8004e7a:	d30a      	bcc.n	8004e92 <__exponent+0x66>
 8004e7c:	f10d 0209 	add.w	r2, sp, #9
 8004e80:	eba2 020c 	sub.w	r2, r2, ip
 8004e84:	42bc      	cmp	r4, r7
 8004e86:	bf88      	it	hi
 8004e88:	2200      	movhi	r2, #0
 8004e8a:	4413      	add	r3, r2
 8004e8c:	1a18      	subs	r0, r3, r0
 8004e8e:	b003      	add	sp, #12
 8004e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e92:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004e96:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004e9a:	e7ed      	b.n	8004e78 <__exponent+0x4c>
 8004e9c:	2330      	movs	r3, #48	; 0x30
 8004e9e:	3130      	adds	r1, #48	; 0x30
 8004ea0:	7083      	strb	r3, [r0, #2]
 8004ea2:	70c1      	strb	r1, [r0, #3]
 8004ea4:	1d03      	adds	r3, r0, #4
 8004ea6:	e7f1      	b.n	8004e8c <__exponent+0x60>

08004ea8 <_printf_float>:
 8004ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eac:	ed2d 8b02 	vpush	{d8}
 8004eb0:	b08d      	sub	sp, #52	; 0x34
 8004eb2:	460c      	mov	r4, r1
 8004eb4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004eb8:	4616      	mov	r6, r2
 8004eba:	461f      	mov	r7, r3
 8004ebc:	4605      	mov	r5, r0
 8004ebe:	f000 fce7 	bl	8005890 <_localeconv_r>
 8004ec2:	f8d0 a000 	ldr.w	sl, [r0]
 8004ec6:	4650      	mov	r0, sl
 8004ec8:	f7fb f9da 	bl	8000280 <strlen>
 8004ecc:	2300      	movs	r3, #0
 8004ece:	930a      	str	r3, [sp, #40]	; 0x28
 8004ed0:	6823      	ldr	r3, [r4, #0]
 8004ed2:	9305      	str	r3, [sp, #20]
 8004ed4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ed8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004edc:	3307      	adds	r3, #7
 8004ede:	f023 0307 	bic.w	r3, r3, #7
 8004ee2:	f103 0208 	add.w	r2, r3, #8
 8004ee6:	f8c8 2000 	str.w	r2, [r8]
 8004eea:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004eee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004ef2:	9307      	str	r3, [sp, #28]
 8004ef4:	f8cd 8018 	str.w	r8, [sp, #24]
 8004ef8:	ee08 0a10 	vmov	s16, r0
 8004efc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004f00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f04:	4b9e      	ldr	r3, [pc, #632]	; (8005180 <_printf_float+0x2d8>)
 8004f06:	f04f 32ff 	mov.w	r2, #4294967295
 8004f0a:	f7fb fe17 	bl	8000b3c <__aeabi_dcmpun>
 8004f0e:	bb88      	cbnz	r0, 8004f74 <_printf_float+0xcc>
 8004f10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f14:	4b9a      	ldr	r3, [pc, #616]	; (8005180 <_printf_float+0x2d8>)
 8004f16:	f04f 32ff 	mov.w	r2, #4294967295
 8004f1a:	f7fb fdf1 	bl	8000b00 <__aeabi_dcmple>
 8004f1e:	bb48      	cbnz	r0, 8004f74 <_printf_float+0xcc>
 8004f20:	2200      	movs	r2, #0
 8004f22:	2300      	movs	r3, #0
 8004f24:	4640      	mov	r0, r8
 8004f26:	4649      	mov	r1, r9
 8004f28:	f7fb fde0 	bl	8000aec <__aeabi_dcmplt>
 8004f2c:	b110      	cbz	r0, 8004f34 <_printf_float+0x8c>
 8004f2e:	232d      	movs	r3, #45	; 0x2d
 8004f30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f34:	4a93      	ldr	r2, [pc, #588]	; (8005184 <_printf_float+0x2dc>)
 8004f36:	4b94      	ldr	r3, [pc, #592]	; (8005188 <_printf_float+0x2e0>)
 8004f38:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004f3c:	bf94      	ite	ls
 8004f3e:	4690      	movls	r8, r2
 8004f40:	4698      	movhi	r8, r3
 8004f42:	2303      	movs	r3, #3
 8004f44:	6123      	str	r3, [r4, #16]
 8004f46:	9b05      	ldr	r3, [sp, #20]
 8004f48:	f023 0304 	bic.w	r3, r3, #4
 8004f4c:	6023      	str	r3, [r4, #0]
 8004f4e:	f04f 0900 	mov.w	r9, #0
 8004f52:	9700      	str	r7, [sp, #0]
 8004f54:	4633      	mov	r3, r6
 8004f56:	aa0b      	add	r2, sp, #44	; 0x2c
 8004f58:	4621      	mov	r1, r4
 8004f5a:	4628      	mov	r0, r5
 8004f5c:	f000 f9da 	bl	8005314 <_printf_common>
 8004f60:	3001      	adds	r0, #1
 8004f62:	f040 8090 	bne.w	8005086 <_printf_float+0x1de>
 8004f66:	f04f 30ff 	mov.w	r0, #4294967295
 8004f6a:	b00d      	add	sp, #52	; 0x34
 8004f6c:	ecbd 8b02 	vpop	{d8}
 8004f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f74:	4642      	mov	r2, r8
 8004f76:	464b      	mov	r3, r9
 8004f78:	4640      	mov	r0, r8
 8004f7a:	4649      	mov	r1, r9
 8004f7c:	f7fb fdde 	bl	8000b3c <__aeabi_dcmpun>
 8004f80:	b140      	cbz	r0, 8004f94 <_printf_float+0xec>
 8004f82:	464b      	mov	r3, r9
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	bfbc      	itt	lt
 8004f88:	232d      	movlt	r3, #45	; 0x2d
 8004f8a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004f8e:	4a7f      	ldr	r2, [pc, #508]	; (800518c <_printf_float+0x2e4>)
 8004f90:	4b7f      	ldr	r3, [pc, #508]	; (8005190 <_printf_float+0x2e8>)
 8004f92:	e7d1      	b.n	8004f38 <_printf_float+0x90>
 8004f94:	6863      	ldr	r3, [r4, #4]
 8004f96:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004f9a:	9206      	str	r2, [sp, #24]
 8004f9c:	1c5a      	adds	r2, r3, #1
 8004f9e:	d13f      	bne.n	8005020 <_printf_float+0x178>
 8004fa0:	2306      	movs	r3, #6
 8004fa2:	6063      	str	r3, [r4, #4]
 8004fa4:	9b05      	ldr	r3, [sp, #20]
 8004fa6:	6861      	ldr	r1, [r4, #4]
 8004fa8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004fac:	2300      	movs	r3, #0
 8004fae:	9303      	str	r3, [sp, #12]
 8004fb0:	ab0a      	add	r3, sp, #40	; 0x28
 8004fb2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004fb6:	ab09      	add	r3, sp, #36	; 0x24
 8004fb8:	ec49 8b10 	vmov	d0, r8, r9
 8004fbc:	9300      	str	r3, [sp, #0]
 8004fbe:	6022      	str	r2, [r4, #0]
 8004fc0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004fc4:	4628      	mov	r0, r5
 8004fc6:	f7ff fecf 	bl	8004d68 <__cvt>
 8004fca:	9b06      	ldr	r3, [sp, #24]
 8004fcc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004fce:	2b47      	cmp	r3, #71	; 0x47
 8004fd0:	4680      	mov	r8, r0
 8004fd2:	d108      	bne.n	8004fe6 <_printf_float+0x13e>
 8004fd4:	1cc8      	adds	r0, r1, #3
 8004fd6:	db02      	blt.n	8004fde <_printf_float+0x136>
 8004fd8:	6863      	ldr	r3, [r4, #4]
 8004fda:	4299      	cmp	r1, r3
 8004fdc:	dd41      	ble.n	8005062 <_printf_float+0x1ba>
 8004fde:	f1ab 0302 	sub.w	r3, fp, #2
 8004fe2:	fa5f fb83 	uxtb.w	fp, r3
 8004fe6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004fea:	d820      	bhi.n	800502e <_printf_float+0x186>
 8004fec:	3901      	subs	r1, #1
 8004fee:	465a      	mov	r2, fp
 8004ff0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004ff4:	9109      	str	r1, [sp, #36]	; 0x24
 8004ff6:	f7ff ff19 	bl	8004e2c <__exponent>
 8004ffa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ffc:	1813      	adds	r3, r2, r0
 8004ffe:	2a01      	cmp	r2, #1
 8005000:	4681      	mov	r9, r0
 8005002:	6123      	str	r3, [r4, #16]
 8005004:	dc02      	bgt.n	800500c <_printf_float+0x164>
 8005006:	6822      	ldr	r2, [r4, #0]
 8005008:	07d2      	lsls	r2, r2, #31
 800500a:	d501      	bpl.n	8005010 <_printf_float+0x168>
 800500c:	3301      	adds	r3, #1
 800500e:	6123      	str	r3, [r4, #16]
 8005010:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005014:	2b00      	cmp	r3, #0
 8005016:	d09c      	beq.n	8004f52 <_printf_float+0xaa>
 8005018:	232d      	movs	r3, #45	; 0x2d
 800501a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800501e:	e798      	b.n	8004f52 <_printf_float+0xaa>
 8005020:	9a06      	ldr	r2, [sp, #24]
 8005022:	2a47      	cmp	r2, #71	; 0x47
 8005024:	d1be      	bne.n	8004fa4 <_printf_float+0xfc>
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1bc      	bne.n	8004fa4 <_printf_float+0xfc>
 800502a:	2301      	movs	r3, #1
 800502c:	e7b9      	b.n	8004fa2 <_printf_float+0xfa>
 800502e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005032:	d118      	bne.n	8005066 <_printf_float+0x1be>
 8005034:	2900      	cmp	r1, #0
 8005036:	6863      	ldr	r3, [r4, #4]
 8005038:	dd0b      	ble.n	8005052 <_printf_float+0x1aa>
 800503a:	6121      	str	r1, [r4, #16]
 800503c:	b913      	cbnz	r3, 8005044 <_printf_float+0x19c>
 800503e:	6822      	ldr	r2, [r4, #0]
 8005040:	07d0      	lsls	r0, r2, #31
 8005042:	d502      	bpl.n	800504a <_printf_float+0x1a2>
 8005044:	3301      	adds	r3, #1
 8005046:	440b      	add	r3, r1
 8005048:	6123      	str	r3, [r4, #16]
 800504a:	65a1      	str	r1, [r4, #88]	; 0x58
 800504c:	f04f 0900 	mov.w	r9, #0
 8005050:	e7de      	b.n	8005010 <_printf_float+0x168>
 8005052:	b913      	cbnz	r3, 800505a <_printf_float+0x1b2>
 8005054:	6822      	ldr	r2, [r4, #0]
 8005056:	07d2      	lsls	r2, r2, #31
 8005058:	d501      	bpl.n	800505e <_printf_float+0x1b6>
 800505a:	3302      	adds	r3, #2
 800505c:	e7f4      	b.n	8005048 <_printf_float+0x1a0>
 800505e:	2301      	movs	r3, #1
 8005060:	e7f2      	b.n	8005048 <_printf_float+0x1a0>
 8005062:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005068:	4299      	cmp	r1, r3
 800506a:	db05      	blt.n	8005078 <_printf_float+0x1d0>
 800506c:	6823      	ldr	r3, [r4, #0]
 800506e:	6121      	str	r1, [r4, #16]
 8005070:	07d8      	lsls	r0, r3, #31
 8005072:	d5ea      	bpl.n	800504a <_printf_float+0x1a2>
 8005074:	1c4b      	adds	r3, r1, #1
 8005076:	e7e7      	b.n	8005048 <_printf_float+0x1a0>
 8005078:	2900      	cmp	r1, #0
 800507a:	bfd4      	ite	le
 800507c:	f1c1 0202 	rsble	r2, r1, #2
 8005080:	2201      	movgt	r2, #1
 8005082:	4413      	add	r3, r2
 8005084:	e7e0      	b.n	8005048 <_printf_float+0x1a0>
 8005086:	6823      	ldr	r3, [r4, #0]
 8005088:	055a      	lsls	r2, r3, #21
 800508a:	d407      	bmi.n	800509c <_printf_float+0x1f4>
 800508c:	6923      	ldr	r3, [r4, #16]
 800508e:	4642      	mov	r2, r8
 8005090:	4631      	mov	r1, r6
 8005092:	4628      	mov	r0, r5
 8005094:	47b8      	blx	r7
 8005096:	3001      	adds	r0, #1
 8005098:	d12c      	bne.n	80050f4 <_printf_float+0x24c>
 800509a:	e764      	b.n	8004f66 <_printf_float+0xbe>
 800509c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80050a0:	f240 80e0 	bls.w	8005264 <_printf_float+0x3bc>
 80050a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80050a8:	2200      	movs	r2, #0
 80050aa:	2300      	movs	r3, #0
 80050ac:	f7fb fd14 	bl	8000ad8 <__aeabi_dcmpeq>
 80050b0:	2800      	cmp	r0, #0
 80050b2:	d034      	beq.n	800511e <_printf_float+0x276>
 80050b4:	4a37      	ldr	r2, [pc, #220]	; (8005194 <_printf_float+0x2ec>)
 80050b6:	2301      	movs	r3, #1
 80050b8:	4631      	mov	r1, r6
 80050ba:	4628      	mov	r0, r5
 80050bc:	47b8      	blx	r7
 80050be:	3001      	adds	r0, #1
 80050c0:	f43f af51 	beq.w	8004f66 <_printf_float+0xbe>
 80050c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050c8:	429a      	cmp	r2, r3
 80050ca:	db02      	blt.n	80050d2 <_printf_float+0x22a>
 80050cc:	6823      	ldr	r3, [r4, #0]
 80050ce:	07d8      	lsls	r0, r3, #31
 80050d0:	d510      	bpl.n	80050f4 <_printf_float+0x24c>
 80050d2:	ee18 3a10 	vmov	r3, s16
 80050d6:	4652      	mov	r2, sl
 80050d8:	4631      	mov	r1, r6
 80050da:	4628      	mov	r0, r5
 80050dc:	47b8      	blx	r7
 80050de:	3001      	adds	r0, #1
 80050e0:	f43f af41 	beq.w	8004f66 <_printf_float+0xbe>
 80050e4:	f04f 0800 	mov.w	r8, #0
 80050e8:	f104 091a 	add.w	r9, r4, #26
 80050ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050ee:	3b01      	subs	r3, #1
 80050f0:	4543      	cmp	r3, r8
 80050f2:	dc09      	bgt.n	8005108 <_printf_float+0x260>
 80050f4:	6823      	ldr	r3, [r4, #0]
 80050f6:	079b      	lsls	r3, r3, #30
 80050f8:	f100 8107 	bmi.w	800530a <_printf_float+0x462>
 80050fc:	68e0      	ldr	r0, [r4, #12]
 80050fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005100:	4298      	cmp	r0, r3
 8005102:	bfb8      	it	lt
 8005104:	4618      	movlt	r0, r3
 8005106:	e730      	b.n	8004f6a <_printf_float+0xc2>
 8005108:	2301      	movs	r3, #1
 800510a:	464a      	mov	r2, r9
 800510c:	4631      	mov	r1, r6
 800510e:	4628      	mov	r0, r5
 8005110:	47b8      	blx	r7
 8005112:	3001      	adds	r0, #1
 8005114:	f43f af27 	beq.w	8004f66 <_printf_float+0xbe>
 8005118:	f108 0801 	add.w	r8, r8, #1
 800511c:	e7e6      	b.n	80050ec <_printf_float+0x244>
 800511e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005120:	2b00      	cmp	r3, #0
 8005122:	dc39      	bgt.n	8005198 <_printf_float+0x2f0>
 8005124:	4a1b      	ldr	r2, [pc, #108]	; (8005194 <_printf_float+0x2ec>)
 8005126:	2301      	movs	r3, #1
 8005128:	4631      	mov	r1, r6
 800512a:	4628      	mov	r0, r5
 800512c:	47b8      	blx	r7
 800512e:	3001      	adds	r0, #1
 8005130:	f43f af19 	beq.w	8004f66 <_printf_float+0xbe>
 8005134:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005138:	4313      	orrs	r3, r2
 800513a:	d102      	bne.n	8005142 <_printf_float+0x29a>
 800513c:	6823      	ldr	r3, [r4, #0]
 800513e:	07d9      	lsls	r1, r3, #31
 8005140:	d5d8      	bpl.n	80050f4 <_printf_float+0x24c>
 8005142:	ee18 3a10 	vmov	r3, s16
 8005146:	4652      	mov	r2, sl
 8005148:	4631      	mov	r1, r6
 800514a:	4628      	mov	r0, r5
 800514c:	47b8      	blx	r7
 800514e:	3001      	adds	r0, #1
 8005150:	f43f af09 	beq.w	8004f66 <_printf_float+0xbe>
 8005154:	f04f 0900 	mov.w	r9, #0
 8005158:	f104 0a1a 	add.w	sl, r4, #26
 800515c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800515e:	425b      	negs	r3, r3
 8005160:	454b      	cmp	r3, r9
 8005162:	dc01      	bgt.n	8005168 <_printf_float+0x2c0>
 8005164:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005166:	e792      	b.n	800508e <_printf_float+0x1e6>
 8005168:	2301      	movs	r3, #1
 800516a:	4652      	mov	r2, sl
 800516c:	4631      	mov	r1, r6
 800516e:	4628      	mov	r0, r5
 8005170:	47b8      	blx	r7
 8005172:	3001      	adds	r0, #1
 8005174:	f43f aef7 	beq.w	8004f66 <_printf_float+0xbe>
 8005178:	f109 0901 	add.w	r9, r9, #1
 800517c:	e7ee      	b.n	800515c <_printf_float+0x2b4>
 800517e:	bf00      	nop
 8005180:	7fefffff 	.word	0x7fefffff
 8005184:	08007afc 	.word	0x08007afc
 8005188:	08007b00 	.word	0x08007b00
 800518c:	08007b04 	.word	0x08007b04
 8005190:	08007b08 	.word	0x08007b08
 8005194:	08007b0c 	.word	0x08007b0c
 8005198:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800519a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800519c:	429a      	cmp	r2, r3
 800519e:	bfa8      	it	ge
 80051a0:	461a      	movge	r2, r3
 80051a2:	2a00      	cmp	r2, #0
 80051a4:	4691      	mov	r9, r2
 80051a6:	dc37      	bgt.n	8005218 <_printf_float+0x370>
 80051a8:	f04f 0b00 	mov.w	fp, #0
 80051ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051b0:	f104 021a 	add.w	r2, r4, #26
 80051b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80051b6:	9305      	str	r3, [sp, #20]
 80051b8:	eba3 0309 	sub.w	r3, r3, r9
 80051bc:	455b      	cmp	r3, fp
 80051be:	dc33      	bgt.n	8005228 <_printf_float+0x380>
 80051c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051c4:	429a      	cmp	r2, r3
 80051c6:	db3b      	blt.n	8005240 <_printf_float+0x398>
 80051c8:	6823      	ldr	r3, [r4, #0]
 80051ca:	07da      	lsls	r2, r3, #31
 80051cc:	d438      	bmi.n	8005240 <_printf_float+0x398>
 80051ce:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80051d2:	eba2 0903 	sub.w	r9, r2, r3
 80051d6:	9b05      	ldr	r3, [sp, #20]
 80051d8:	1ad2      	subs	r2, r2, r3
 80051da:	4591      	cmp	r9, r2
 80051dc:	bfa8      	it	ge
 80051de:	4691      	movge	r9, r2
 80051e0:	f1b9 0f00 	cmp.w	r9, #0
 80051e4:	dc35      	bgt.n	8005252 <_printf_float+0x3aa>
 80051e6:	f04f 0800 	mov.w	r8, #0
 80051ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051ee:	f104 0a1a 	add.w	sl, r4, #26
 80051f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051f6:	1a9b      	subs	r3, r3, r2
 80051f8:	eba3 0309 	sub.w	r3, r3, r9
 80051fc:	4543      	cmp	r3, r8
 80051fe:	f77f af79 	ble.w	80050f4 <_printf_float+0x24c>
 8005202:	2301      	movs	r3, #1
 8005204:	4652      	mov	r2, sl
 8005206:	4631      	mov	r1, r6
 8005208:	4628      	mov	r0, r5
 800520a:	47b8      	blx	r7
 800520c:	3001      	adds	r0, #1
 800520e:	f43f aeaa 	beq.w	8004f66 <_printf_float+0xbe>
 8005212:	f108 0801 	add.w	r8, r8, #1
 8005216:	e7ec      	b.n	80051f2 <_printf_float+0x34a>
 8005218:	4613      	mov	r3, r2
 800521a:	4631      	mov	r1, r6
 800521c:	4642      	mov	r2, r8
 800521e:	4628      	mov	r0, r5
 8005220:	47b8      	blx	r7
 8005222:	3001      	adds	r0, #1
 8005224:	d1c0      	bne.n	80051a8 <_printf_float+0x300>
 8005226:	e69e      	b.n	8004f66 <_printf_float+0xbe>
 8005228:	2301      	movs	r3, #1
 800522a:	4631      	mov	r1, r6
 800522c:	4628      	mov	r0, r5
 800522e:	9205      	str	r2, [sp, #20]
 8005230:	47b8      	blx	r7
 8005232:	3001      	adds	r0, #1
 8005234:	f43f ae97 	beq.w	8004f66 <_printf_float+0xbe>
 8005238:	9a05      	ldr	r2, [sp, #20]
 800523a:	f10b 0b01 	add.w	fp, fp, #1
 800523e:	e7b9      	b.n	80051b4 <_printf_float+0x30c>
 8005240:	ee18 3a10 	vmov	r3, s16
 8005244:	4652      	mov	r2, sl
 8005246:	4631      	mov	r1, r6
 8005248:	4628      	mov	r0, r5
 800524a:	47b8      	blx	r7
 800524c:	3001      	adds	r0, #1
 800524e:	d1be      	bne.n	80051ce <_printf_float+0x326>
 8005250:	e689      	b.n	8004f66 <_printf_float+0xbe>
 8005252:	9a05      	ldr	r2, [sp, #20]
 8005254:	464b      	mov	r3, r9
 8005256:	4442      	add	r2, r8
 8005258:	4631      	mov	r1, r6
 800525a:	4628      	mov	r0, r5
 800525c:	47b8      	blx	r7
 800525e:	3001      	adds	r0, #1
 8005260:	d1c1      	bne.n	80051e6 <_printf_float+0x33e>
 8005262:	e680      	b.n	8004f66 <_printf_float+0xbe>
 8005264:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005266:	2a01      	cmp	r2, #1
 8005268:	dc01      	bgt.n	800526e <_printf_float+0x3c6>
 800526a:	07db      	lsls	r3, r3, #31
 800526c:	d53a      	bpl.n	80052e4 <_printf_float+0x43c>
 800526e:	2301      	movs	r3, #1
 8005270:	4642      	mov	r2, r8
 8005272:	4631      	mov	r1, r6
 8005274:	4628      	mov	r0, r5
 8005276:	47b8      	blx	r7
 8005278:	3001      	adds	r0, #1
 800527a:	f43f ae74 	beq.w	8004f66 <_printf_float+0xbe>
 800527e:	ee18 3a10 	vmov	r3, s16
 8005282:	4652      	mov	r2, sl
 8005284:	4631      	mov	r1, r6
 8005286:	4628      	mov	r0, r5
 8005288:	47b8      	blx	r7
 800528a:	3001      	adds	r0, #1
 800528c:	f43f ae6b 	beq.w	8004f66 <_printf_float+0xbe>
 8005290:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005294:	2200      	movs	r2, #0
 8005296:	2300      	movs	r3, #0
 8005298:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800529c:	f7fb fc1c 	bl	8000ad8 <__aeabi_dcmpeq>
 80052a0:	b9d8      	cbnz	r0, 80052da <_printf_float+0x432>
 80052a2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80052a6:	f108 0201 	add.w	r2, r8, #1
 80052aa:	4631      	mov	r1, r6
 80052ac:	4628      	mov	r0, r5
 80052ae:	47b8      	blx	r7
 80052b0:	3001      	adds	r0, #1
 80052b2:	d10e      	bne.n	80052d2 <_printf_float+0x42a>
 80052b4:	e657      	b.n	8004f66 <_printf_float+0xbe>
 80052b6:	2301      	movs	r3, #1
 80052b8:	4652      	mov	r2, sl
 80052ba:	4631      	mov	r1, r6
 80052bc:	4628      	mov	r0, r5
 80052be:	47b8      	blx	r7
 80052c0:	3001      	adds	r0, #1
 80052c2:	f43f ae50 	beq.w	8004f66 <_printf_float+0xbe>
 80052c6:	f108 0801 	add.w	r8, r8, #1
 80052ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052cc:	3b01      	subs	r3, #1
 80052ce:	4543      	cmp	r3, r8
 80052d0:	dcf1      	bgt.n	80052b6 <_printf_float+0x40e>
 80052d2:	464b      	mov	r3, r9
 80052d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80052d8:	e6da      	b.n	8005090 <_printf_float+0x1e8>
 80052da:	f04f 0800 	mov.w	r8, #0
 80052de:	f104 0a1a 	add.w	sl, r4, #26
 80052e2:	e7f2      	b.n	80052ca <_printf_float+0x422>
 80052e4:	2301      	movs	r3, #1
 80052e6:	4642      	mov	r2, r8
 80052e8:	e7df      	b.n	80052aa <_printf_float+0x402>
 80052ea:	2301      	movs	r3, #1
 80052ec:	464a      	mov	r2, r9
 80052ee:	4631      	mov	r1, r6
 80052f0:	4628      	mov	r0, r5
 80052f2:	47b8      	blx	r7
 80052f4:	3001      	adds	r0, #1
 80052f6:	f43f ae36 	beq.w	8004f66 <_printf_float+0xbe>
 80052fa:	f108 0801 	add.w	r8, r8, #1
 80052fe:	68e3      	ldr	r3, [r4, #12]
 8005300:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005302:	1a5b      	subs	r3, r3, r1
 8005304:	4543      	cmp	r3, r8
 8005306:	dcf0      	bgt.n	80052ea <_printf_float+0x442>
 8005308:	e6f8      	b.n	80050fc <_printf_float+0x254>
 800530a:	f04f 0800 	mov.w	r8, #0
 800530e:	f104 0919 	add.w	r9, r4, #25
 8005312:	e7f4      	b.n	80052fe <_printf_float+0x456>

08005314 <_printf_common>:
 8005314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005318:	4616      	mov	r6, r2
 800531a:	4699      	mov	r9, r3
 800531c:	688a      	ldr	r2, [r1, #8]
 800531e:	690b      	ldr	r3, [r1, #16]
 8005320:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005324:	4293      	cmp	r3, r2
 8005326:	bfb8      	it	lt
 8005328:	4613      	movlt	r3, r2
 800532a:	6033      	str	r3, [r6, #0]
 800532c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005330:	4607      	mov	r7, r0
 8005332:	460c      	mov	r4, r1
 8005334:	b10a      	cbz	r2, 800533a <_printf_common+0x26>
 8005336:	3301      	adds	r3, #1
 8005338:	6033      	str	r3, [r6, #0]
 800533a:	6823      	ldr	r3, [r4, #0]
 800533c:	0699      	lsls	r1, r3, #26
 800533e:	bf42      	ittt	mi
 8005340:	6833      	ldrmi	r3, [r6, #0]
 8005342:	3302      	addmi	r3, #2
 8005344:	6033      	strmi	r3, [r6, #0]
 8005346:	6825      	ldr	r5, [r4, #0]
 8005348:	f015 0506 	ands.w	r5, r5, #6
 800534c:	d106      	bne.n	800535c <_printf_common+0x48>
 800534e:	f104 0a19 	add.w	sl, r4, #25
 8005352:	68e3      	ldr	r3, [r4, #12]
 8005354:	6832      	ldr	r2, [r6, #0]
 8005356:	1a9b      	subs	r3, r3, r2
 8005358:	42ab      	cmp	r3, r5
 800535a:	dc26      	bgt.n	80053aa <_printf_common+0x96>
 800535c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005360:	1e13      	subs	r3, r2, #0
 8005362:	6822      	ldr	r2, [r4, #0]
 8005364:	bf18      	it	ne
 8005366:	2301      	movne	r3, #1
 8005368:	0692      	lsls	r2, r2, #26
 800536a:	d42b      	bmi.n	80053c4 <_printf_common+0xb0>
 800536c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005370:	4649      	mov	r1, r9
 8005372:	4638      	mov	r0, r7
 8005374:	47c0      	blx	r8
 8005376:	3001      	adds	r0, #1
 8005378:	d01e      	beq.n	80053b8 <_printf_common+0xa4>
 800537a:	6823      	ldr	r3, [r4, #0]
 800537c:	6922      	ldr	r2, [r4, #16]
 800537e:	f003 0306 	and.w	r3, r3, #6
 8005382:	2b04      	cmp	r3, #4
 8005384:	bf02      	ittt	eq
 8005386:	68e5      	ldreq	r5, [r4, #12]
 8005388:	6833      	ldreq	r3, [r6, #0]
 800538a:	1aed      	subeq	r5, r5, r3
 800538c:	68a3      	ldr	r3, [r4, #8]
 800538e:	bf0c      	ite	eq
 8005390:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005394:	2500      	movne	r5, #0
 8005396:	4293      	cmp	r3, r2
 8005398:	bfc4      	itt	gt
 800539a:	1a9b      	subgt	r3, r3, r2
 800539c:	18ed      	addgt	r5, r5, r3
 800539e:	2600      	movs	r6, #0
 80053a0:	341a      	adds	r4, #26
 80053a2:	42b5      	cmp	r5, r6
 80053a4:	d11a      	bne.n	80053dc <_printf_common+0xc8>
 80053a6:	2000      	movs	r0, #0
 80053a8:	e008      	b.n	80053bc <_printf_common+0xa8>
 80053aa:	2301      	movs	r3, #1
 80053ac:	4652      	mov	r2, sl
 80053ae:	4649      	mov	r1, r9
 80053b0:	4638      	mov	r0, r7
 80053b2:	47c0      	blx	r8
 80053b4:	3001      	adds	r0, #1
 80053b6:	d103      	bne.n	80053c0 <_printf_common+0xac>
 80053b8:	f04f 30ff 	mov.w	r0, #4294967295
 80053bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053c0:	3501      	adds	r5, #1
 80053c2:	e7c6      	b.n	8005352 <_printf_common+0x3e>
 80053c4:	18e1      	adds	r1, r4, r3
 80053c6:	1c5a      	adds	r2, r3, #1
 80053c8:	2030      	movs	r0, #48	; 0x30
 80053ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80053ce:	4422      	add	r2, r4
 80053d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80053d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80053d8:	3302      	adds	r3, #2
 80053da:	e7c7      	b.n	800536c <_printf_common+0x58>
 80053dc:	2301      	movs	r3, #1
 80053de:	4622      	mov	r2, r4
 80053e0:	4649      	mov	r1, r9
 80053e2:	4638      	mov	r0, r7
 80053e4:	47c0      	blx	r8
 80053e6:	3001      	adds	r0, #1
 80053e8:	d0e6      	beq.n	80053b8 <_printf_common+0xa4>
 80053ea:	3601      	adds	r6, #1
 80053ec:	e7d9      	b.n	80053a2 <_printf_common+0x8e>
	...

080053f0 <_printf_i>:
 80053f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053f4:	7e0f      	ldrb	r7, [r1, #24]
 80053f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053f8:	2f78      	cmp	r7, #120	; 0x78
 80053fa:	4691      	mov	r9, r2
 80053fc:	4680      	mov	r8, r0
 80053fe:	460c      	mov	r4, r1
 8005400:	469a      	mov	sl, r3
 8005402:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005406:	d807      	bhi.n	8005418 <_printf_i+0x28>
 8005408:	2f62      	cmp	r7, #98	; 0x62
 800540a:	d80a      	bhi.n	8005422 <_printf_i+0x32>
 800540c:	2f00      	cmp	r7, #0
 800540e:	f000 80d4 	beq.w	80055ba <_printf_i+0x1ca>
 8005412:	2f58      	cmp	r7, #88	; 0x58
 8005414:	f000 80c0 	beq.w	8005598 <_printf_i+0x1a8>
 8005418:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800541c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005420:	e03a      	b.n	8005498 <_printf_i+0xa8>
 8005422:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005426:	2b15      	cmp	r3, #21
 8005428:	d8f6      	bhi.n	8005418 <_printf_i+0x28>
 800542a:	a101      	add	r1, pc, #4	; (adr r1, 8005430 <_printf_i+0x40>)
 800542c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005430:	08005489 	.word	0x08005489
 8005434:	0800549d 	.word	0x0800549d
 8005438:	08005419 	.word	0x08005419
 800543c:	08005419 	.word	0x08005419
 8005440:	08005419 	.word	0x08005419
 8005444:	08005419 	.word	0x08005419
 8005448:	0800549d 	.word	0x0800549d
 800544c:	08005419 	.word	0x08005419
 8005450:	08005419 	.word	0x08005419
 8005454:	08005419 	.word	0x08005419
 8005458:	08005419 	.word	0x08005419
 800545c:	080055a1 	.word	0x080055a1
 8005460:	080054c9 	.word	0x080054c9
 8005464:	0800555b 	.word	0x0800555b
 8005468:	08005419 	.word	0x08005419
 800546c:	08005419 	.word	0x08005419
 8005470:	080055c3 	.word	0x080055c3
 8005474:	08005419 	.word	0x08005419
 8005478:	080054c9 	.word	0x080054c9
 800547c:	08005419 	.word	0x08005419
 8005480:	08005419 	.word	0x08005419
 8005484:	08005563 	.word	0x08005563
 8005488:	682b      	ldr	r3, [r5, #0]
 800548a:	1d1a      	adds	r2, r3, #4
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	602a      	str	r2, [r5, #0]
 8005490:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005494:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005498:	2301      	movs	r3, #1
 800549a:	e09f      	b.n	80055dc <_printf_i+0x1ec>
 800549c:	6820      	ldr	r0, [r4, #0]
 800549e:	682b      	ldr	r3, [r5, #0]
 80054a0:	0607      	lsls	r7, r0, #24
 80054a2:	f103 0104 	add.w	r1, r3, #4
 80054a6:	6029      	str	r1, [r5, #0]
 80054a8:	d501      	bpl.n	80054ae <_printf_i+0xbe>
 80054aa:	681e      	ldr	r6, [r3, #0]
 80054ac:	e003      	b.n	80054b6 <_printf_i+0xc6>
 80054ae:	0646      	lsls	r6, r0, #25
 80054b0:	d5fb      	bpl.n	80054aa <_printf_i+0xba>
 80054b2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80054b6:	2e00      	cmp	r6, #0
 80054b8:	da03      	bge.n	80054c2 <_printf_i+0xd2>
 80054ba:	232d      	movs	r3, #45	; 0x2d
 80054bc:	4276      	negs	r6, r6
 80054be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054c2:	485a      	ldr	r0, [pc, #360]	; (800562c <_printf_i+0x23c>)
 80054c4:	230a      	movs	r3, #10
 80054c6:	e012      	b.n	80054ee <_printf_i+0xfe>
 80054c8:	682b      	ldr	r3, [r5, #0]
 80054ca:	6820      	ldr	r0, [r4, #0]
 80054cc:	1d19      	adds	r1, r3, #4
 80054ce:	6029      	str	r1, [r5, #0]
 80054d0:	0605      	lsls	r5, r0, #24
 80054d2:	d501      	bpl.n	80054d8 <_printf_i+0xe8>
 80054d4:	681e      	ldr	r6, [r3, #0]
 80054d6:	e002      	b.n	80054de <_printf_i+0xee>
 80054d8:	0641      	lsls	r1, r0, #25
 80054da:	d5fb      	bpl.n	80054d4 <_printf_i+0xe4>
 80054dc:	881e      	ldrh	r6, [r3, #0]
 80054de:	4853      	ldr	r0, [pc, #332]	; (800562c <_printf_i+0x23c>)
 80054e0:	2f6f      	cmp	r7, #111	; 0x6f
 80054e2:	bf0c      	ite	eq
 80054e4:	2308      	moveq	r3, #8
 80054e6:	230a      	movne	r3, #10
 80054e8:	2100      	movs	r1, #0
 80054ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80054ee:	6865      	ldr	r5, [r4, #4]
 80054f0:	60a5      	str	r5, [r4, #8]
 80054f2:	2d00      	cmp	r5, #0
 80054f4:	bfa2      	ittt	ge
 80054f6:	6821      	ldrge	r1, [r4, #0]
 80054f8:	f021 0104 	bicge.w	r1, r1, #4
 80054fc:	6021      	strge	r1, [r4, #0]
 80054fe:	b90e      	cbnz	r6, 8005504 <_printf_i+0x114>
 8005500:	2d00      	cmp	r5, #0
 8005502:	d04b      	beq.n	800559c <_printf_i+0x1ac>
 8005504:	4615      	mov	r5, r2
 8005506:	fbb6 f1f3 	udiv	r1, r6, r3
 800550a:	fb03 6711 	mls	r7, r3, r1, r6
 800550e:	5dc7      	ldrb	r7, [r0, r7]
 8005510:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005514:	4637      	mov	r7, r6
 8005516:	42bb      	cmp	r3, r7
 8005518:	460e      	mov	r6, r1
 800551a:	d9f4      	bls.n	8005506 <_printf_i+0x116>
 800551c:	2b08      	cmp	r3, #8
 800551e:	d10b      	bne.n	8005538 <_printf_i+0x148>
 8005520:	6823      	ldr	r3, [r4, #0]
 8005522:	07de      	lsls	r6, r3, #31
 8005524:	d508      	bpl.n	8005538 <_printf_i+0x148>
 8005526:	6923      	ldr	r3, [r4, #16]
 8005528:	6861      	ldr	r1, [r4, #4]
 800552a:	4299      	cmp	r1, r3
 800552c:	bfde      	ittt	le
 800552e:	2330      	movle	r3, #48	; 0x30
 8005530:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005534:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005538:	1b52      	subs	r2, r2, r5
 800553a:	6122      	str	r2, [r4, #16]
 800553c:	f8cd a000 	str.w	sl, [sp]
 8005540:	464b      	mov	r3, r9
 8005542:	aa03      	add	r2, sp, #12
 8005544:	4621      	mov	r1, r4
 8005546:	4640      	mov	r0, r8
 8005548:	f7ff fee4 	bl	8005314 <_printf_common>
 800554c:	3001      	adds	r0, #1
 800554e:	d14a      	bne.n	80055e6 <_printf_i+0x1f6>
 8005550:	f04f 30ff 	mov.w	r0, #4294967295
 8005554:	b004      	add	sp, #16
 8005556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800555a:	6823      	ldr	r3, [r4, #0]
 800555c:	f043 0320 	orr.w	r3, r3, #32
 8005560:	6023      	str	r3, [r4, #0]
 8005562:	4833      	ldr	r0, [pc, #204]	; (8005630 <_printf_i+0x240>)
 8005564:	2778      	movs	r7, #120	; 0x78
 8005566:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800556a:	6823      	ldr	r3, [r4, #0]
 800556c:	6829      	ldr	r1, [r5, #0]
 800556e:	061f      	lsls	r7, r3, #24
 8005570:	f851 6b04 	ldr.w	r6, [r1], #4
 8005574:	d402      	bmi.n	800557c <_printf_i+0x18c>
 8005576:	065f      	lsls	r7, r3, #25
 8005578:	bf48      	it	mi
 800557a:	b2b6      	uxthmi	r6, r6
 800557c:	07df      	lsls	r7, r3, #31
 800557e:	bf48      	it	mi
 8005580:	f043 0320 	orrmi.w	r3, r3, #32
 8005584:	6029      	str	r1, [r5, #0]
 8005586:	bf48      	it	mi
 8005588:	6023      	strmi	r3, [r4, #0]
 800558a:	b91e      	cbnz	r6, 8005594 <_printf_i+0x1a4>
 800558c:	6823      	ldr	r3, [r4, #0]
 800558e:	f023 0320 	bic.w	r3, r3, #32
 8005592:	6023      	str	r3, [r4, #0]
 8005594:	2310      	movs	r3, #16
 8005596:	e7a7      	b.n	80054e8 <_printf_i+0xf8>
 8005598:	4824      	ldr	r0, [pc, #144]	; (800562c <_printf_i+0x23c>)
 800559a:	e7e4      	b.n	8005566 <_printf_i+0x176>
 800559c:	4615      	mov	r5, r2
 800559e:	e7bd      	b.n	800551c <_printf_i+0x12c>
 80055a0:	682b      	ldr	r3, [r5, #0]
 80055a2:	6826      	ldr	r6, [r4, #0]
 80055a4:	6961      	ldr	r1, [r4, #20]
 80055a6:	1d18      	adds	r0, r3, #4
 80055a8:	6028      	str	r0, [r5, #0]
 80055aa:	0635      	lsls	r5, r6, #24
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	d501      	bpl.n	80055b4 <_printf_i+0x1c4>
 80055b0:	6019      	str	r1, [r3, #0]
 80055b2:	e002      	b.n	80055ba <_printf_i+0x1ca>
 80055b4:	0670      	lsls	r0, r6, #25
 80055b6:	d5fb      	bpl.n	80055b0 <_printf_i+0x1c0>
 80055b8:	8019      	strh	r1, [r3, #0]
 80055ba:	2300      	movs	r3, #0
 80055bc:	6123      	str	r3, [r4, #16]
 80055be:	4615      	mov	r5, r2
 80055c0:	e7bc      	b.n	800553c <_printf_i+0x14c>
 80055c2:	682b      	ldr	r3, [r5, #0]
 80055c4:	1d1a      	adds	r2, r3, #4
 80055c6:	602a      	str	r2, [r5, #0]
 80055c8:	681d      	ldr	r5, [r3, #0]
 80055ca:	6862      	ldr	r2, [r4, #4]
 80055cc:	2100      	movs	r1, #0
 80055ce:	4628      	mov	r0, r5
 80055d0:	f7fa fe06 	bl	80001e0 <memchr>
 80055d4:	b108      	cbz	r0, 80055da <_printf_i+0x1ea>
 80055d6:	1b40      	subs	r0, r0, r5
 80055d8:	6060      	str	r0, [r4, #4]
 80055da:	6863      	ldr	r3, [r4, #4]
 80055dc:	6123      	str	r3, [r4, #16]
 80055de:	2300      	movs	r3, #0
 80055e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055e4:	e7aa      	b.n	800553c <_printf_i+0x14c>
 80055e6:	6923      	ldr	r3, [r4, #16]
 80055e8:	462a      	mov	r2, r5
 80055ea:	4649      	mov	r1, r9
 80055ec:	4640      	mov	r0, r8
 80055ee:	47d0      	blx	sl
 80055f0:	3001      	adds	r0, #1
 80055f2:	d0ad      	beq.n	8005550 <_printf_i+0x160>
 80055f4:	6823      	ldr	r3, [r4, #0]
 80055f6:	079b      	lsls	r3, r3, #30
 80055f8:	d413      	bmi.n	8005622 <_printf_i+0x232>
 80055fa:	68e0      	ldr	r0, [r4, #12]
 80055fc:	9b03      	ldr	r3, [sp, #12]
 80055fe:	4298      	cmp	r0, r3
 8005600:	bfb8      	it	lt
 8005602:	4618      	movlt	r0, r3
 8005604:	e7a6      	b.n	8005554 <_printf_i+0x164>
 8005606:	2301      	movs	r3, #1
 8005608:	4632      	mov	r2, r6
 800560a:	4649      	mov	r1, r9
 800560c:	4640      	mov	r0, r8
 800560e:	47d0      	blx	sl
 8005610:	3001      	adds	r0, #1
 8005612:	d09d      	beq.n	8005550 <_printf_i+0x160>
 8005614:	3501      	adds	r5, #1
 8005616:	68e3      	ldr	r3, [r4, #12]
 8005618:	9903      	ldr	r1, [sp, #12]
 800561a:	1a5b      	subs	r3, r3, r1
 800561c:	42ab      	cmp	r3, r5
 800561e:	dcf2      	bgt.n	8005606 <_printf_i+0x216>
 8005620:	e7eb      	b.n	80055fa <_printf_i+0x20a>
 8005622:	2500      	movs	r5, #0
 8005624:	f104 0619 	add.w	r6, r4, #25
 8005628:	e7f5      	b.n	8005616 <_printf_i+0x226>
 800562a:	bf00      	nop
 800562c:	08007b0e 	.word	0x08007b0e
 8005630:	08007b1f 	.word	0x08007b1f

08005634 <std>:
 8005634:	2300      	movs	r3, #0
 8005636:	b510      	push	{r4, lr}
 8005638:	4604      	mov	r4, r0
 800563a:	e9c0 3300 	strd	r3, r3, [r0]
 800563e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005642:	6083      	str	r3, [r0, #8]
 8005644:	8181      	strh	r1, [r0, #12]
 8005646:	6643      	str	r3, [r0, #100]	; 0x64
 8005648:	81c2      	strh	r2, [r0, #14]
 800564a:	6183      	str	r3, [r0, #24]
 800564c:	4619      	mov	r1, r3
 800564e:	2208      	movs	r2, #8
 8005650:	305c      	adds	r0, #92	; 0x5c
 8005652:	f000 f914 	bl	800587e <memset>
 8005656:	4b0d      	ldr	r3, [pc, #52]	; (800568c <std+0x58>)
 8005658:	6263      	str	r3, [r4, #36]	; 0x24
 800565a:	4b0d      	ldr	r3, [pc, #52]	; (8005690 <std+0x5c>)
 800565c:	62a3      	str	r3, [r4, #40]	; 0x28
 800565e:	4b0d      	ldr	r3, [pc, #52]	; (8005694 <std+0x60>)
 8005660:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005662:	4b0d      	ldr	r3, [pc, #52]	; (8005698 <std+0x64>)
 8005664:	6323      	str	r3, [r4, #48]	; 0x30
 8005666:	4b0d      	ldr	r3, [pc, #52]	; (800569c <std+0x68>)
 8005668:	6224      	str	r4, [r4, #32]
 800566a:	429c      	cmp	r4, r3
 800566c:	d006      	beq.n	800567c <std+0x48>
 800566e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005672:	4294      	cmp	r4, r2
 8005674:	d002      	beq.n	800567c <std+0x48>
 8005676:	33d0      	adds	r3, #208	; 0xd0
 8005678:	429c      	cmp	r4, r3
 800567a:	d105      	bne.n	8005688 <std+0x54>
 800567c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005684:	f000 b978 	b.w	8005978 <__retarget_lock_init_recursive>
 8005688:	bd10      	pop	{r4, pc}
 800568a:	bf00      	nop
 800568c:	080057f9 	.word	0x080057f9
 8005690:	0800581b 	.word	0x0800581b
 8005694:	08005853 	.word	0x08005853
 8005698:	08005877 	.word	0x08005877
 800569c:	200014d4 	.word	0x200014d4

080056a0 <stdio_exit_handler>:
 80056a0:	4a02      	ldr	r2, [pc, #8]	; (80056ac <stdio_exit_handler+0xc>)
 80056a2:	4903      	ldr	r1, [pc, #12]	; (80056b0 <stdio_exit_handler+0x10>)
 80056a4:	4803      	ldr	r0, [pc, #12]	; (80056b4 <stdio_exit_handler+0x14>)
 80056a6:	f000 b869 	b.w	800577c <_fwalk_sglue>
 80056aa:	bf00      	nop
 80056ac:	20000010 	.word	0x20000010
 80056b0:	08007329 	.word	0x08007329
 80056b4:	2000001c 	.word	0x2000001c

080056b8 <cleanup_stdio>:
 80056b8:	6841      	ldr	r1, [r0, #4]
 80056ba:	4b0c      	ldr	r3, [pc, #48]	; (80056ec <cleanup_stdio+0x34>)
 80056bc:	4299      	cmp	r1, r3
 80056be:	b510      	push	{r4, lr}
 80056c0:	4604      	mov	r4, r0
 80056c2:	d001      	beq.n	80056c8 <cleanup_stdio+0x10>
 80056c4:	f001 fe30 	bl	8007328 <_fflush_r>
 80056c8:	68a1      	ldr	r1, [r4, #8]
 80056ca:	4b09      	ldr	r3, [pc, #36]	; (80056f0 <cleanup_stdio+0x38>)
 80056cc:	4299      	cmp	r1, r3
 80056ce:	d002      	beq.n	80056d6 <cleanup_stdio+0x1e>
 80056d0:	4620      	mov	r0, r4
 80056d2:	f001 fe29 	bl	8007328 <_fflush_r>
 80056d6:	68e1      	ldr	r1, [r4, #12]
 80056d8:	4b06      	ldr	r3, [pc, #24]	; (80056f4 <cleanup_stdio+0x3c>)
 80056da:	4299      	cmp	r1, r3
 80056dc:	d004      	beq.n	80056e8 <cleanup_stdio+0x30>
 80056de:	4620      	mov	r0, r4
 80056e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056e4:	f001 be20 	b.w	8007328 <_fflush_r>
 80056e8:	bd10      	pop	{r4, pc}
 80056ea:	bf00      	nop
 80056ec:	200014d4 	.word	0x200014d4
 80056f0:	2000153c 	.word	0x2000153c
 80056f4:	200015a4 	.word	0x200015a4

080056f8 <global_stdio_init.part.0>:
 80056f8:	b510      	push	{r4, lr}
 80056fa:	4b0b      	ldr	r3, [pc, #44]	; (8005728 <global_stdio_init.part.0+0x30>)
 80056fc:	4c0b      	ldr	r4, [pc, #44]	; (800572c <global_stdio_init.part.0+0x34>)
 80056fe:	4a0c      	ldr	r2, [pc, #48]	; (8005730 <global_stdio_init.part.0+0x38>)
 8005700:	601a      	str	r2, [r3, #0]
 8005702:	4620      	mov	r0, r4
 8005704:	2200      	movs	r2, #0
 8005706:	2104      	movs	r1, #4
 8005708:	f7ff ff94 	bl	8005634 <std>
 800570c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005710:	2201      	movs	r2, #1
 8005712:	2109      	movs	r1, #9
 8005714:	f7ff ff8e 	bl	8005634 <std>
 8005718:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800571c:	2202      	movs	r2, #2
 800571e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005722:	2112      	movs	r1, #18
 8005724:	f7ff bf86 	b.w	8005634 <std>
 8005728:	2000160c 	.word	0x2000160c
 800572c:	200014d4 	.word	0x200014d4
 8005730:	080056a1 	.word	0x080056a1

08005734 <__sfp_lock_acquire>:
 8005734:	4801      	ldr	r0, [pc, #4]	; (800573c <__sfp_lock_acquire+0x8>)
 8005736:	f000 b920 	b.w	800597a <__retarget_lock_acquire_recursive>
 800573a:	bf00      	nop
 800573c:	20001615 	.word	0x20001615

08005740 <__sfp_lock_release>:
 8005740:	4801      	ldr	r0, [pc, #4]	; (8005748 <__sfp_lock_release+0x8>)
 8005742:	f000 b91b 	b.w	800597c <__retarget_lock_release_recursive>
 8005746:	bf00      	nop
 8005748:	20001615 	.word	0x20001615

0800574c <__sinit>:
 800574c:	b510      	push	{r4, lr}
 800574e:	4604      	mov	r4, r0
 8005750:	f7ff fff0 	bl	8005734 <__sfp_lock_acquire>
 8005754:	6a23      	ldr	r3, [r4, #32]
 8005756:	b11b      	cbz	r3, 8005760 <__sinit+0x14>
 8005758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800575c:	f7ff bff0 	b.w	8005740 <__sfp_lock_release>
 8005760:	4b04      	ldr	r3, [pc, #16]	; (8005774 <__sinit+0x28>)
 8005762:	6223      	str	r3, [r4, #32]
 8005764:	4b04      	ldr	r3, [pc, #16]	; (8005778 <__sinit+0x2c>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d1f5      	bne.n	8005758 <__sinit+0xc>
 800576c:	f7ff ffc4 	bl	80056f8 <global_stdio_init.part.0>
 8005770:	e7f2      	b.n	8005758 <__sinit+0xc>
 8005772:	bf00      	nop
 8005774:	080056b9 	.word	0x080056b9
 8005778:	2000160c 	.word	0x2000160c

0800577c <_fwalk_sglue>:
 800577c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005780:	4607      	mov	r7, r0
 8005782:	4688      	mov	r8, r1
 8005784:	4614      	mov	r4, r2
 8005786:	2600      	movs	r6, #0
 8005788:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800578c:	f1b9 0901 	subs.w	r9, r9, #1
 8005790:	d505      	bpl.n	800579e <_fwalk_sglue+0x22>
 8005792:	6824      	ldr	r4, [r4, #0]
 8005794:	2c00      	cmp	r4, #0
 8005796:	d1f7      	bne.n	8005788 <_fwalk_sglue+0xc>
 8005798:	4630      	mov	r0, r6
 800579a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800579e:	89ab      	ldrh	r3, [r5, #12]
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d907      	bls.n	80057b4 <_fwalk_sglue+0x38>
 80057a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80057a8:	3301      	adds	r3, #1
 80057aa:	d003      	beq.n	80057b4 <_fwalk_sglue+0x38>
 80057ac:	4629      	mov	r1, r5
 80057ae:	4638      	mov	r0, r7
 80057b0:	47c0      	blx	r8
 80057b2:	4306      	orrs	r6, r0
 80057b4:	3568      	adds	r5, #104	; 0x68
 80057b6:	e7e9      	b.n	800578c <_fwalk_sglue+0x10>

080057b8 <siprintf>:
 80057b8:	b40e      	push	{r1, r2, r3}
 80057ba:	b500      	push	{lr}
 80057bc:	b09c      	sub	sp, #112	; 0x70
 80057be:	ab1d      	add	r3, sp, #116	; 0x74
 80057c0:	9002      	str	r0, [sp, #8]
 80057c2:	9006      	str	r0, [sp, #24]
 80057c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80057c8:	4809      	ldr	r0, [pc, #36]	; (80057f0 <siprintf+0x38>)
 80057ca:	9107      	str	r1, [sp, #28]
 80057cc:	9104      	str	r1, [sp, #16]
 80057ce:	4909      	ldr	r1, [pc, #36]	; (80057f4 <siprintf+0x3c>)
 80057d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80057d4:	9105      	str	r1, [sp, #20]
 80057d6:	6800      	ldr	r0, [r0, #0]
 80057d8:	9301      	str	r3, [sp, #4]
 80057da:	a902      	add	r1, sp, #8
 80057dc:	f001 fc20 	bl	8007020 <_svfiprintf_r>
 80057e0:	9b02      	ldr	r3, [sp, #8]
 80057e2:	2200      	movs	r2, #0
 80057e4:	701a      	strb	r2, [r3, #0]
 80057e6:	b01c      	add	sp, #112	; 0x70
 80057e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80057ec:	b003      	add	sp, #12
 80057ee:	4770      	bx	lr
 80057f0:	20000068 	.word	0x20000068
 80057f4:	ffff0208 	.word	0xffff0208

080057f8 <__sread>:
 80057f8:	b510      	push	{r4, lr}
 80057fa:	460c      	mov	r4, r1
 80057fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005800:	f000 f86c 	bl	80058dc <_read_r>
 8005804:	2800      	cmp	r0, #0
 8005806:	bfab      	itete	ge
 8005808:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800580a:	89a3      	ldrhlt	r3, [r4, #12]
 800580c:	181b      	addge	r3, r3, r0
 800580e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005812:	bfac      	ite	ge
 8005814:	6563      	strge	r3, [r4, #84]	; 0x54
 8005816:	81a3      	strhlt	r3, [r4, #12]
 8005818:	bd10      	pop	{r4, pc}

0800581a <__swrite>:
 800581a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800581e:	461f      	mov	r7, r3
 8005820:	898b      	ldrh	r3, [r1, #12]
 8005822:	05db      	lsls	r3, r3, #23
 8005824:	4605      	mov	r5, r0
 8005826:	460c      	mov	r4, r1
 8005828:	4616      	mov	r6, r2
 800582a:	d505      	bpl.n	8005838 <__swrite+0x1e>
 800582c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005830:	2302      	movs	r3, #2
 8005832:	2200      	movs	r2, #0
 8005834:	f000 f840 	bl	80058b8 <_lseek_r>
 8005838:	89a3      	ldrh	r3, [r4, #12]
 800583a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800583e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005842:	81a3      	strh	r3, [r4, #12]
 8005844:	4632      	mov	r2, r6
 8005846:	463b      	mov	r3, r7
 8005848:	4628      	mov	r0, r5
 800584a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800584e:	f000 b857 	b.w	8005900 <_write_r>

08005852 <__sseek>:
 8005852:	b510      	push	{r4, lr}
 8005854:	460c      	mov	r4, r1
 8005856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800585a:	f000 f82d 	bl	80058b8 <_lseek_r>
 800585e:	1c43      	adds	r3, r0, #1
 8005860:	89a3      	ldrh	r3, [r4, #12]
 8005862:	bf15      	itete	ne
 8005864:	6560      	strne	r0, [r4, #84]	; 0x54
 8005866:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800586a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800586e:	81a3      	strheq	r3, [r4, #12]
 8005870:	bf18      	it	ne
 8005872:	81a3      	strhne	r3, [r4, #12]
 8005874:	bd10      	pop	{r4, pc}

08005876 <__sclose>:
 8005876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800587a:	f000 b80d 	b.w	8005898 <_close_r>

0800587e <memset>:
 800587e:	4402      	add	r2, r0
 8005880:	4603      	mov	r3, r0
 8005882:	4293      	cmp	r3, r2
 8005884:	d100      	bne.n	8005888 <memset+0xa>
 8005886:	4770      	bx	lr
 8005888:	f803 1b01 	strb.w	r1, [r3], #1
 800588c:	e7f9      	b.n	8005882 <memset+0x4>
	...

08005890 <_localeconv_r>:
 8005890:	4800      	ldr	r0, [pc, #0]	; (8005894 <_localeconv_r+0x4>)
 8005892:	4770      	bx	lr
 8005894:	2000015c 	.word	0x2000015c

08005898 <_close_r>:
 8005898:	b538      	push	{r3, r4, r5, lr}
 800589a:	4d06      	ldr	r5, [pc, #24]	; (80058b4 <_close_r+0x1c>)
 800589c:	2300      	movs	r3, #0
 800589e:	4604      	mov	r4, r0
 80058a0:	4608      	mov	r0, r1
 80058a2:	602b      	str	r3, [r5, #0]
 80058a4:	f7fc fa25 	bl	8001cf2 <_close>
 80058a8:	1c43      	adds	r3, r0, #1
 80058aa:	d102      	bne.n	80058b2 <_close_r+0x1a>
 80058ac:	682b      	ldr	r3, [r5, #0]
 80058ae:	b103      	cbz	r3, 80058b2 <_close_r+0x1a>
 80058b0:	6023      	str	r3, [r4, #0]
 80058b2:	bd38      	pop	{r3, r4, r5, pc}
 80058b4:	20001610 	.word	0x20001610

080058b8 <_lseek_r>:
 80058b8:	b538      	push	{r3, r4, r5, lr}
 80058ba:	4d07      	ldr	r5, [pc, #28]	; (80058d8 <_lseek_r+0x20>)
 80058bc:	4604      	mov	r4, r0
 80058be:	4608      	mov	r0, r1
 80058c0:	4611      	mov	r1, r2
 80058c2:	2200      	movs	r2, #0
 80058c4:	602a      	str	r2, [r5, #0]
 80058c6:	461a      	mov	r2, r3
 80058c8:	f7fc fa3a 	bl	8001d40 <_lseek>
 80058cc:	1c43      	adds	r3, r0, #1
 80058ce:	d102      	bne.n	80058d6 <_lseek_r+0x1e>
 80058d0:	682b      	ldr	r3, [r5, #0]
 80058d2:	b103      	cbz	r3, 80058d6 <_lseek_r+0x1e>
 80058d4:	6023      	str	r3, [r4, #0]
 80058d6:	bd38      	pop	{r3, r4, r5, pc}
 80058d8:	20001610 	.word	0x20001610

080058dc <_read_r>:
 80058dc:	b538      	push	{r3, r4, r5, lr}
 80058de:	4d07      	ldr	r5, [pc, #28]	; (80058fc <_read_r+0x20>)
 80058e0:	4604      	mov	r4, r0
 80058e2:	4608      	mov	r0, r1
 80058e4:	4611      	mov	r1, r2
 80058e6:	2200      	movs	r2, #0
 80058e8:	602a      	str	r2, [r5, #0]
 80058ea:	461a      	mov	r2, r3
 80058ec:	f7fc f9c8 	bl	8001c80 <_read>
 80058f0:	1c43      	adds	r3, r0, #1
 80058f2:	d102      	bne.n	80058fa <_read_r+0x1e>
 80058f4:	682b      	ldr	r3, [r5, #0]
 80058f6:	b103      	cbz	r3, 80058fa <_read_r+0x1e>
 80058f8:	6023      	str	r3, [r4, #0]
 80058fa:	bd38      	pop	{r3, r4, r5, pc}
 80058fc:	20001610 	.word	0x20001610

08005900 <_write_r>:
 8005900:	b538      	push	{r3, r4, r5, lr}
 8005902:	4d07      	ldr	r5, [pc, #28]	; (8005920 <_write_r+0x20>)
 8005904:	4604      	mov	r4, r0
 8005906:	4608      	mov	r0, r1
 8005908:	4611      	mov	r1, r2
 800590a:	2200      	movs	r2, #0
 800590c:	602a      	str	r2, [r5, #0]
 800590e:	461a      	mov	r2, r3
 8005910:	f7fc f9d3 	bl	8001cba <_write>
 8005914:	1c43      	adds	r3, r0, #1
 8005916:	d102      	bne.n	800591e <_write_r+0x1e>
 8005918:	682b      	ldr	r3, [r5, #0]
 800591a:	b103      	cbz	r3, 800591e <_write_r+0x1e>
 800591c:	6023      	str	r3, [r4, #0]
 800591e:	bd38      	pop	{r3, r4, r5, pc}
 8005920:	20001610 	.word	0x20001610

08005924 <__errno>:
 8005924:	4b01      	ldr	r3, [pc, #4]	; (800592c <__errno+0x8>)
 8005926:	6818      	ldr	r0, [r3, #0]
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	20000068 	.word	0x20000068

08005930 <__libc_init_array>:
 8005930:	b570      	push	{r4, r5, r6, lr}
 8005932:	4d0d      	ldr	r5, [pc, #52]	; (8005968 <__libc_init_array+0x38>)
 8005934:	4c0d      	ldr	r4, [pc, #52]	; (800596c <__libc_init_array+0x3c>)
 8005936:	1b64      	subs	r4, r4, r5
 8005938:	10a4      	asrs	r4, r4, #2
 800593a:	2600      	movs	r6, #0
 800593c:	42a6      	cmp	r6, r4
 800593e:	d109      	bne.n	8005954 <__libc_init_array+0x24>
 8005940:	4d0b      	ldr	r5, [pc, #44]	; (8005970 <__libc_init_array+0x40>)
 8005942:	4c0c      	ldr	r4, [pc, #48]	; (8005974 <__libc_init_array+0x44>)
 8005944:	f002 f894 	bl	8007a70 <_init>
 8005948:	1b64      	subs	r4, r4, r5
 800594a:	10a4      	asrs	r4, r4, #2
 800594c:	2600      	movs	r6, #0
 800594e:	42a6      	cmp	r6, r4
 8005950:	d105      	bne.n	800595e <__libc_init_array+0x2e>
 8005952:	bd70      	pop	{r4, r5, r6, pc}
 8005954:	f855 3b04 	ldr.w	r3, [r5], #4
 8005958:	4798      	blx	r3
 800595a:	3601      	adds	r6, #1
 800595c:	e7ee      	b.n	800593c <__libc_init_array+0xc>
 800595e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005962:	4798      	blx	r3
 8005964:	3601      	adds	r6, #1
 8005966:	e7f2      	b.n	800594e <__libc_init_array+0x1e>
 8005968:	08007e74 	.word	0x08007e74
 800596c:	08007e74 	.word	0x08007e74
 8005970:	08007e74 	.word	0x08007e74
 8005974:	08007e78 	.word	0x08007e78

08005978 <__retarget_lock_init_recursive>:
 8005978:	4770      	bx	lr

0800597a <__retarget_lock_acquire_recursive>:
 800597a:	4770      	bx	lr

0800597c <__retarget_lock_release_recursive>:
 800597c:	4770      	bx	lr

0800597e <quorem>:
 800597e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005982:	6903      	ldr	r3, [r0, #16]
 8005984:	690c      	ldr	r4, [r1, #16]
 8005986:	42a3      	cmp	r3, r4
 8005988:	4607      	mov	r7, r0
 800598a:	db7e      	blt.n	8005a8a <quorem+0x10c>
 800598c:	3c01      	subs	r4, #1
 800598e:	f101 0814 	add.w	r8, r1, #20
 8005992:	f100 0514 	add.w	r5, r0, #20
 8005996:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800599a:	9301      	str	r3, [sp, #4]
 800599c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80059a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059a4:	3301      	adds	r3, #1
 80059a6:	429a      	cmp	r2, r3
 80059a8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80059ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80059b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80059b4:	d331      	bcc.n	8005a1a <quorem+0x9c>
 80059b6:	f04f 0e00 	mov.w	lr, #0
 80059ba:	4640      	mov	r0, r8
 80059bc:	46ac      	mov	ip, r5
 80059be:	46f2      	mov	sl, lr
 80059c0:	f850 2b04 	ldr.w	r2, [r0], #4
 80059c4:	b293      	uxth	r3, r2
 80059c6:	fb06 e303 	mla	r3, r6, r3, lr
 80059ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80059ce:	0c1a      	lsrs	r2, r3, #16
 80059d0:	b29b      	uxth	r3, r3
 80059d2:	ebaa 0303 	sub.w	r3, sl, r3
 80059d6:	f8dc a000 	ldr.w	sl, [ip]
 80059da:	fa13 f38a 	uxtah	r3, r3, sl
 80059de:	fb06 220e 	mla	r2, r6, lr, r2
 80059e2:	9300      	str	r3, [sp, #0]
 80059e4:	9b00      	ldr	r3, [sp, #0]
 80059e6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80059ea:	b292      	uxth	r2, r2
 80059ec:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80059f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059f4:	f8bd 3000 	ldrh.w	r3, [sp]
 80059f8:	4581      	cmp	r9, r0
 80059fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059fe:	f84c 3b04 	str.w	r3, [ip], #4
 8005a02:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005a06:	d2db      	bcs.n	80059c0 <quorem+0x42>
 8005a08:	f855 300b 	ldr.w	r3, [r5, fp]
 8005a0c:	b92b      	cbnz	r3, 8005a1a <quorem+0x9c>
 8005a0e:	9b01      	ldr	r3, [sp, #4]
 8005a10:	3b04      	subs	r3, #4
 8005a12:	429d      	cmp	r5, r3
 8005a14:	461a      	mov	r2, r3
 8005a16:	d32c      	bcc.n	8005a72 <quorem+0xf4>
 8005a18:	613c      	str	r4, [r7, #16]
 8005a1a:	4638      	mov	r0, r7
 8005a1c:	f001 f9a6 	bl	8006d6c <__mcmp>
 8005a20:	2800      	cmp	r0, #0
 8005a22:	db22      	blt.n	8005a6a <quorem+0xec>
 8005a24:	3601      	adds	r6, #1
 8005a26:	4629      	mov	r1, r5
 8005a28:	2000      	movs	r0, #0
 8005a2a:	f858 2b04 	ldr.w	r2, [r8], #4
 8005a2e:	f8d1 c000 	ldr.w	ip, [r1]
 8005a32:	b293      	uxth	r3, r2
 8005a34:	1ac3      	subs	r3, r0, r3
 8005a36:	0c12      	lsrs	r2, r2, #16
 8005a38:	fa13 f38c 	uxtah	r3, r3, ip
 8005a3c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005a40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a44:	b29b      	uxth	r3, r3
 8005a46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a4a:	45c1      	cmp	r9, r8
 8005a4c:	f841 3b04 	str.w	r3, [r1], #4
 8005a50:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005a54:	d2e9      	bcs.n	8005a2a <quorem+0xac>
 8005a56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a5e:	b922      	cbnz	r2, 8005a6a <quorem+0xec>
 8005a60:	3b04      	subs	r3, #4
 8005a62:	429d      	cmp	r5, r3
 8005a64:	461a      	mov	r2, r3
 8005a66:	d30a      	bcc.n	8005a7e <quorem+0x100>
 8005a68:	613c      	str	r4, [r7, #16]
 8005a6a:	4630      	mov	r0, r6
 8005a6c:	b003      	add	sp, #12
 8005a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a72:	6812      	ldr	r2, [r2, #0]
 8005a74:	3b04      	subs	r3, #4
 8005a76:	2a00      	cmp	r2, #0
 8005a78:	d1ce      	bne.n	8005a18 <quorem+0x9a>
 8005a7a:	3c01      	subs	r4, #1
 8005a7c:	e7c9      	b.n	8005a12 <quorem+0x94>
 8005a7e:	6812      	ldr	r2, [r2, #0]
 8005a80:	3b04      	subs	r3, #4
 8005a82:	2a00      	cmp	r2, #0
 8005a84:	d1f0      	bne.n	8005a68 <quorem+0xea>
 8005a86:	3c01      	subs	r4, #1
 8005a88:	e7eb      	b.n	8005a62 <quorem+0xe4>
 8005a8a:	2000      	movs	r0, #0
 8005a8c:	e7ee      	b.n	8005a6c <quorem+0xee>
	...

08005a90 <_dtoa_r>:
 8005a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a94:	ed2d 8b04 	vpush	{d8-d9}
 8005a98:	69c5      	ldr	r5, [r0, #28]
 8005a9a:	b093      	sub	sp, #76	; 0x4c
 8005a9c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005aa0:	ec57 6b10 	vmov	r6, r7, d0
 8005aa4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005aa8:	9107      	str	r1, [sp, #28]
 8005aaa:	4604      	mov	r4, r0
 8005aac:	920a      	str	r2, [sp, #40]	; 0x28
 8005aae:	930d      	str	r3, [sp, #52]	; 0x34
 8005ab0:	b975      	cbnz	r5, 8005ad0 <_dtoa_r+0x40>
 8005ab2:	2010      	movs	r0, #16
 8005ab4:	f000 fe2a 	bl	800670c <malloc>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	61e0      	str	r0, [r4, #28]
 8005abc:	b920      	cbnz	r0, 8005ac8 <_dtoa_r+0x38>
 8005abe:	4bae      	ldr	r3, [pc, #696]	; (8005d78 <_dtoa_r+0x2e8>)
 8005ac0:	21ef      	movs	r1, #239	; 0xef
 8005ac2:	48ae      	ldr	r0, [pc, #696]	; (8005d7c <_dtoa_r+0x2ec>)
 8005ac4:	f001 fc90 	bl	80073e8 <__assert_func>
 8005ac8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005acc:	6005      	str	r5, [r0, #0]
 8005ace:	60c5      	str	r5, [r0, #12]
 8005ad0:	69e3      	ldr	r3, [r4, #28]
 8005ad2:	6819      	ldr	r1, [r3, #0]
 8005ad4:	b151      	cbz	r1, 8005aec <_dtoa_r+0x5c>
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	604a      	str	r2, [r1, #4]
 8005ada:	2301      	movs	r3, #1
 8005adc:	4093      	lsls	r3, r2
 8005ade:	608b      	str	r3, [r1, #8]
 8005ae0:	4620      	mov	r0, r4
 8005ae2:	f000 ff07 	bl	80068f4 <_Bfree>
 8005ae6:	69e3      	ldr	r3, [r4, #28]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	601a      	str	r2, [r3, #0]
 8005aec:	1e3b      	subs	r3, r7, #0
 8005aee:	bfbb      	ittet	lt
 8005af0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005af4:	9303      	strlt	r3, [sp, #12]
 8005af6:	2300      	movge	r3, #0
 8005af8:	2201      	movlt	r2, #1
 8005afa:	bfac      	ite	ge
 8005afc:	f8c8 3000 	strge.w	r3, [r8]
 8005b00:	f8c8 2000 	strlt.w	r2, [r8]
 8005b04:	4b9e      	ldr	r3, [pc, #632]	; (8005d80 <_dtoa_r+0x2f0>)
 8005b06:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005b0a:	ea33 0308 	bics.w	r3, r3, r8
 8005b0e:	d11b      	bne.n	8005b48 <_dtoa_r+0xb8>
 8005b10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b12:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b16:	6013      	str	r3, [r2, #0]
 8005b18:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005b1c:	4333      	orrs	r3, r6
 8005b1e:	f000 8593 	beq.w	8006648 <_dtoa_r+0xbb8>
 8005b22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b24:	b963      	cbnz	r3, 8005b40 <_dtoa_r+0xb0>
 8005b26:	4b97      	ldr	r3, [pc, #604]	; (8005d84 <_dtoa_r+0x2f4>)
 8005b28:	e027      	b.n	8005b7a <_dtoa_r+0xea>
 8005b2a:	4b97      	ldr	r3, [pc, #604]	; (8005d88 <_dtoa_r+0x2f8>)
 8005b2c:	9300      	str	r3, [sp, #0]
 8005b2e:	3308      	adds	r3, #8
 8005b30:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b32:	6013      	str	r3, [r2, #0]
 8005b34:	9800      	ldr	r0, [sp, #0]
 8005b36:	b013      	add	sp, #76	; 0x4c
 8005b38:	ecbd 8b04 	vpop	{d8-d9}
 8005b3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b40:	4b90      	ldr	r3, [pc, #576]	; (8005d84 <_dtoa_r+0x2f4>)
 8005b42:	9300      	str	r3, [sp, #0]
 8005b44:	3303      	adds	r3, #3
 8005b46:	e7f3      	b.n	8005b30 <_dtoa_r+0xa0>
 8005b48:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	ec51 0b17 	vmov	r0, r1, d7
 8005b52:	eeb0 8a47 	vmov.f32	s16, s14
 8005b56:	eef0 8a67 	vmov.f32	s17, s15
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	f7fa ffbc 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b60:	4681      	mov	r9, r0
 8005b62:	b160      	cbz	r0, 8005b7e <_dtoa_r+0xee>
 8005b64:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b66:	2301      	movs	r3, #1
 8005b68:	6013      	str	r3, [r2, #0]
 8005b6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	f000 8568 	beq.w	8006642 <_dtoa_r+0xbb2>
 8005b72:	4b86      	ldr	r3, [pc, #536]	; (8005d8c <_dtoa_r+0x2fc>)
 8005b74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b76:	6013      	str	r3, [r2, #0]
 8005b78:	3b01      	subs	r3, #1
 8005b7a:	9300      	str	r3, [sp, #0]
 8005b7c:	e7da      	b.n	8005b34 <_dtoa_r+0xa4>
 8005b7e:	aa10      	add	r2, sp, #64	; 0x40
 8005b80:	a911      	add	r1, sp, #68	; 0x44
 8005b82:	4620      	mov	r0, r4
 8005b84:	eeb0 0a48 	vmov.f32	s0, s16
 8005b88:	eef0 0a68 	vmov.f32	s1, s17
 8005b8c:	f001 f994 	bl	8006eb8 <__d2b>
 8005b90:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005b94:	4682      	mov	sl, r0
 8005b96:	2d00      	cmp	r5, #0
 8005b98:	d07f      	beq.n	8005c9a <_dtoa_r+0x20a>
 8005b9a:	ee18 3a90 	vmov	r3, s17
 8005b9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ba2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005ba6:	ec51 0b18 	vmov	r0, r1, d8
 8005baa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005bae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005bb2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005bb6:	4619      	mov	r1, r3
 8005bb8:	2200      	movs	r2, #0
 8005bba:	4b75      	ldr	r3, [pc, #468]	; (8005d90 <_dtoa_r+0x300>)
 8005bbc:	f7fa fb6c 	bl	8000298 <__aeabi_dsub>
 8005bc0:	a367      	add	r3, pc, #412	; (adr r3, 8005d60 <_dtoa_r+0x2d0>)
 8005bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc6:	f7fa fd1f 	bl	8000608 <__aeabi_dmul>
 8005bca:	a367      	add	r3, pc, #412	; (adr r3, 8005d68 <_dtoa_r+0x2d8>)
 8005bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd0:	f7fa fb64 	bl	800029c <__adddf3>
 8005bd4:	4606      	mov	r6, r0
 8005bd6:	4628      	mov	r0, r5
 8005bd8:	460f      	mov	r7, r1
 8005bda:	f7fa fcab 	bl	8000534 <__aeabi_i2d>
 8005bde:	a364      	add	r3, pc, #400	; (adr r3, 8005d70 <_dtoa_r+0x2e0>)
 8005be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be4:	f7fa fd10 	bl	8000608 <__aeabi_dmul>
 8005be8:	4602      	mov	r2, r0
 8005bea:	460b      	mov	r3, r1
 8005bec:	4630      	mov	r0, r6
 8005bee:	4639      	mov	r1, r7
 8005bf0:	f7fa fb54 	bl	800029c <__adddf3>
 8005bf4:	4606      	mov	r6, r0
 8005bf6:	460f      	mov	r7, r1
 8005bf8:	f7fa ffb6 	bl	8000b68 <__aeabi_d2iz>
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	4683      	mov	fp, r0
 8005c00:	2300      	movs	r3, #0
 8005c02:	4630      	mov	r0, r6
 8005c04:	4639      	mov	r1, r7
 8005c06:	f7fa ff71 	bl	8000aec <__aeabi_dcmplt>
 8005c0a:	b148      	cbz	r0, 8005c20 <_dtoa_r+0x190>
 8005c0c:	4658      	mov	r0, fp
 8005c0e:	f7fa fc91 	bl	8000534 <__aeabi_i2d>
 8005c12:	4632      	mov	r2, r6
 8005c14:	463b      	mov	r3, r7
 8005c16:	f7fa ff5f 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c1a:	b908      	cbnz	r0, 8005c20 <_dtoa_r+0x190>
 8005c1c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005c20:	f1bb 0f16 	cmp.w	fp, #22
 8005c24:	d857      	bhi.n	8005cd6 <_dtoa_r+0x246>
 8005c26:	4b5b      	ldr	r3, [pc, #364]	; (8005d94 <_dtoa_r+0x304>)
 8005c28:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c30:	ec51 0b18 	vmov	r0, r1, d8
 8005c34:	f7fa ff5a 	bl	8000aec <__aeabi_dcmplt>
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	d04e      	beq.n	8005cda <_dtoa_r+0x24a>
 8005c3c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005c40:	2300      	movs	r3, #0
 8005c42:	930c      	str	r3, [sp, #48]	; 0x30
 8005c44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c46:	1b5b      	subs	r3, r3, r5
 8005c48:	1e5a      	subs	r2, r3, #1
 8005c4a:	bf45      	ittet	mi
 8005c4c:	f1c3 0301 	rsbmi	r3, r3, #1
 8005c50:	9305      	strmi	r3, [sp, #20]
 8005c52:	2300      	movpl	r3, #0
 8005c54:	2300      	movmi	r3, #0
 8005c56:	9206      	str	r2, [sp, #24]
 8005c58:	bf54      	ite	pl
 8005c5a:	9305      	strpl	r3, [sp, #20]
 8005c5c:	9306      	strmi	r3, [sp, #24]
 8005c5e:	f1bb 0f00 	cmp.w	fp, #0
 8005c62:	db3c      	blt.n	8005cde <_dtoa_r+0x24e>
 8005c64:	9b06      	ldr	r3, [sp, #24]
 8005c66:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005c6a:	445b      	add	r3, fp
 8005c6c:	9306      	str	r3, [sp, #24]
 8005c6e:	2300      	movs	r3, #0
 8005c70:	9308      	str	r3, [sp, #32]
 8005c72:	9b07      	ldr	r3, [sp, #28]
 8005c74:	2b09      	cmp	r3, #9
 8005c76:	d868      	bhi.n	8005d4a <_dtoa_r+0x2ba>
 8005c78:	2b05      	cmp	r3, #5
 8005c7a:	bfc4      	itt	gt
 8005c7c:	3b04      	subgt	r3, #4
 8005c7e:	9307      	strgt	r3, [sp, #28]
 8005c80:	9b07      	ldr	r3, [sp, #28]
 8005c82:	f1a3 0302 	sub.w	r3, r3, #2
 8005c86:	bfcc      	ite	gt
 8005c88:	2500      	movgt	r5, #0
 8005c8a:	2501      	movle	r5, #1
 8005c8c:	2b03      	cmp	r3, #3
 8005c8e:	f200 8085 	bhi.w	8005d9c <_dtoa_r+0x30c>
 8005c92:	e8df f003 	tbb	[pc, r3]
 8005c96:	3b2e      	.short	0x3b2e
 8005c98:	5839      	.short	0x5839
 8005c9a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005c9e:	441d      	add	r5, r3
 8005ca0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005ca4:	2b20      	cmp	r3, #32
 8005ca6:	bfc1      	itttt	gt
 8005ca8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005cac:	fa08 f803 	lslgt.w	r8, r8, r3
 8005cb0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005cb4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005cb8:	bfd6      	itet	le
 8005cba:	f1c3 0320 	rsble	r3, r3, #32
 8005cbe:	ea48 0003 	orrgt.w	r0, r8, r3
 8005cc2:	fa06 f003 	lslle.w	r0, r6, r3
 8005cc6:	f7fa fc25 	bl	8000514 <__aeabi_ui2d>
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005cd0:	3d01      	subs	r5, #1
 8005cd2:	920e      	str	r2, [sp, #56]	; 0x38
 8005cd4:	e76f      	b.n	8005bb6 <_dtoa_r+0x126>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e7b3      	b.n	8005c42 <_dtoa_r+0x1b2>
 8005cda:	900c      	str	r0, [sp, #48]	; 0x30
 8005cdc:	e7b2      	b.n	8005c44 <_dtoa_r+0x1b4>
 8005cde:	9b05      	ldr	r3, [sp, #20]
 8005ce0:	eba3 030b 	sub.w	r3, r3, fp
 8005ce4:	9305      	str	r3, [sp, #20]
 8005ce6:	f1cb 0300 	rsb	r3, fp, #0
 8005cea:	9308      	str	r3, [sp, #32]
 8005cec:	2300      	movs	r3, #0
 8005cee:	930b      	str	r3, [sp, #44]	; 0x2c
 8005cf0:	e7bf      	b.n	8005c72 <_dtoa_r+0x1e2>
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	9309      	str	r3, [sp, #36]	; 0x24
 8005cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	dc52      	bgt.n	8005da2 <_dtoa_r+0x312>
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	9301      	str	r3, [sp, #4]
 8005d00:	9304      	str	r3, [sp, #16]
 8005d02:	461a      	mov	r2, r3
 8005d04:	920a      	str	r2, [sp, #40]	; 0x28
 8005d06:	e00b      	b.n	8005d20 <_dtoa_r+0x290>
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e7f3      	b.n	8005cf4 <_dtoa_r+0x264>
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	9309      	str	r3, [sp, #36]	; 0x24
 8005d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d12:	445b      	add	r3, fp
 8005d14:	9301      	str	r3, [sp, #4]
 8005d16:	3301      	adds	r3, #1
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	9304      	str	r3, [sp, #16]
 8005d1c:	bfb8      	it	lt
 8005d1e:	2301      	movlt	r3, #1
 8005d20:	69e0      	ldr	r0, [r4, #28]
 8005d22:	2100      	movs	r1, #0
 8005d24:	2204      	movs	r2, #4
 8005d26:	f102 0614 	add.w	r6, r2, #20
 8005d2a:	429e      	cmp	r6, r3
 8005d2c:	d93d      	bls.n	8005daa <_dtoa_r+0x31a>
 8005d2e:	6041      	str	r1, [r0, #4]
 8005d30:	4620      	mov	r0, r4
 8005d32:	f000 fd9f 	bl	8006874 <_Balloc>
 8005d36:	9000      	str	r0, [sp, #0]
 8005d38:	2800      	cmp	r0, #0
 8005d3a:	d139      	bne.n	8005db0 <_dtoa_r+0x320>
 8005d3c:	4b16      	ldr	r3, [pc, #88]	; (8005d98 <_dtoa_r+0x308>)
 8005d3e:	4602      	mov	r2, r0
 8005d40:	f240 11af 	movw	r1, #431	; 0x1af
 8005d44:	e6bd      	b.n	8005ac2 <_dtoa_r+0x32>
 8005d46:	2301      	movs	r3, #1
 8005d48:	e7e1      	b.n	8005d0e <_dtoa_r+0x27e>
 8005d4a:	2501      	movs	r5, #1
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	9307      	str	r3, [sp, #28]
 8005d50:	9509      	str	r5, [sp, #36]	; 0x24
 8005d52:	f04f 33ff 	mov.w	r3, #4294967295
 8005d56:	9301      	str	r3, [sp, #4]
 8005d58:	9304      	str	r3, [sp, #16]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	2312      	movs	r3, #18
 8005d5e:	e7d1      	b.n	8005d04 <_dtoa_r+0x274>
 8005d60:	636f4361 	.word	0x636f4361
 8005d64:	3fd287a7 	.word	0x3fd287a7
 8005d68:	8b60c8b3 	.word	0x8b60c8b3
 8005d6c:	3fc68a28 	.word	0x3fc68a28
 8005d70:	509f79fb 	.word	0x509f79fb
 8005d74:	3fd34413 	.word	0x3fd34413
 8005d78:	08007b3d 	.word	0x08007b3d
 8005d7c:	08007b54 	.word	0x08007b54
 8005d80:	7ff00000 	.word	0x7ff00000
 8005d84:	08007b39 	.word	0x08007b39
 8005d88:	08007b30 	.word	0x08007b30
 8005d8c:	08007b0d 	.word	0x08007b0d
 8005d90:	3ff80000 	.word	0x3ff80000
 8005d94:	08007c40 	.word	0x08007c40
 8005d98:	08007bac 	.word	0x08007bac
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	9309      	str	r3, [sp, #36]	; 0x24
 8005da0:	e7d7      	b.n	8005d52 <_dtoa_r+0x2c2>
 8005da2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005da4:	9301      	str	r3, [sp, #4]
 8005da6:	9304      	str	r3, [sp, #16]
 8005da8:	e7ba      	b.n	8005d20 <_dtoa_r+0x290>
 8005daa:	3101      	adds	r1, #1
 8005dac:	0052      	lsls	r2, r2, #1
 8005dae:	e7ba      	b.n	8005d26 <_dtoa_r+0x296>
 8005db0:	69e3      	ldr	r3, [r4, #28]
 8005db2:	9a00      	ldr	r2, [sp, #0]
 8005db4:	601a      	str	r2, [r3, #0]
 8005db6:	9b04      	ldr	r3, [sp, #16]
 8005db8:	2b0e      	cmp	r3, #14
 8005dba:	f200 80a8 	bhi.w	8005f0e <_dtoa_r+0x47e>
 8005dbe:	2d00      	cmp	r5, #0
 8005dc0:	f000 80a5 	beq.w	8005f0e <_dtoa_r+0x47e>
 8005dc4:	f1bb 0f00 	cmp.w	fp, #0
 8005dc8:	dd38      	ble.n	8005e3c <_dtoa_r+0x3ac>
 8005dca:	4bc0      	ldr	r3, [pc, #768]	; (80060cc <_dtoa_r+0x63c>)
 8005dcc:	f00b 020f 	and.w	r2, fp, #15
 8005dd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005dd4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005dd8:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005ddc:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005de0:	d019      	beq.n	8005e16 <_dtoa_r+0x386>
 8005de2:	4bbb      	ldr	r3, [pc, #748]	; (80060d0 <_dtoa_r+0x640>)
 8005de4:	ec51 0b18 	vmov	r0, r1, d8
 8005de8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005dec:	f7fa fd36 	bl	800085c <__aeabi_ddiv>
 8005df0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005df4:	f008 080f 	and.w	r8, r8, #15
 8005df8:	2503      	movs	r5, #3
 8005dfa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80060d0 <_dtoa_r+0x640>
 8005dfe:	f1b8 0f00 	cmp.w	r8, #0
 8005e02:	d10a      	bne.n	8005e1a <_dtoa_r+0x38a>
 8005e04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e08:	4632      	mov	r2, r6
 8005e0a:	463b      	mov	r3, r7
 8005e0c:	f7fa fd26 	bl	800085c <__aeabi_ddiv>
 8005e10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e14:	e02b      	b.n	8005e6e <_dtoa_r+0x3de>
 8005e16:	2502      	movs	r5, #2
 8005e18:	e7ef      	b.n	8005dfa <_dtoa_r+0x36a>
 8005e1a:	f018 0f01 	tst.w	r8, #1
 8005e1e:	d008      	beq.n	8005e32 <_dtoa_r+0x3a2>
 8005e20:	4630      	mov	r0, r6
 8005e22:	4639      	mov	r1, r7
 8005e24:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005e28:	f7fa fbee 	bl	8000608 <__aeabi_dmul>
 8005e2c:	3501      	adds	r5, #1
 8005e2e:	4606      	mov	r6, r0
 8005e30:	460f      	mov	r7, r1
 8005e32:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005e36:	f109 0908 	add.w	r9, r9, #8
 8005e3a:	e7e0      	b.n	8005dfe <_dtoa_r+0x36e>
 8005e3c:	f000 809f 	beq.w	8005f7e <_dtoa_r+0x4ee>
 8005e40:	f1cb 0600 	rsb	r6, fp, #0
 8005e44:	4ba1      	ldr	r3, [pc, #644]	; (80060cc <_dtoa_r+0x63c>)
 8005e46:	4fa2      	ldr	r7, [pc, #648]	; (80060d0 <_dtoa_r+0x640>)
 8005e48:	f006 020f 	and.w	r2, r6, #15
 8005e4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e54:	ec51 0b18 	vmov	r0, r1, d8
 8005e58:	f7fa fbd6 	bl	8000608 <__aeabi_dmul>
 8005e5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e60:	1136      	asrs	r6, r6, #4
 8005e62:	2300      	movs	r3, #0
 8005e64:	2502      	movs	r5, #2
 8005e66:	2e00      	cmp	r6, #0
 8005e68:	d17e      	bne.n	8005f68 <_dtoa_r+0x4d8>
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1d0      	bne.n	8005e10 <_dtoa_r+0x380>
 8005e6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e70:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	f000 8084 	beq.w	8005f82 <_dtoa_r+0x4f2>
 8005e7a:	4b96      	ldr	r3, [pc, #600]	; (80060d4 <_dtoa_r+0x644>)
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	4640      	mov	r0, r8
 8005e80:	4649      	mov	r1, r9
 8005e82:	f7fa fe33 	bl	8000aec <__aeabi_dcmplt>
 8005e86:	2800      	cmp	r0, #0
 8005e88:	d07b      	beq.n	8005f82 <_dtoa_r+0x4f2>
 8005e8a:	9b04      	ldr	r3, [sp, #16]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d078      	beq.n	8005f82 <_dtoa_r+0x4f2>
 8005e90:	9b01      	ldr	r3, [sp, #4]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	dd39      	ble.n	8005f0a <_dtoa_r+0x47a>
 8005e96:	4b90      	ldr	r3, [pc, #576]	; (80060d8 <_dtoa_r+0x648>)
 8005e98:	2200      	movs	r2, #0
 8005e9a:	4640      	mov	r0, r8
 8005e9c:	4649      	mov	r1, r9
 8005e9e:	f7fa fbb3 	bl	8000608 <__aeabi_dmul>
 8005ea2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ea6:	9e01      	ldr	r6, [sp, #4]
 8005ea8:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005eac:	3501      	adds	r5, #1
 8005eae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	f7fa fb3e 	bl	8000534 <__aeabi_i2d>
 8005eb8:	4642      	mov	r2, r8
 8005eba:	464b      	mov	r3, r9
 8005ebc:	f7fa fba4 	bl	8000608 <__aeabi_dmul>
 8005ec0:	4b86      	ldr	r3, [pc, #536]	; (80060dc <_dtoa_r+0x64c>)
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f7fa f9ea 	bl	800029c <__adddf3>
 8005ec8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005ecc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ed0:	9303      	str	r3, [sp, #12]
 8005ed2:	2e00      	cmp	r6, #0
 8005ed4:	d158      	bne.n	8005f88 <_dtoa_r+0x4f8>
 8005ed6:	4b82      	ldr	r3, [pc, #520]	; (80060e0 <_dtoa_r+0x650>)
 8005ed8:	2200      	movs	r2, #0
 8005eda:	4640      	mov	r0, r8
 8005edc:	4649      	mov	r1, r9
 8005ede:	f7fa f9db 	bl	8000298 <__aeabi_dsub>
 8005ee2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ee6:	4680      	mov	r8, r0
 8005ee8:	4689      	mov	r9, r1
 8005eea:	f7fa fe1d 	bl	8000b28 <__aeabi_dcmpgt>
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	f040 8296 	bne.w	8006420 <_dtoa_r+0x990>
 8005ef4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005ef8:	4640      	mov	r0, r8
 8005efa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005efe:	4649      	mov	r1, r9
 8005f00:	f7fa fdf4 	bl	8000aec <__aeabi_dcmplt>
 8005f04:	2800      	cmp	r0, #0
 8005f06:	f040 8289 	bne.w	800641c <_dtoa_r+0x98c>
 8005f0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005f0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f2c0 814e 	blt.w	80061b2 <_dtoa_r+0x722>
 8005f16:	f1bb 0f0e 	cmp.w	fp, #14
 8005f1a:	f300 814a 	bgt.w	80061b2 <_dtoa_r+0x722>
 8005f1e:	4b6b      	ldr	r3, [pc, #428]	; (80060cc <_dtoa_r+0x63c>)
 8005f20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005f24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	f280 80dc 	bge.w	80060e8 <_dtoa_r+0x658>
 8005f30:	9b04      	ldr	r3, [sp, #16]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f300 80d8 	bgt.w	80060e8 <_dtoa_r+0x658>
 8005f38:	f040 826f 	bne.w	800641a <_dtoa_r+0x98a>
 8005f3c:	4b68      	ldr	r3, [pc, #416]	; (80060e0 <_dtoa_r+0x650>)
 8005f3e:	2200      	movs	r2, #0
 8005f40:	4640      	mov	r0, r8
 8005f42:	4649      	mov	r1, r9
 8005f44:	f7fa fb60 	bl	8000608 <__aeabi_dmul>
 8005f48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f4c:	f7fa fde2 	bl	8000b14 <__aeabi_dcmpge>
 8005f50:	9e04      	ldr	r6, [sp, #16]
 8005f52:	4637      	mov	r7, r6
 8005f54:	2800      	cmp	r0, #0
 8005f56:	f040 8245 	bne.w	80063e4 <_dtoa_r+0x954>
 8005f5a:	9d00      	ldr	r5, [sp, #0]
 8005f5c:	2331      	movs	r3, #49	; 0x31
 8005f5e:	f805 3b01 	strb.w	r3, [r5], #1
 8005f62:	f10b 0b01 	add.w	fp, fp, #1
 8005f66:	e241      	b.n	80063ec <_dtoa_r+0x95c>
 8005f68:	07f2      	lsls	r2, r6, #31
 8005f6a:	d505      	bpl.n	8005f78 <_dtoa_r+0x4e8>
 8005f6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f70:	f7fa fb4a 	bl	8000608 <__aeabi_dmul>
 8005f74:	3501      	adds	r5, #1
 8005f76:	2301      	movs	r3, #1
 8005f78:	1076      	asrs	r6, r6, #1
 8005f7a:	3708      	adds	r7, #8
 8005f7c:	e773      	b.n	8005e66 <_dtoa_r+0x3d6>
 8005f7e:	2502      	movs	r5, #2
 8005f80:	e775      	b.n	8005e6e <_dtoa_r+0x3de>
 8005f82:	9e04      	ldr	r6, [sp, #16]
 8005f84:	465f      	mov	r7, fp
 8005f86:	e792      	b.n	8005eae <_dtoa_r+0x41e>
 8005f88:	9900      	ldr	r1, [sp, #0]
 8005f8a:	4b50      	ldr	r3, [pc, #320]	; (80060cc <_dtoa_r+0x63c>)
 8005f8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f90:	4431      	add	r1, r6
 8005f92:	9102      	str	r1, [sp, #8]
 8005f94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f96:	eeb0 9a47 	vmov.f32	s18, s14
 8005f9a:	eef0 9a67 	vmov.f32	s19, s15
 8005f9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005fa2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005fa6:	2900      	cmp	r1, #0
 8005fa8:	d044      	beq.n	8006034 <_dtoa_r+0x5a4>
 8005faa:	494e      	ldr	r1, [pc, #312]	; (80060e4 <_dtoa_r+0x654>)
 8005fac:	2000      	movs	r0, #0
 8005fae:	f7fa fc55 	bl	800085c <__aeabi_ddiv>
 8005fb2:	ec53 2b19 	vmov	r2, r3, d9
 8005fb6:	f7fa f96f 	bl	8000298 <__aeabi_dsub>
 8005fba:	9d00      	ldr	r5, [sp, #0]
 8005fbc:	ec41 0b19 	vmov	d9, r0, r1
 8005fc0:	4649      	mov	r1, r9
 8005fc2:	4640      	mov	r0, r8
 8005fc4:	f7fa fdd0 	bl	8000b68 <__aeabi_d2iz>
 8005fc8:	4606      	mov	r6, r0
 8005fca:	f7fa fab3 	bl	8000534 <__aeabi_i2d>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	4640      	mov	r0, r8
 8005fd4:	4649      	mov	r1, r9
 8005fd6:	f7fa f95f 	bl	8000298 <__aeabi_dsub>
 8005fda:	3630      	adds	r6, #48	; 0x30
 8005fdc:	f805 6b01 	strb.w	r6, [r5], #1
 8005fe0:	ec53 2b19 	vmov	r2, r3, d9
 8005fe4:	4680      	mov	r8, r0
 8005fe6:	4689      	mov	r9, r1
 8005fe8:	f7fa fd80 	bl	8000aec <__aeabi_dcmplt>
 8005fec:	2800      	cmp	r0, #0
 8005fee:	d164      	bne.n	80060ba <_dtoa_r+0x62a>
 8005ff0:	4642      	mov	r2, r8
 8005ff2:	464b      	mov	r3, r9
 8005ff4:	4937      	ldr	r1, [pc, #220]	; (80060d4 <_dtoa_r+0x644>)
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	f7fa f94e 	bl	8000298 <__aeabi_dsub>
 8005ffc:	ec53 2b19 	vmov	r2, r3, d9
 8006000:	f7fa fd74 	bl	8000aec <__aeabi_dcmplt>
 8006004:	2800      	cmp	r0, #0
 8006006:	f040 80b6 	bne.w	8006176 <_dtoa_r+0x6e6>
 800600a:	9b02      	ldr	r3, [sp, #8]
 800600c:	429d      	cmp	r5, r3
 800600e:	f43f af7c 	beq.w	8005f0a <_dtoa_r+0x47a>
 8006012:	4b31      	ldr	r3, [pc, #196]	; (80060d8 <_dtoa_r+0x648>)
 8006014:	ec51 0b19 	vmov	r0, r1, d9
 8006018:	2200      	movs	r2, #0
 800601a:	f7fa faf5 	bl	8000608 <__aeabi_dmul>
 800601e:	4b2e      	ldr	r3, [pc, #184]	; (80060d8 <_dtoa_r+0x648>)
 8006020:	ec41 0b19 	vmov	d9, r0, r1
 8006024:	2200      	movs	r2, #0
 8006026:	4640      	mov	r0, r8
 8006028:	4649      	mov	r1, r9
 800602a:	f7fa faed 	bl	8000608 <__aeabi_dmul>
 800602e:	4680      	mov	r8, r0
 8006030:	4689      	mov	r9, r1
 8006032:	e7c5      	b.n	8005fc0 <_dtoa_r+0x530>
 8006034:	ec51 0b17 	vmov	r0, r1, d7
 8006038:	f7fa fae6 	bl	8000608 <__aeabi_dmul>
 800603c:	9b02      	ldr	r3, [sp, #8]
 800603e:	9d00      	ldr	r5, [sp, #0]
 8006040:	930f      	str	r3, [sp, #60]	; 0x3c
 8006042:	ec41 0b19 	vmov	d9, r0, r1
 8006046:	4649      	mov	r1, r9
 8006048:	4640      	mov	r0, r8
 800604a:	f7fa fd8d 	bl	8000b68 <__aeabi_d2iz>
 800604e:	4606      	mov	r6, r0
 8006050:	f7fa fa70 	bl	8000534 <__aeabi_i2d>
 8006054:	3630      	adds	r6, #48	; 0x30
 8006056:	4602      	mov	r2, r0
 8006058:	460b      	mov	r3, r1
 800605a:	4640      	mov	r0, r8
 800605c:	4649      	mov	r1, r9
 800605e:	f7fa f91b 	bl	8000298 <__aeabi_dsub>
 8006062:	f805 6b01 	strb.w	r6, [r5], #1
 8006066:	9b02      	ldr	r3, [sp, #8]
 8006068:	429d      	cmp	r5, r3
 800606a:	4680      	mov	r8, r0
 800606c:	4689      	mov	r9, r1
 800606e:	f04f 0200 	mov.w	r2, #0
 8006072:	d124      	bne.n	80060be <_dtoa_r+0x62e>
 8006074:	4b1b      	ldr	r3, [pc, #108]	; (80060e4 <_dtoa_r+0x654>)
 8006076:	ec51 0b19 	vmov	r0, r1, d9
 800607a:	f7fa f90f 	bl	800029c <__adddf3>
 800607e:	4602      	mov	r2, r0
 8006080:	460b      	mov	r3, r1
 8006082:	4640      	mov	r0, r8
 8006084:	4649      	mov	r1, r9
 8006086:	f7fa fd4f 	bl	8000b28 <__aeabi_dcmpgt>
 800608a:	2800      	cmp	r0, #0
 800608c:	d173      	bne.n	8006176 <_dtoa_r+0x6e6>
 800608e:	ec53 2b19 	vmov	r2, r3, d9
 8006092:	4914      	ldr	r1, [pc, #80]	; (80060e4 <_dtoa_r+0x654>)
 8006094:	2000      	movs	r0, #0
 8006096:	f7fa f8ff 	bl	8000298 <__aeabi_dsub>
 800609a:	4602      	mov	r2, r0
 800609c:	460b      	mov	r3, r1
 800609e:	4640      	mov	r0, r8
 80060a0:	4649      	mov	r1, r9
 80060a2:	f7fa fd23 	bl	8000aec <__aeabi_dcmplt>
 80060a6:	2800      	cmp	r0, #0
 80060a8:	f43f af2f 	beq.w	8005f0a <_dtoa_r+0x47a>
 80060ac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80060ae:	1e6b      	subs	r3, r5, #1
 80060b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80060b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80060b6:	2b30      	cmp	r3, #48	; 0x30
 80060b8:	d0f8      	beq.n	80060ac <_dtoa_r+0x61c>
 80060ba:	46bb      	mov	fp, r7
 80060bc:	e04a      	b.n	8006154 <_dtoa_r+0x6c4>
 80060be:	4b06      	ldr	r3, [pc, #24]	; (80060d8 <_dtoa_r+0x648>)
 80060c0:	f7fa faa2 	bl	8000608 <__aeabi_dmul>
 80060c4:	4680      	mov	r8, r0
 80060c6:	4689      	mov	r9, r1
 80060c8:	e7bd      	b.n	8006046 <_dtoa_r+0x5b6>
 80060ca:	bf00      	nop
 80060cc:	08007c40 	.word	0x08007c40
 80060d0:	08007c18 	.word	0x08007c18
 80060d4:	3ff00000 	.word	0x3ff00000
 80060d8:	40240000 	.word	0x40240000
 80060dc:	401c0000 	.word	0x401c0000
 80060e0:	40140000 	.word	0x40140000
 80060e4:	3fe00000 	.word	0x3fe00000
 80060e8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80060ec:	9d00      	ldr	r5, [sp, #0]
 80060ee:	4642      	mov	r2, r8
 80060f0:	464b      	mov	r3, r9
 80060f2:	4630      	mov	r0, r6
 80060f4:	4639      	mov	r1, r7
 80060f6:	f7fa fbb1 	bl	800085c <__aeabi_ddiv>
 80060fa:	f7fa fd35 	bl	8000b68 <__aeabi_d2iz>
 80060fe:	9001      	str	r0, [sp, #4]
 8006100:	f7fa fa18 	bl	8000534 <__aeabi_i2d>
 8006104:	4642      	mov	r2, r8
 8006106:	464b      	mov	r3, r9
 8006108:	f7fa fa7e 	bl	8000608 <__aeabi_dmul>
 800610c:	4602      	mov	r2, r0
 800610e:	460b      	mov	r3, r1
 8006110:	4630      	mov	r0, r6
 8006112:	4639      	mov	r1, r7
 8006114:	f7fa f8c0 	bl	8000298 <__aeabi_dsub>
 8006118:	9e01      	ldr	r6, [sp, #4]
 800611a:	9f04      	ldr	r7, [sp, #16]
 800611c:	3630      	adds	r6, #48	; 0x30
 800611e:	f805 6b01 	strb.w	r6, [r5], #1
 8006122:	9e00      	ldr	r6, [sp, #0]
 8006124:	1bae      	subs	r6, r5, r6
 8006126:	42b7      	cmp	r7, r6
 8006128:	4602      	mov	r2, r0
 800612a:	460b      	mov	r3, r1
 800612c:	d134      	bne.n	8006198 <_dtoa_r+0x708>
 800612e:	f7fa f8b5 	bl	800029c <__adddf3>
 8006132:	4642      	mov	r2, r8
 8006134:	464b      	mov	r3, r9
 8006136:	4606      	mov	r6, r0
 8006138:	460f      	mov	r7, r1
 800613a:	f7fa fcf5 	bl	8000b28 <__aeabi_dcmpgt>
 800613e:	b9c8      	cbnz	r0, 8006174 <_dtoa_r+0x6e4>
 8006140:	4642      	mov	r2, r8
 8006142:	464b      	mov	r3, r9
 8006144:	4630      	mov	r0, r6
 8006146:	4639      	mov	r1, r7
 8006148:	f7fa fcc6 	bl	8000ad8 <__aeabi_dcmpeq>
 800614c:	b110      	cbz	r0, 8006154 <_dtoa_r+0x6c4>
 800614e:	9b01      	ldr	r3, [sp, #4]
 8006150:	07db      	lsls	r3, r3, #31
 8006152:	d40f      	bmi.n	8006174 <_dtoa_r+0x6e4>
 8006154:	4651      	mov	r1, sl
 8006156:	4620      	mov	r0, r4
 8006158:	f000 fbcc 	bl	80068f4 <_Bfree>
 800615c:	2300      	movs	r3, #0
 800615e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006160:	702b      	strb	r3, [r5, #0]
 8006162:	f10b 0301 	add.w	r3, fp, #1
 8006166:	6013      	str	r3, [r2, #0]
 8006168:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800616a:	2b00      	cmp	r3, #0
 800616c:	f43f ace2 	beq.w	8005b34 <_dtoa_r+0xa4>
 8006170:	601d      	str	r5, [r3, #0]
 8006172:	e4df      	b.n	8005b34 <_dtoa_r+0xa4>
 8006174:	465f      	mov	r7, fp
 8006176:	462b      	mov	r3, r5
 8006178:	461d      	mov	r5, r3
 800617a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800617e:	2a39      	cmp	r2, #57	; 0x39
 8006180:	d106      	bne.n	8006190 <_dtoa_r+0x700>
 8006182:	9a00      	ldr	r2, [sp, #0]
 8006184:	429a      	cmp	r2, r3
 8006186:	d1f7      	bne.n	8006178 <_dtoa_r+0x6e8>
 8006188:	9900      	ldr	r1, [sp, #0]
 800618a:	2230      	movs	r2, #48	; 0x30
 800618c:	3701      	adds	r7, #1
 800618e:	700a      	strb	r2, [r1, #0]
 8006190:	781a      	ldrb	r2, [r3, #0]
 8006192:	3201      	adds	r2, #1
 8006194:	701a      	strb	r2, [r3, #0]
 8006196:	e790      	b.n	80060ba <_dtoa_r+0x62a>
 8006198:	4ba3      	ldr	r3, [pc, #652]	; (8006428 <_dtoa_r+0x998>)
 800619a:	2200      	movs	r2, #0
 800619c:	f7fa fa34 	bl	8000608 <__aeabi_dmul>
 80061a0:	2200      	movs	r2, #0
 80061a2:	2300      	movs	r3, #0
 80061a4:	4606      	mov	r6, r0
 80061a6:	460f      	mov	r7, r1
 80061a8:	f7fa fc96 	bl	8000ad8 <__aeabi_dcmpeq>
 80061ac:	2800      	cmp	r0, #0
 80061ae:	d09e      	beq.n	80060ee <_dtoa_r+0x65e>
 80061b0:	e7d0      	b.n	8006154 <_dtoa_r+0x6c4>
 80061b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061b4:	2a00      	cmp	r2, #0
 80061b6:	f000 80ca 	beq.w	800634e <_dtoa_r+0x8be>
 80061ba:	9a07      	ldr	r2, [sp, #28]
 80061bc:	2a01      	cmp	r2, #1
 80061be:	f300 80ad 	bgt.w	800631c <_dtoa_r+0x88c>
 80061c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061c4:	2a00      	cmp	r2, #0
 80061c6:	f000 80a5 	beq.w	8006314 <_dtoa_r+0x884>
 80061ca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80061ce:	9e08      	ldr	r6, [sp, #32]
 80061d0:	9d05      	ldr	r5, [sp, #20]
 80061d2:	9a05      	ldr	r2, [sp, #20]
 80061d4:	441a      	add	r2, r3
 80061d6:	9205      	str	r2, [sp, #20]
 80061d8:	9a06      	ldr	r2, [sp, #24]
 80061da:	2101      	movs	r1, #1
 80061dc:	441a      	add	r2, r3
 80061de:	4620      	mov	r0, r4
 80061e0:	9206      	str	r2, [sp, #24]
 80061e2:	f000 fc3d 	bl	8006a60 <__i2b>
 80061e6:	4607      	mov	r7, r0
 80061e8:	b165      	cbz	r5, 8006204 <_dtoa_r+0x774>
 80061ea:	9b06      	ldr	r3, [sp, #24]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	dd09      	ble.n	8006204 <_dtoa_r+0x774>
 80061f0:	42ab      	cmp	r3, r5
 80061f2:	9a05      	ldr	r2, [sp, #20]
 80061f4:	bfa8      	it	ge
 80061f6:	462b      	movge	r3, r5
 80061f8:	1ad2      	subs	r2, r2, r3
 80061fa:	9205      	str	r2, [sp, #20]
 80061fc:	9a06      	ldr	r2, [sp, #24]
 80061fe:	1aed      	subs	r5, r5, r3
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	9306      	str	r3, [sp, #24]
 8006204:	9b08      	ldr	r3, [sp, #32]
 8006206:	b1f3      	cbz	r3, 8006246 <_dtoa_r+0x7b6>
 8006208:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800620a:	2b00      	cmp	r3, #0
 800620c:	f000 80a3 	beq.w	8006356 <_dtoa_r+0x8c6>
 8006210:	2e00      	cmp	r6, #0
 8006212:	dd10      	ble.n	8006236 <_dtoa_r+0x7a6>
 8006214:	4639      	mov	r1, r7
 8006216:	4632      	mov	r2, r6
 8006218:	4620      	mov	r0, r4
 800621a:	f000 fce1 	bl	8006be0 <__pow5mult>
 800621e:	4652      	mov	r2, sl
 8006220:	4601      	mov	r1, r0
 8006222:	4607      	mov	r7, r0
 8006224:	4620      	mov	r0, r4
 8006226:	f000 fc31 	bl	8006a8c <__multiply>
 800622a:	4651      	mov	r1, sl
 800622c:	4680      	mov	r8, r0
 800622e:	4620      	mov	r0, r4
 8006230:	f000 fb60 	bl	80068f4 <_Bfree>
 8006234:	46c2      	mov	sl, r8
 8006236:	9b08      	ldr	r3, [sp, #32]
 8006238:	1b9a      	subs	r2, r3, r6
 800623a:	d004      	beq.n	8006246 <_dtoa_r+0x7b6>
 800623c:	4651      	mov	r1, sl
 800623e:	4620      	mov	r0, r4
 8006240:	f000 fcce 	bl	8006be0 <__pow5mult>
 8006244:	4682      	mov	sl, r0
 8006246:	2101      	movs	r1, #1
 8006248:	4620      	mov	r0, r4
 800624a:	f000 fc09 	bl	8006a60 <__i2b>
 800624e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006250:	2b00      	cmp	r3, #0
 8006252:	4606      	mov	r6, r0
 8006254:	f340 8081 	ble.w	800635a <_dtoa_r+0x8ca>
 8006258:	461a      	mov	r2, r3
 800625a:	4601      	mov	r1, r0
 800625c:	4620      	mov	r0, r4
 800625e:	f000 fcbf 	bl	8006be0 <__pow5mult>
 8006262:	9b07      	ldr	r3, [sp, #28]
 8006264:	2b01      	cmp	r3, #1
 8006266:	4606      	mov	r6, r0
 8006268:	dd7a      	ble.n	8006360 <_dtoa_r+0x8d0>
 800626a:	f04f 0800 	mov.w	r8, #0
 800626e:	6933      	ldr	r3, [r6, #16]
 8006270:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006274:	6918      	ldr	r0, [r3, #16]
 8006276:	f000 fba5 	bl	80069c4 <__hi0bits>
 800627a:	f1c0 0020 	rsb	r0, r0, #32
 800627e:	9b06      	ldr	r3, [sp, #24]
 8006280:	4418      	add	r0, r3
 8006282:	f010 001f 	ands.w	r0, r0, #31
 8006286:	f000 8094 	beq.w	80063b2 <_dtoa_r+0x922>
 800628a:	f1c0 0320 	rsb	r3, r0, #32
 800628e:	2b04      	cmp	r3, #4
 8006290:	f340 8085 	ble.w	800639e <_dtoa_r+0x90e>
 8006294:	9b05      	ldr	r3, [sp, #20]
 8006296:	f1c0 001c 	rsb	r0, r0, #28
 800629a:	4403      	add	r3, r0
 800629c:	9305      	str	r3, [sp, #20]
 800629e:	9b06      	ldr	r3, [sp, #24]
 80062a0:	4403      	add	r3, r0
 80062a2:	4405      	add	r5, r0
 80062a4:	9306      	str	r3, [sp, #24]
 80062a6:	9b05      	ldr	r3, [sp, #20]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	dd05      	ble.n	80062b8 <_dtoa_r+0x828>
 80062ac:	4651      	mov	r1, sl
 80062ae:	461a      	mov	r2, r3
 80062b0:	4620      	mov	r0, r4
 80062b2:	f000 fcef 	bl	8006c94 <__lshift>
 80062b6:	4682      	mov	sl, r0
 80062b8:	9b06      	ldr	r3, [sp, #24]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	dd05      	ble.n	80062ca <_dtoa_r+0x83a>
 80062be:	4631      	mov	r1, r6
 80062c0:	461a      	mov	r2, r3
 80062c2:	4620      	mov	r0, r4
 80062c4:	f000 fce6 	bl	8006c94 <__lshift>
 80062c8:	4606      	mov	r6, r0
 80062ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d072      	beq.n	80063b6 <_dtoa_r+0x926>
 80062d0:	4631      	mov	r1, r6
 80062d2:	4650      	mov	r0, sl
 80062d4:	f000 fd4a 	bl	8006d6c <__mcmp>
 80062d8:	2800      	cmp	r0, #0
 80062da:	da6c      	bge.n	80063b6 <_dtoa_r+0x926>
 80062dc:	2300      	movs	r3, #0
 80062de:	4651      	mov	r1, sl
 80062e0:	220a      	movs	r2, #10
 80062e2:	4620      	mov	r0, r4
 80062e4:	f000 fb28 	bl	8006938 <__multadd>
 80062e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 80062ee:	4682      	mov	sl, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f000 81b0 	beq.w	8006656 <_dtoa_r+0xbc6>
 80062f6:	2300      	movs	r3, #0
 80062f8:	4639      	mov	r1, r7
 80062fa:	220a      	movs	r2, #10
 80062fc:	4620      	mov	r0, r4
 80062fe:	f000 fb1b 	bl	8006938 <__multadd>
 8006302:	9b01      	ldr	r3, [sp, #4]
 8006304:	2b00      	cmp	r3, #0
 8006306:	4607      	mov	r7, r0
 8006308:	f300 8096 	bgt.w	8006438 <_dtoa_r+0x9a8>
 800630c:	9b07      	ldr	r3, [sp, #28]
 800630e:	2b02      	cmp	r3, #2
 8006310:	dc59      	bgt.n	80063c6 <_dtoa_r+0x936>
 8006312:	e091      	b.n	8006438 <_dtoa_r+0x9a8>
 8006314:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006316:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800631a:	e758      	b.n	80061ce <_dtoa_r+0x73e>
 800631c:	9b04      	ldr	r3, [sp, #16]
 800631e:	1e5e      	subs	r6, r3, #1
 8006320:	9b08      	ldr	r3, [sp, #32]
 8006322:	42b3      	cmp	r3, r6
 8006324:	bfbf      	itttt	lt
 8006326:	9b08      	ldrlt	r3, [sp, #32]
 8006328:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800632a:	9608      	strlt	r6, [sp, #32]
 800632c:	1af3      	sublt	r3, r6, r3
 800632e:	bfb4      	ite	lt
 8006330:	18d2      	addlt	r2, r2, r3
 8006332:	1b9e      	subge	r6, r3, r6
 8006334:	9b04      	ldr	r3, [sp, #16]
 8006336:	bfbc      	itt	lt
 8006338:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800633a:	2600      	movlt	r6, #0
 800633c:	2b00      	cmp	r3, #0
 800633e:	bfb7      	itett	lt
 8006340:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006344:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006348:	1a9d      	sublt	r5, r3, r2
 800634a:	2300      	movlt	r3, #0
 800634c:	e741      	b.n	80061d2 <_dtoa_r+0x742>
 800634e:	9e08      	ldr	r6, [sp, #32]
 8006350:	9d05      	ldr	r5, [sp, #20]
 8006352:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006354:	e748      	b.n	80061e8 <_dtoa_r+0x758>
 8006356:	9a08      	ldr	r2, [sp, #32]
 8006358:	e770      	b.n	800623c <_dtoa_r+0x7ac>
 800635a:	9b07      	ldr	r3, [sp, #28]
 800635c:	2b01      	cmp	r3, #1
 800635e:	dc19      	bgt.n	8006394 <_dtoa_r+0x904>
 8006360:	9b02      	ldr	r3, [sp, #8]
 8006362:	b9bb      	cbnz	r3, 8006394 <_dtoa_r+0x904>
 8006364:	9b03      	ldr	r3, [sp, #12]
 8006366:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800636a:	b99b      	cbnz	r3, 8006394 <_dtoa_r+0x904>
 800636c:	9b03      	ldr	r3, [sp, #12]
 800636e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006372:	0d1b      	lsrs	r3, r3, #20
 8006374:	051b      	lsls	r3, r3, #20
 8006376:	b183      	cbz	r3, 800639a <_dtoa_r+0x90a>
 8006378:	9b05      	ldr	r3, [sp, #20]
 800637a:	3301      	adds	r3, #1
 800637c:	9305      	str	r3, [sp, #20]
 800637e:	9b06      	ldr	r3, [sp, #24]
 8006380:	3301      	adds	r3, #1
 8006382:	9306      	str	r3, [sp, #24]
 8006384:	f04f 0801 	mov.w	r8, #1
 8006388:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800638a:	2b00      	cmp	r3, #0
 800638c:	f47f af6f 	bne.w	800626e <_dtoa_r+0x7de>
 8006390:	2001      	movs	r0, #1
 8006392:	e774      	b.n	800627e <_dtoa_r+0x7ee>
 8006394:	f04f 0800 	mov.w	r8, #0
 8006398:	e7f6      	b.n	8006388 <_dtoa_r+0x8f8>
 800639a:	4698      	mov	r8, r3
 800639c:	e7f4      	b.n	8006388 <_dtoa_r+0x8f8>
 800639e:	d082      	beq.n	80062a6 <_dtoa_r+0x816>
 80063a0:	9a05      	ldr	r2, [sp, #20]
 80063a2:	331c      	adds	r3, #28
 80063a4:	441a      	add	r2, r3
 80063a6:	9205      	str	r2, [sp, #20]
 80063a8:	9a06      	ldr	r2, [sp, #24]
 80063aa:	441a      	add	r2, r3
 80063ac:	441d      	add	r5, r3
 80063ae:	9206      	str	r2, [sp, #24]
 80063b0:	e779      	b.n	80062a6 <_dtoa_r+0x816>
 80063b2:	4603      	mov	r3, r0
 80063b4:	e7f4      	b.n	80063a0 <_dtoa_r+0x910>
 80063b6:	9b04      	ldr	r3, [sp, #16]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	dc37      	bgt.n	800642c <_dtoa_r+0x99c>
 80063bc:	9b07      	ldr	r3, [sp, #28]
 80063be:	2b02      	cmp	r3, #2
 80063c0:	dd34      	ble.n	800642c <_dtoa_r+0x99c>
 80063c2:	9b04      	ldr	r3, [sp, #16]
 80063c4:	9301      	str	r3, [sp, #4]
 80063c6:	9b01      	ldr	r3, [sp, #4]
 80063c8:	b963      	cbnz	r3, 80063e4 <_dtoa_r+0x954>
 80063ca:	4631      	mov	r1, r6
 80063cc:	2205      	movs	r2, #5
 80063ce:	4620      	mov	r0, r4
 80063d0:	f000 fab2 	bl	8006938 <__multadd>
 80063d4:	4601      	mov	r1, r0
 80063d6:	4606      	mov	r6, r0
 80063d8:	4650      	mov	r0, sl
 80063da:	f000 fcc7 	bl	8006d6c <__mcmp>
 80063de:	2800      	cmp	r0, #0
 80063e0:	f73f adbb 	bgt.w	8005f5a <_dtoa_r+0x4ca>
 80063e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063e6:	9d00      	ldr	r5, [sp, #0]
 80063e8:	ea6f 0b03 	mvn.w	fp, r3
 80063ec:	f04f 0800 	mov.w	r8, #0
 80063f0:	4631      	mov	r1, r6
 80063f2:	4620      	mov	r0, r4
 80063f4:	f000 fa7e 	bl	80068f4 <_Bfree>
 80063f8:	2f00      	cmp	r7, #0
 80063fa:	f43f aeab 	beq.w	8006154 <_dtoa_r+0x6c4>
 80063fe:	f1b8 0f00 	cmp.w	r8, #0
 8006402:	d005      	beq.n	8006410 <_dtoa_r+0x980>
 8006404:	45b8      	cmp	r8, r7
 8006406:	d003      	beq.n	8006410 <_dtoa_r+0x980>
 8006408:	4641      	mov	r1, r8
 800640a:	4620      	mov	r0, r4
 800640c:	f000 fa72 	bl	80068f4 <_Bfree>
 8006410:	4639      	mov	r1, r7
 8006412:	4620      	mov	r0, r4
 8006414:	f000 fa6e 	bl	80068f4 <_Bfree>
 8006418:	e69c      	b.n	8006154 <_dtoa_r+0x6c4>
 800641a:	2600      	movs	r6, #0
 800641c:	4637      	mov	r7, r6
 800641e:	e7e1      	b.n	80063e4 <_dtoa_r+0x954>
 8006420:	46bb      	mov	fp, r7
 8006422:	4637      	mov	r7, r6
 8006424:	e599      	b.n	8005f5a <_dtoa_r+0x4ca>
 8006426:	bf00      	nop
 8006428:	40240000 	.word	0x40240000
 800642c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800642e:	2b00      	cmp	r3, #0
 8006430:	f000 80c8 	beq.w	80065c4 <_dtoa_r+0xb34>
 8006434:	9b04      	ldr	r3, [sp, #16]
 8006436:	9301      	str	r3, [sp, #4]
 8006438:	2d00      	cmp	r5, #0
 800643a:	dd05      	ble.n	8006448 <_dtoa_r+0x9b8>
 800643c:	4639      	mov	r1, r7
 800643e:	462a      	mov	r2, r5
 8006440:	4620      	mov	r0, r4
 8006442:	f000 fc27 	bl	8006c94 <__lshift>
 8006446:	4607      	mov	r7, r0
 8006448:	f1b8 0f00 	cmp.w	r8, #0
 800644c:	d05b      	beq.n	8006506 <_dtoa_r+0xa76>
 800644e:	6879      	ldr	r1, [r7, #4]
 8006450:	4620      	mov	r0, r4
 8006452:	f000 fa0f 	bl	8006874 <_Balloc>
 8006456:	4605      	mov	r5, r0
 8006458:	b928      	cbnz	r0, 8006466 <_dtoa_r+0x9d6>
 800645a:	4b83      	ldr	r3, [pc, #524]	; (8006668 <_dtoa_r+0xbd8>)
 800645c:	4602      	mov	r2, r0
 800645e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006462:	f7ff bb2e 	b.w	8005ac2 <_dtoa_r+0x32>
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	3202      	adds	r2, #2
 800646a:	0092      	lsls	r2, r2, #2
 800646c:	f107 010c 	add.w	r1, r7, #12
 8006470:	300c      	adds	r0, #12
 8006472:	f000 ffab 	bl	80073cc <memcpy>
 8006476:	2201      	movs	r2, #1
 8006478:	4629      	mov	r1, r5
 800647a:	4620      	mov	r0, r4
 800647c:	f000 fc0a 	bl	8006c94 <__lshift>
 8006480:	9b00      	ldr	r3, [sp, #0]
 8006482:	3301      	adds	r3, #1
 8006484:	9304      	str	r3, [sp, #16]
 8006486:	e9dd 2300 	ldrd	r2, r3, [sp]
 800648a:	4413      	add	r3, r2
 800648c:	9308      	str	r3, [sp, #32]
 800648e:	9b02      	ldr	r3, [sp, #8]
 8006490:	f003 0301 	and.w	r3, r3, #1
 8006494:	46b8      	mov	r8, r7
 8006496:	9306      	str	r3, [sp, #24]
 8006498:	4607      	mov	r7, r0
 800649a:	9b04      	ldr	r3, [sp, #16]
 800649c:	4631      	mov	r1, r6
 800649e:	3b01      	subs	r3, #1
 80064a0:	4650      	mov	r0, sl
 80064a2:	9301      	str	r3, [sp, #4]
 80064a4:	f7ff fa6b 	bl	800597e <quorem>
 80064a8:	4641      	mov	r1, r8
 80064aa:	9002      	str	r0, [sp, #8]
 80064ac:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80064b0:	4650      	mov	r0, sl
 80064b2:	f000 fc5b 	bl	8006d6c <__mcmp>
 80064b6:	463a      	mov	r2, r7
 80064b8:	9005      	str	r0, [sp, #20]
 80064ba:	4631      	mov	r1, r6
 80064bc:	4620      	mov	r0, r4
 80064be:	f000 fc71 	bl	8006da4 <__mdiff>
 80064c2:	68c2      	ldr	r2, [r0, #12]
 80064c4:	4605      	mov	r5, r0
 80064c6:	bb02      	cbnz	r2, 800650a <_dtoa_r+0xa7a>
 80064c8:	4601      	mov	r1, r0
 80064ca:	4650      	mov	r0, sl
 80064cc:	f000 fc4e 	bl	8006d6c <__mcmp>
 80064d0:	4602      	mov	r2, r0
 80064d2:	4629      	mov	r1, r5
 80064d4:	4620      	mov	r0, r4
 80064d6:	9209      	str	r2, [sp, #36]	; 0x24
 80064d8:	f000 fa0c 	bl	80068f4 <_Bfree>
 80064dc:	9b07      	ldr	r3, [sp, #28]
 80064de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064e0:	9d04      	ldr	r5, [sp, #16]
 80064e2:	ea43 0102 	orr.w	r1, r3, r2
 80064e6:	9b06      	ldr	r3, [sp, #24]
 80064e8:	4319      	orrs	r1, r3
 80064ea:	d110      	bne.n	800650e <_dtoa_r+0xa7e>
 80064ec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80064f0:	d029      	beq.n	8006546 <_dtoa_r+0xab6>
 80064f2:	9b05      	ldr	r3, [sp, #20]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	dd02      	ble.n	80064fe <_dtoa_r+0xa6e>
 80064f8:	9b02      	ldr	r3, [sp, #8]
 80064fa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80064fe:	9b01      	ldr	r3, [sp, #4]
 8006500:	f883 9000 	strb.w	r9, [r3]
 8006504:	e774      	b.n	80063f0 <_dtoa_r+0x960>
 8006506:	4638      	mov	r0, r7
 8006508:	e7ba      	b.n	8006480 <_dtoa_r+0x9f0>
 800650a:	2201      	movs	r2, #1
 800650c:	e7e1      	b.n	80064d2 <_dtoa_r+0xa42>
 800650e:	9b05      	ldr	r3, [sp, #20]
 8006510:	2b00      	cmp	r3, #0
 8006512:	db04      	blt.n	800651e <_dtoa_r+0xa8e>
 8006514:	9907      	ldr	r1, [sp, #28]
 8006516:	430b      	orrs	r3, r1
 8006518:	9906      	ldr	r1, [sp, #24]
 800651a:	430b      	orrs	r3, r1
 800651c:	d120      	bne.n	8006560 <_dtoa_r+0xad0>
 800651e:	2a00      	cmp	r2, #0
 8006520:	dded      	ble.n	80064fe <_dtoa_r+0xa6e>
 8006522:	4651      	mov	r1, sl
 8006524:	2201      	movs	r2, #1
 8006526:	4620      	mov	r0, r4
 8006528:	f000 fbb4 	bl	8006c94 <__lshift>
 800652c:	4631      	mov	r1, r6
 800652e:	4682      	mov	sl, r0
 8006530:	f000 fc1c 	bl	8006d6c <__mcmp>
 8006534:	2800      	cmp	r0, #0
 8006536:	dc03      	bgt.n	8006540 <_dtoa_r+0xab0>
 8006538:	d1e1      	bne.n	80064fe <_dtoa_r+0xa6e>
 800653a:	f019 0f01 	tst.w	r9, #1
 800653e:	d0de      	beq.n	80064fe <_dtoa_r+0xa6e>
 8006540:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006544:	d1d8      	bne.n	80064f8 <_dtoa_r+0xa68>
 8006546:	9a01      	ldr	r2, [sp, #4]
 8006548:	2339      	movs	r3, #57	; 0x39
 800654a:	7013      	strb	r3, [r2, #0]
 800654c:	462b      	mov	r3, r5
 800654e:	461d      	mov	r5, r3
 8006550:	3b01      	subs	r3, #1
 8006552:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006556:	2a39      	cmp	r2, #57	; 0x39
 8006558:	d06c      	beq.n	8006634 <_dtoa_r+0xba4>
 800655a:	3201      	adds	r2, #1
 800655c:	701a      	strb	r2, [r3, #0]
 800655e:	e747      	b.n	80063f0 <_dtoa_r+0x960>
 8006560:	2a00      	cmp	r2, #0
 8006562:	dd07      	ble.n	8006574 <_dtoa_r+0xae4>
 8006564:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006568:	d0ed      	beq.n	8006546 <_dtoa_r+0xab6>
 800656a:	9a01      	ldr	r2, [sp, #4]
 800656c:	f109 0301 	add.w	r3, r9, #1
 8006570:	7013      	strb	r3, [r2, #0]
 8006572:	e73d      	b.n	80063f0 <_dtoa_r+0x960>
 8006574:	9b04      	ldr	r3, [sp, #16]
 8006576:	9a08      	ldr	r2, [sp, #32]
 8006578:	f803 9c01 	strb.w	r9, [r3, #-1]
 800657c:	4293      	cmp	r3, r2
 800657e:	d043      	beq.n	8006608 <_dtoa_r+0xb78>
 8006580:	4651      	mov	r1, sl
 8006582:	2300      	movs	r3, #0
 8006584:	220a      	movs	r2, #10
 8006586:	4620      	mov	r0, r4
 8006588:	f000 f9d6 	bl	8006938 <__multadd>
 800658c:	45b8      	cmp	r8, r7
 800658e:	4682      	mov	sl, r0
 8006590:	f04f 0300 	mov.w	r3, #0
 8006594:	f04f 020a 	mov.w	r2, #10
 8006598:	4641      	mov	r1, r8
 800659a:	4620      	mov	r0, r4
 800659c:	d107      	bne.n	80065ae <_dtoa_r+0xb1e>
 800659e:	f000 f9cb 	bl	8006938 <__multadd>
 80065a2:	4680      	mov	r8, r0
 80065a4:	4607      	mov	r7, r0
 80065a6:	9b04      	ldr	r3, [sp, #16]
 80065a8:	3301      	adds	r3, #1
 80065aa:	9304      	str	r3, [sp, #16]
 80065ac:	e775      	b.n	800649a <_dtoa_r+0xa0a>
 80065ae:	f000 f9c3 	bl	8006938 <__multadd>
 80065b2:	4639      	mov	r1, r7
 80065b4:	4680      	mov	r8, r0
 80065b6:	2300      	movs	r3, #0
 80065b8:	220a      	movs	r2, #10
 80065ba:	4620      	mov	r0, r4
 80065bc:	f000 f9bc 	bl	8006938 <__multadd>
 80065c0:	4607      	mov	r7, r0
 80065c2:	e7f0      	b.n	80065a6 <_dtoa_r+0xb16>
 80065c4:	9b04      	ldr	r3, [sp, #16]
 80065c6:	9301      	str	r3, [sp, #4]
 80065c8:	9d00      	ldr	r5, [sp, #0]
 80065ca:	4631      	mov	r1, r6
 80065cc:	4650      	mov	r0, sl
 80065ce:	f7ff f9d6 	bl	800597e <quorem>
 80065d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80065d6:	9b00      	ldr	r3, [sp, #0]
 80065d8:	f805 9b01 	strb.w	r9, [r5], #1
 80065dc:	1aea      	subs	r2, r5, r3
 80065de:	9b01      	ldr	r3, [sp, #4]
 80065e0:	4293      	cmp	r3, r2
 80065e2:	dd07      	ble.n	80065f4 <_dtoa_r+0xb64>
 80065e4:	4651      	mov	r1, sl
 80065e6:	2300      	movs	r3, #0
 80065e8:	220a      	movs	r2, #10
 80065ea:	4620      	mov	r0, r4
 80065ec:	f000 f9a4 	bl	8006938 <__multadd>
 80065f0:	4682      	mov	sl, r0
 80065f2:	e7ea      	b.n	80065ca <_dtoa_r+0xb3a>
 80065f4:	9b01      	ldr	r3, [sp, #4]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	bfc8      	it	gt
 80065fa:	461d      	movgt	r5, r3
 80065fc:	9b00      	ldr	r3, [sp, #0]
 80065fe:	bfd8      	it	le
 8006600:	2501      	movle	r5, #1
 8006602:	441d      	add	r5, r3
 8006604:	f04f 0800 	mov.w	r8, #0
 8006608:	4651      	mov	r1, sl
 800660a:	2201      	movs	r2, #1
 800660c:	4620      	mov	r0, r4
 800660e:	f000 fb41 	bl	8006c94 <__lshift>
 8006612:	4631      	mov	r1, r6
 8006614:	4682      	mov	sl, r0
 8006616:	f000 fba9 	bl	8006d6c <__mcmp>
 800661a:	2800      	cmp	r0, #0
 800661c:	dc96      	bgt.n	800654c <_dtoa_r+0xabc>
 800661e:	d102      	bne.n	8006626 <_dtoa_r+0xb96>
 8006620:	f019 0f01 	tst.w	r9, #1
 8006624:	d192      	bne.n	800654c <_dtoa_r+0xabc>
 8006626:	462b      	mov	r3, r5
 8006628:	461d      	mov	r5, r3
 800662a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800662e:	2a30      	cmp	r2, #48	; 0x30
 8006630:	d0fa      	beq.n	8006628 <_dtoa_r+0xb98>
 8006632:	e6dd      	b.n	80063f0 <_dtoa_r+0x960>
 8006634:	9a00      	ldr	r2, [sp, #0]
 8006636:	429a      	cmp	r2, r3
 8006638:	d189      	bne.n	800654e <_dtoa_r+0xabe>
 800663a:	f10b 0b01 	add.w	fp, fp, #1
 800663e:	2331      	movs	r3, #49	; 0x31
 8006640:	e796      	b.n	8006570 <_dtoa_r+0xae0>
 8006642:	4b0a      	ldr	r3, [pc, #40]	; (800666c <_dtoa_r+0xbdc>)
 8006644:	f7ff ba99 	b.w	8005b7a <_dtoa_r+0xea>
 8006648:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800664a:	2b00      	cmp	r3, #0
 800664c:	f47f aa6d 	bne.w	8005b2a <_dtoa_r+0x9a>
 8006650:	4b07      	ldr	r3, [pc, #28]	; (8006670 <_dtoa_r+0xbe0>)
 8006652:	f7ff ba92 	b.w	8005b7a <_dtoa_r+0xea>
 8006656:	9b01      	ldr	r3, [sp, #4]
 8006658:	2b00      	cmp	r3, #0
 800665a:	dcb5      	bgt.n	80065c8 <_dtoa_r+0xb38>
 800665c:	9b07      	ldr	r3, [sp, #28]
 800665e:	2b02      	cmp	r3, #2
 8006660:	f73f aeb1 	bgt.w	80063c6 <_dtoa_r+0x936>
 8006664:	e7b0      	b.n	80065c8 <_dtoa_r+0xb38>
 8006666:	bf00      	nop
 8006668:	08007bac 	.word	0x08007bac
 800666c:	08007b0c 	.word	0x08007b0c
 8006670:	08007b30 	.word	0x08007b30

08006674 <_free_r>:
 8006674:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006676:	2900      	cmp	r1, #0
 8006678:	d044      	beq.n	8006704 <_free_r+0x90>
 800667a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800667e:	9001      	str	r0, [sp, #4]
 8006680:	2b00      	cmp	r3, #0
 8006682:	f1a1 0404 	sub.w	r4, r1, #4
 8006686:	bfb8      	it	lt
 8006688:	18e4      	addlt	r4, r4, r3
 800668a:	f000 f8e7 	bl	800685c <__malloc_lock>
 800668e:	4a1e      	ldr	r2, [pc, #120]	; (8006708 <_free_r+0x94>)
 8006690:	9801      	ldr	r0, [sp, #4]
 8006692:	6813      	ldr	r3, [r2, #0]
 8006694:	b933      	cbnz	r3, 80066a4 <_free_r+0x30>
 8006696:	6063      	str	r3, [r4, #4]
 8006698:	6014      	str	r4, [r2, #0]
 800669a:	b003      	add	sp, #12
 800669c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80066a0:	f000 b8e2 	b.w	8006868 <__malloc_unlock>
 80066a4:	42a3      	cmp	r3, r4
 80066a6:	d908      	bls.n	80066ba <_free_r+0x46>
 80066a8:	6825      	ldr	r5, [r4, #0]
 80066aa:	1961      	adds	r1, r4, r5
 80066ac:	428b      	cmp	r3, r1
 80066ae:	bf01      	itttt	eq
 80066b0:	6819      	ldreq	r1, [r3, #0]
 80066b2:	685b      	ldreq	r3, [r3, #4]
 80066b4:	1949      	addeq	r1, r1, r5
 80066b6:	6021      	streq	r1, [r4, #0]
 80066b8:	e7ed      	b.n	8006696 <_free_r+0x22>
 80066ba:	461a      	mov	r2, r3
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	b10b      	cbz	r3, 80066c4 <_free_r+0x50>
 80066c0:	42a3      	cmp	r3, r4
 80066c2:	d9fa      	bls.n	80066ba <_free_r+0x46>
 80066c4:	6811      	ldr	r1, [r2, #0]
 80066c6:	1855      	adds	r5, r2, r1
 80066c8:	42a5      	cmp	r5, r4
 80066ca:	d10b      	bne.n	80066e4 <_free_r+0x70>
 80066cc:	6824      	ldr	r4, [r4, #0]
 80066ce:	4421      	add	r1, r4
 80066d0:	1854      	adds	r4, r2, r1
 80066d2:	42a3      	cmp	r3, r4
 80066d4:	6011      	str	r1, [r2, #0]
 80066d6:	d1e0      	bne.n	800669a <_free_r+0x26>
 80066d8:	681c      	ldr	r4, [r3, #0]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	6053      	str	r3, [r2, #4]
 80066de:	440c      	add	r4, r1
 80066e0:	6014      	str	r4, [r2, #0]
 80066e2:	e7da      	b.n	800669a <_free_r+0x26>
 80066e4:	d902      	bls.n	80066ec <_free_r+0x78>
 80066e6:	230c      	movs	r3, #12
 80066e8:	6003      	str	r3, [r0, #0]
 80066ea:	e7d6      	b.n	800669a <_free_r+0x26>
 80066ec:	6825      	ldr	r5, [r4, #0]
 80066ee:	1961      	adds	r1, r4, r5
 80066f0:	428b      	cmp	r3, r1
 80066f2:	bf04      	itt	eq
 80066f4:	6819      	ldreq	r1, [r3, #0]
 80066f6:	685b      	ldreq	r3, [r3, #4]
 80066f8:	6063      	str	r3, [r4, #4]
 80066fa:	bf04      	itt	eq
 80066fc:	1949      	addeq	r1, r1, r5
 80066fe:	6021      	streq	r1, [r4, #0]
 8006700:	6054      	str	r4, [r2, #4]
 8006702:	e7ca      	b.n	800669a <_free_r+0x26>
 8006704:	b003      	add	sp, #12
 8006706:	bd30      	pop	{r4, r5, pc}
 8006708:	20001618 	.word	0x20001618

0800670c <malloc>:
 800670c:	4b02      	ldr	r3, [pc, #8]	; (8006718 <malloc+0xc>)
 800670e:	4601      	mov	r1, r0
 8006710:	6818      	ldr	r0, [r3, #0]
 8006712:	f000 b823 	b.w	800675c <_malloc_r>
 8006716:	bf00      	nop
 8006718:	20000068 	.word	0x20000068

0800671c <sbrk_aligned>:
 800671c:	b570      	push	{r4, r5, r6, lr}
 800671e:	4e0e      	ldr	r6, [pc, #56]	; (8006758 <sbrk_aligned+0x3c>)
 8006720:	460c      	mov	r4, r1
 8006722:	6831      	ldr	r1, [r6, #0]
 8006724:	4605      	mov	r5, r0
 8006726:	b911      	cbnz	r1, 800672e <sbrk_aligned+0x12>
 8006728:	f000 fe40 	bl	80073ac <_sbrk_r>
 800672c:	6030      	str	r0, [r6, #0]
 800672e:	4621      	mov	r1, r4
 8006730:	4628      	mov	r0, r5
 8006732:	f000 fe3b 	bl	80073ac <_sbrk_r>
 8006736:	1c43      	adds	r3, r0, #1
 8006738:	d00a      	beq.n	8006750 <sbrk_aligned+0x34>
 800673a:	1cc4      	adds	r4, r0, #3
 800673c:	f024 0403 	bic.w	r4, r4, #3
 8006740:	42a0      	cmp	r0, r4
 8006742:	d007      	beq.n	8006754 <sbrk_aligned+0x38>
 8006744:	1a21      	subs	r1, r4, r0
 8006746:	4628      	mov	r0, r5
 8006748:	f000 fe30 	bl	80073ac <_sbrk_r>
 800674c:	3001      	adds	r0, #1
 800674e:	d101      	bne.n	8006754 <sbrk_aligned+0x38>
 8006750:	f04f 34ff 	mov.w	r4, #4294967295
 8006754:	4620      	mov	r0, r4
 8006756:	bd70      	pop	{r4, r5, r6, pc}
 8006758:	2000161c 	.word	0x2000161c

0800675c <_malloc_r>:
 800675c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006760:	1ccd      	adds	r5, r1, #3
 8006762:	f025 0503 	bic.w	r5, r5, #3
 8006766:	3508      	adds	r5, #8
 8006768:	2d0c      	cmp	r5, #12
 800676a:	bf38      	it	cc
 800676c:	250c      	movcc	r5, #12
 800676e:	2d00      	cmp	r5, #0
 8006770:	4607      	mov	r7, r0
 8006772:	db01      	blt.n	8006778 <_malloc_r+0x1c>
 8006774:	42a9      	cmp	r1, r5
 8006776:	d905      	bls.n	8006784 <_malloc_r+0x28>
 8006778:	230c      	movs	r3, #12
 800677a:	603b      	str	r3, [r7, #0]
 800677c:	2600      	movs	r6, #0
 800677e:	4630      	mov	r0, r6
 8006780:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006784:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006858 <_malloc_r+0xfc>
 8006788:	f000 f868 	bl	800685c <__malloc_lock>
 800678c:	f8d8 3000 	ldr.w	r3, [r8]
 8006790:	461c      	mov	r4, r3
 8006792:	bb5c      	cbnz	r4, 80067ec <_malloc_r+0x90>
 8006794:	4629      	mov	r1, r5
 8006796:	4638      	mov	r0, r7
 8006798:	f7ff ffc0 	bl	800671c <sbrk_aligned>
 800679c:	1c43      	adds	r3, r0, #1
 800679e:	4604      	mov	r4, r0
 80067a0:	d155      	bne.n	800684e <_malloc_r+0xf2>
 80067a2:	f8d8 4000 	ldr.w	r4, [r8]
 80067a6:	4626      	mov	r6, r4
 80067a8:	2e00      	cmp	r6, #0
 80067aa:	d145      	bne.n	8006838 <_malloc_r+0xdc>
 80067ac:	2c00      	cmp	r4, #0
 80067ae:	d048      	beq.n	8006842 <_malloc_r+0xe6>
 80067b0:	6823      	ldr	r3, [r4, #0]
 80067b2:	4631      	mov	r1, r6
 80067b4:	4638      	mov	r0, r7
 80067b6:	eb04 0903 	add.w	r9, r4, r3
 80067ba:	f000 fdf7 	bl	80073ac <_sbrk_r>
 80067be:	4581      	cmp	r9, r0
 80067c0:	d13f      	bne.n	8006842 <_malloc_r+0xe6>
 80067c2:	6821      	ldr	r1, [r4, #0]
 80067c4:	1a6d      	subs	r5, r5, r1
 80067c6:	4629      	mov	r1, r5
 80067c8:	4638      	mov	r0, r7
 80067ca:	f7ff ffa7 	bl	800671c <sbrk_aligned>
 80067ce:	3001      	adds	r0, #1
 80067d0:	d037      	beq.n	8006842 <_malloc_r+0xe6>
 80067d2:	6823      	ldr	r3, [r4, #0]
 80067d4:	442b      	add	r3, r5
 80067d6:	6023      	str	r3, [r4, #0]
 80067d8:	f8d8 3000 	ldr.w	r3, [r8]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d038      	beq.n	8006852 <_malloc_r+0xf6>
 80067e0:	685a      	ldr	r2, [r3, #4]
 80067e2:	42a2      	cmp	r2, r4
 80067e4:	d12b      	bne.n	800683e <_malloc_r+0xe2>
 80067e6:	2200      	movs	r2, #0
 80067e8:	605a      	str	r2, [r3, #4]
 80067ea:	e00f      	b.n	800680c <_malloc_r+0xb0>
 80067ec:	6822      	ldr	r2, [r4, #0]
 80067ee:	1b52      	subs	r2, r2, r5
 80067f0:	d41f      	bmi.n	8006832 <_malloc_r+0xd6>
 80067f2:	2a0b      	cmp	r2, #11
 80067f4:	d917      	bls.n	8006826 <_malloc_r+0xca>
 80067f6:	1961      	adds	r1, r4, r5
 80067f8:	42a3      	cmp	r3, r4
 80067fa:	6025      	str	r5, [r4, #0]
 80067fc:	bf18      	it	ne
 80067fe:	6059      	strne	r1, [r3, #4]
 8006800:	6863      	ldr	r3, [r4, #4]
 8006802:	bf08      	it	eq
 8006804:	f8c8 1000 	streq.w	r1, [r8]
 8006808:	5162      	str	r2, [r4, r5]
 800680a:	604b      	str	r3, [r1, #4]
 800680c:	4638      	mov	r0, r7
 800680e:	f104 060b 	add.w	r6, r4, #11
 8006812:	f000 f829 	bl	8006868 <__malloc_unlock>
 8006816:	f026 0607 	bic.w	r6, r6, #7
 800681a:	1d23      	adds	r3, r4, #4
 800681c:	1af2      	subs	r2, r6, r3
 800681e:	d0ae      	beq.n	800677e <_malloc_r+0x22>
 8006820:	1b9b      	subs	r3, r3, r6
 8006822:	50a3      	str	r3, [r4, r2]
 8006824:	e7ab      	b.n	800677e <_malloc_r+0x22>
 8006826:	42a3      	cmp	r3, r4
 8006828:	6862      	ldr	r2, [r4, #4]
 800682a:	d1dd      	bne.n	80067e8 <_malloc_r+0x8c>
 800682c:	f8c8 2000 	str.w	r2, [r8]
 8006830:	e7ec      	b.n	800680c <_malloc_r+0xb0>
 8006832:	4623      	mov	r3, r4
 8006834:	6864      	ldr	r4, [r4, #4]
 8006836:	e7ac      	b.n	8006792 <_malloc_r+0x36>
 8006838:	4634      	mov	r4, r6
 800683a:	6876      	ldr	r6, [r6, #4]
 800683c:	e7b4      	b.n	80067a8 <_malloc_r+0x4c>
 800683e:	4613      	mov	r3, r2
 8006840:	e7cc      	b.n	80067dc <_malloc_r+0x80>
 8006842:	230c      	movs	r3, #12
 8006844:	603b      	str	r3, [r7, #0]
 8006846:	4638      	mov	r0, r7
 8006848:	f000 f80e 	bl	8006868 <__malloc_unlock>
 800684c:	e797      	b.n	800677e <_malloc_r+0x22>
 800684e:	6025      	str	r5, [r4, #0]
 8006850:	e7dc      	b.n	800680c <_malloc_r+0xb0>
 8006852:	605b      	str	r3, [r3, #4]
 8006854:	deff      	udf	#255	; 0xff
 8006856:	bf00      	nop
 8006858:	20001618 	.word	0x20001618

0800685c <__malloc_lock>:
 800685c:	4801      	ldr	r0, [pc, #4]	; (8006864 <__malloc_lock+0x8>)
 800685e:	f7ff b88c 	b.w	800597a <__retarget_lock_acquire_recursive>
 8006862:	bf00      	nop
 8006864:	20001614 	.word	0x20001614

08006868 <__malloc_unlock>:
 8006868:	4801      	ldr	r0, [pc, #4]	; (8006870 <__malloc_unlock+0x8>)
 800686a:	f7ff b887 	b.w	800597c <__retarget_lock_release_recursive>
 800686e:	bf00      	nop
 8006870:	20001614 	.word	0x20001614

08006874 <_Balloc>:
 8006874:	b570      	push	{r4, r5, r6, lr}
 8006876:	69c6      	ldr	r6, [r0, #28]
 8006878:	4604      	mov	r4, r0
 800687a:	460d      	mov	r5, r1
 800687c:	b976      	cbnz	r6, 800689c <_Balloc+0x28>
 800687e:	2010      	movs	r0, #16
 8006880:	f7ff ff44 	bl	800670c <malloc>
 8006884:	4602      	mov	r2, r0
 8006886:	61e0      	str	r0, [r4, #28]
 8006888:	b920      	cbnz	r0, 8006894 <_Balloc+0x20>
 800688a:	4b18      	ldr	r3, [pc, #96]	; (80068ec <_Balloc+0x78>)
 800688c:	4818      	ldr	r0, [pc, #96]	; (80068f0 <_Balloc+0x7c>)
 800688e:	216b      	movs	r1, #107	; 0x6b
 8006890:	f000 fdaa 	bl	80073e8 <__assert_func>
 8006894:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006898:	6006      	str	r6, [r0, #0]
 800689a:	60c6      	str	r6, [r0, #12]
 800689c:	69e6      	ldr	r6, [r4, #28]
 800689e:	68f3      	ldr	r3, [r6, #12]
 80068a0:	b183      	cbz	r3, 80068c4 <_Balloc+0x50>
 80068a2:	69e3      	ldr	r3, [r4, #28]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80068aa:	b9b8      	cbnz	r0, 80068dc <_Balloc+0x68>
 80068ac:	2101      	movs	r1, #1
 80068ae:	fa01 f605 	lsl.w	r6, r1, r5
 80068b2:	1d72      	adds	r2, r6, #5
 80068b4:	0092      	lsls	r2, r2, #2
 80068b6:	4620      	mov	r0, r4
 80068b8:	f000 fdb4 	bl	8007424 <_calloc_r>
 80068bc:	b160      	cbz	r0, 80068d8 <_Balloc+0x64>
 80068be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80068c2:	e00e      	b.n	80068e2 <_Balloc+0x6e>
 80068c4:	2221      	movs	r2, #33	; 0x21
 80068c6:	2104      	movs	r1, #4
 80068c8:	4620      	mov	r0, r4
 80068ca:	f000 fdab 	bl	8007424 <_calloc_r>
 80068ce:	69e3      	ldr	r3, [r4, #28]
 80068d0:	60f0      	str	r0, [r6, #12]
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d1e4      	bne.n	80068a2 <_Balloc+0x2e>
 80068d8:	2000      	movs	r0, #0
 80068da:	bd70      	pop	{r4, r5, r6, pc}
 80068dc:	6802      	ldr	r2, [r0, #0]
 80068de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80068e2:	2300      	movs	r3, #0
 80068e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80068e8:	e7f7      	b.n	80068da <_Balloc+0x66>
 80068ea:	bf00      	nop
 80068ec:	08007b3d 	.word	0x08007b3d
 80068f0:	08007bbd 	.word	0x08007bbd

080068f4 <_Bfree>:
 80068f4:	b570      	push	{r4, r5, r6, lr}
 80068f6:	69c6      	ldr	r6, [r0, #28]
 80068f8:	4605      	mov	r5, r0
 80068fa:	460c      	mov	r4, r1
 80068fc:	b976      	cbnz	r6, 800691c <_Bfree+0x28>
 80068fe:	2010      	movs	r0, #16
 8006900:	f7ff ff04 	bl	800670c <malloc>
 8006904:	4602      	mov	r2, r0
 8006906:	61e8      	str	r0, [r5, #28]
 8006908:	b920      	cbnz	r0, 8006914 <_Bfree+0x20>
 800690a:	4b09      	ldr	r3, [pc, #36]	; (8006930 <_Bfree+0x3c>)
 800690c:	4809      	ldr	r0, [pc, #36]	; (8006934 <_Bfree+0x40>)
 800690e:	218f      	movs	r1, #143	; 0x8f
 8006910:	f000 fd6a 	bl	80073e8 <__assert_func>
 8006914:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006918:	6006      	str	r6, [r0, #0]
 800691a:	60c6      	str	r6, [r0, #12]
 800691c:	b13c      	cbz	r4, 800692e <_Bfree+0x3a>
 800691e:	69eb      	ldr	r3, [r5, #28]
 8006920:	6862      	ldr	r2, [r4, #4]
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006928:	6021      	str	r1, [r4, #0]
 800692a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800692e:	bd70      	pop	{r4, r5, r6, pc}
 8006930:	08007b3d 	.word	0x08007b3d
 8006934:	08007bbd 	.word	0x08007bbd

08006938 <__multadd>:
 8006938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800693c:	690d      	ldr	r5, [r1, #16]
 800693e:	4607      	mov	r7, r0
 8006940:	460c      	mov	r4, r1
 8006942:	461e      	mov	r6, r3
 8006944:	f101 0c14 	add.w	ip, r1, #20
 8006948:	2000      	movs	r0, #0
 800694a:	f8dc 3000 	ldr.w	r3, [ip]
 800694e:	b299      	uxth	r1, r3
 8006950:	fb02 6101 	mla	r1, r2, r1, r6
 8006954:	0c1e      	lsrs	r6, r3, #16
 8006956:	0c0b      	lsrs	r3, r1, #16
 8006958:	fb02 3306 	mla	r3, r2, r6, r3
 800695c:	b289      	uxth	r1, r1
 800695e:	3001      	adds	r0, #1
 8006960:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006964:	4285      	cmp	r5, r0
 8006966:	f84c 1b04 	str.w	r1, [ip], #4
 800696a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800696e:	dcec      	bgt.n	800694a <__multadd+0x12>
 8006970:	b30e      	cbz	r6, 80069b6 <__multadd+0x7e>
 8006972:	68a3      	ldr	r3, [r4, #8]
 8006974:	42ab      	cmp	r3, r5
 8006976:	dc19      	bgt.n	80069ac <__multadd+0x74>
 8006978:	6861      	ldr	r1, [r4, #4]
 800697a:	4638      	mov	r0, r7
 800697c:	3101      	adds	r1, #1
 800697e:	f7ff ff79 	bl	8006874 <_Balloc>
 8006982:	4680      	mov	r8, r0
 8006984:	b928      	cbnz	r0, 8006992 <__multadd+0x5a>
 8006986:	4602      	mov	r2, r0
 8006988:	4b0c      	ldr	r3, [pc, #48]	; (80069bc <__multadd+0x84>)
 800698a:	480d      	ldr	r0, [pc, #52]	; (80069c0 <__multadd+0x88>)
 800698c:	21ba      	movs	r1, #186	; 0xba
 800698e:	f000 fd2b 	bl	80073e8 <__assert_func>
 8006992:	6922      	ldr	r2, [r4, #16]
 8006994:	3202      	adds	r2, #2
 8006996:	f104 010c 	add.w	r1, r4, #12
 800699a:	0092      	lsls	r2, r2, #2
 800699c:	300c      	adds	r0, #12
 800699e:	f000 fd15 	bl	80073cc <memcpy>
 80069a2:	4621      	mov	r1, r4
 80069a4:	4638      	mov	r0, r7
 80069a6:	f7ff ffa5 	bl	80068f4 <_Bfree>
 80069aa:	4644      	mov	r4, r8
 80069ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80069b0:	3501      	adds	r5, #1
 80069b2:	615e      	str	r6, [r3, #20]
 80069b4:	6125      	str	r5, [r4, #16]
 80069b6:	4620      	mov	r0, r4
 80069b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069bc:	08007bac 	.word	0x08007bac
 80069c0:	08007bbd 	.word	0x08007bbd

080069c4 <__hi0bits>:
 80069c4:	0c03      	lsrs	r3, r0, #16
 80069c6:	041b      	lsls	r3, r3, #16
 80069c8:	b9d3      	cbnz	r3, 8006a00 <__hi0bits+0x3c>
 80069ca:	0400      	lsls	r0, r0, #16
 80069cc:	2310      	movs	r3, #16
 80069ce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80069d2:	bf04      	itt	eq
 80069d4:	0200      	lsleq	r0, r0, #8
 80069d6:	3308      	addeq	r3, #8
 80069d8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80069dc:	bf04      	itt	eq
 80069de:	0100      	lsleq	r0, r0, #4
 80069e0:	3304      	addeq	r3, #4
 80069e2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80069e6:	bf04      	itt	eq
 80069e8:	0080      	lsleq	r0, r0, #2
 80069ea:	3302      	addeq	r3, #2
 80069ec:	2800      	cmp	r0, #0
 80069ee:	db05      	blt.n	80069fc <__hi0bits+0x38>
 80069f0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80069f4:	f103 0301 	add.w	r3, r3, #1
 80069f8:	bf08      	it	eq
 80069fa:	2320      	moveq	r3, #32
 80069fc:	4618      	mov	r0, r3
 80069fe:	4770      	bx	lr
 8006a00:	2300      	movs	r3, #0
 8006a02:	e7e4      	b.n	80069ce <__hi0bits+0xa>

08006a04 <__lo0bits>:
 8006a04:	6803      	ldr	r3, [r0, #0]
 8006a06:	f013 0207 	ands.w	r2, r3, #7
 8006a0a:	d00c      	beq.n	8006a26 <__lo0bits+0x22>
 8006a0c:	07d9      	lsls	r1, r3, #31
 8006a0e:	d422      	bmi.n	8006a56 <__lo0bits+0x52>
 8006a10:	079a      	lsls	r2, r3, #30
 8006a12:	bf49      	itett	mi
 8006a14:	085b      	lsrmi	r3, r3, #1
 8006a16:	089b      	lsrpl	r3, r3, #2
 8006a18:	6003      	strmi	r3, [r0, #0]
 8006a1a:	2201      	movmi	r2, #1
 8006a1c:	bf5c      	itt	pl
 8006a1e:	6003      	strpl	r3, [r0, #0]
 8006a20:	2202      	movpl	r2, #2
 8006a22:	4610      	mov	r0, r2
 8006a24:	4770      	bx	lr
 8006a26:	b299      	uxth	r1, r3
 8006a28:	b909      	cbnz	r1, 8006a2e <__lo0bits+0x2a>
 8006a2a:	0c1b      	lsrs	r3, r3, #16
 8006a2c:	2210      	movs	r2, #16
 8006a2e:	b2d9      	uxtb	r1, r3
 8006a30:	b909      	cbnz	r1, 8006a36 <__lo0bits+0x32>
 8006a32:	3208      	adds	r2, #8
 8006a34:	0a1b      	lsrs	r3, r3, #8
 8006a36:	0719      	lsls	r1, r3, #28
 8006a38:	bf04      	itt	eq
 8006a3a:	091b      	lsreq	r3, r3, #4
 8006a3c:	3204      	addeq	r2, #4
 8006a3e:	0799      	lsls	r1, r3, #30
 8006a40:	bf04      	itt	eq
 8006a42:	089b      	lsreq	r3, r3, #2
 8006a44:	3202      	addeq	r2, #2
 8006a46:	07d9      	lsls	r1, r3, #31
 8006a48:	d403      	bmi.n	8006a52 <__lo0bits+0x4e>
 8006a4a:	085b      	lsrs	r3, r3, #1
 8006a4c:	f102 0201 	add.w	r2, r2, #1
 8006a50:	d003      	beq.n	8006a5a <__lo0bits+0x56>
 8006a52:	6003      	str	r3, [r0, #0]
 8006a54:	e7e5      	b.n	8006a22 <__lo0bits+0x1e>
 8006a56:	2200      	movs	r2, #0
 8006a58:	e7e3      	b.n	8006a22 <__lo0bits+0x1e>
 8006a5a:	2220      	movs	r2, #32
 8006a5c:	e7e1      	b.n	8006a22 <__lo0bits+0x1e>
	...

08006a60 <__i2b>:
 8006a60:	b510      	push	{r4, lr}
 8006a62:	460c      	mov	r4, r1
 8006a64:	2101      	movs	r1, #1
 8006a66:	f7ff ff05 	bl	8006874 <_Balloc>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	b928      	cbnz	r0, 8006a7a <__i2b+0x1a>
 8006a6e:	4b05      	ldr	r3, [pc, #20]	; (8006a84 <__i2b+0x24>)
 8006a70:	4805      	ldr	r0, [pc, #20]	; (8006a88 <__i2b+0x28>)
 8006a72:	f240 1145 	movw	r1, #325	; 0x145
 8006a76:	f000 fcb7 	bl	80073e8 <__assert_func>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	6144      	str	r4, [r0, #20]
 8006a7e:	6103      	str	r3, [r0, #16]
 8006a80:	bd10      	pop	{r4, pc}
 8006a82:	bf00      	nop
 8006a84:	08007bac 	.word	0x08007bac
 8006a88:	08007bbd 	.word	0x08007bbd

08006a8c <__multiply>:
 8006a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a90:	4691      	mov	r9, r2
 8006a92:	690a      	ldr	r2, [r1, #16]
 8006a94:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	bfb8      	it	lt
 8006a9c:	460b      	movlt	r3, r1
 8006a9e:	460c      	mov	r4, r1
 8006aa0:	bfbc      	itt	lt
 8006aa2:	464c      	movlt	r4, r9
 8006aa4:	4699      	movlt	r9, r3
 8006aa6:	6927      	ldr	r7, [r4, #16]
 8006aa8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006aac:	68a3      	ldr	r3, [r4, #8]
 8006aae:	6861      	ldr	r1, [r4, #4]
 8006ab0:	eb07 060a 	add.w	r6, r7, sl
 8006ab4:	42b3      	cmp	r3, r6
 8006ab6:	b085      	sub	sp, #20
 8006ab8:	bfb8      	it	lt
 8006aba:	3101      	addlt	r1, #1
 8006abc:	f7ff feda 	bl	8006874 <_Balloc>
 8006ac0:	b930      	cbnz	r0, 8006ad0 <__multiply+0x44>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	4b44      	ldr	r3, [pc, #272]	; (8006bd8 <__multiply+0x14c>)
 8006ac6:	4845      	ldr	r0, [pc, #276]	; (8006bdc <__multiply+0x150>)
 8006ac8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006acc:	f000 fc8c 	bl	80073e8 <__assert_func>
 8006ad0:	f100 0514 	add.w	r5, r0, #20
 8006ad4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006ad8:	462b      	mov	r3, r5
 8006ada:	2200      	movs	r2, #0
 8006adc:	4543      	cmp	r3, r8
 8006ade:	d321      	bcc.n	8006b24 <__multiply+0x98>
 8006ae0:	f104 0314 	add.w	r3, r4, #20
 8006ae4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006ae8:	f109 0314 	add.w	r3, r9, #20
 8006aec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006af0:	9202      	str	r2, [sp, #8]
 8006af2:	1b3a      	subs	r2, r7, r4
 8006af4:	3a15      	subs	r2, #21
 8006af6:	f022 0203 	bic.w	r2, r2, #3
 8006afa:	3204      	adds	r2, #4
 8006afc:	f104 0115 	add.w	r1, r4, #21
 8006b00:	428f      	cmp	r7, r1
 8006b02:	bf38      	it	cc
 8006b04:	2204      	movcc	r2, #4
 8006b06:	9201      	str	r2, [sp, #4]
 8006b08:	9a02      	ldr	r2, [sp, #8]
 8006b0a:	9303      	str	r3, [sp, #12]
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d80c      	bhi.n	8006b2a <__multiply+0x9e>
 8006b10:	2e00      	cmp	r6, #0
 8006b12:	dd03      	ble.n	8006b1c <__multiply+0x90>
 8006b14:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d05b      	beq.n	8006bd4 <__multiply+0x148>
 8006b1c:	6106      	str	r6, [r0, #16]
 8006b1e:	b005      	add	sp, #20
 8006b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b24:	f843 2b04 	str.w	r2, [r3], #4
 8006b28:	e7d8      	b.n	8006adc <__multiply+0x50>
 8006b2a:	f8b3 a000 	ldrh.w	sl, [r3]
 8006b2e:	f1ba 0f00 	cmp.w	sl, #0
 8006b32:	d024      	beq.n	8006b7e <__multiply+0xf2>
 8006b34:	f104 0e14 	add.w	lr, r4, #20
 8006b38:	46a9      	mov	r9, r5
 8006b3a:	f04f 0c00 	mov.w	ip, #0
 8006b3e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006b42:	f8d9 1000 	ldr.w	r1, [r9]
 8006b46:	fa1f fb82 	uxth.w	fp, r2
 8006b4a:	b289      	uxth	r1, r1
 8006b4c:	fb0a 110b 	mla	r1, sl, fp, r1
 8006b50:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006b54:	f8d9 2000 	ldr.w	r2, [r9]
 8006b58:	4461      	add	r1, ip
 8006b5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006b5e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006b62:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006b66:	b289      	uxth	r1, r1
 8006b68:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006b6c:	4577      	cmp	r7, lr
 8006b6e:	f849 1b04 	str.w	r1, [r9], #4
 8006b72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006b76:	d8e2      	bhi.n	8006b3e <__multiply+0xb2>
 8006b78:	9a01      	ldr	r2, [sp, #4]
 8006b7a:	f845 c002 	str.w	ip, [r5, r2]
 8006b7e:	9a03      	ldr	r2, [sp, #12]
 8006b80:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006b84:	3304      	adds	r3, #4
 8006b86:	f1b9 0f00 	cmp.w	r9, #0
 8006b8a:	d021      	beq.n	8006bd0 <__multiply+0x144>
 8006b8c:	6829      	ldr	r1, [r5, #0]
 8006b8e:	f104 0c14 	add.w	ip, r4, #20
 8006b92:	46ae      	mov	lr, r5
 8006b94:	f04f 0a00 	mov.w	sl, #0
 8006b98:	f8bc b000 	ldrh.w	fp, [ip]
 8006b9c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006ba0:	fb09 220b 	mla	r2, r9, fp, r2
 8006ba4:	4452      	add	r2, sl
 8006ba6:	b289      	uxth	r1, r1
 8006ba8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006bac:	f84e 1b04 	str.w	r1, [lr], #4
 8006bb0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006bb4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006bb8:	f8be 1000 	ldrh.w	r1, [lr]
 8006bbc:	fb09 110a 	mla	r1, r9, sl, r1
 8006bc0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006bc4:	4567      	cmp	r7, ip
 8006bc6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006bca:	d8e5      	bhi.n	8006b98 <__multiply+0x10c>
 8006bcc:	9a01      	ldr	r2, [sp, #4]
 8006bce:	50a9      	str	r1, [r5, r2]
 8006bd0:	3504      	adds	r5, #4
 8006bd2:	e799      	b.n	8006b08 <__multiply+0x7c>
 8006bd4:	3e01      	subs	r6, #1
 8006bd6:	e79b      	b.n	8006b10 <__multiply+0x84>
 8006bd8:	08007bac 	.word	0x08007bac
 8006bdc:	08007bbd 	.word	0x08007bbd

08006be0 <__pow5mult>:
 8006be0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006be4:	4615      	mov	r5, r2
 8006be6:	f012 0203 	ands.w	r2, r2, #3
 8006bea:	4606      	mov	r6, r0
 8006bec:	460f      	mov	r7, r1
 8006bee:	d007      	beq.n	8006c00 <__pow5mult+0x20>
 8006bf0:	4c25      	ldr	r4, [pc, #148]	; (8006c88 <__pow5mult+0xa8>)
 8006bf2:	3a01      	subs	r2, #1
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006bfa:	f7ff fe9d 	bl	8006938 <__multadd>
 8006bfe:	4607      	mov	r7, r0
 8006c00:	10ad      	asrs	r5, r5, #2
 8006c02:	d03d      	beq.n	8006c80 <__pow5mult+0xa0>
 8006c04:	69f4      	ldr	r4, [r6, #28]
 8006c06:	b97c      	cbnz	r4, 8006c28 <__pow5mult+0x48>
 8006c08:	2010      	movs	r0, #16
 8006c0a:	f7ff fd7f 	bl	800670c <malloc>
 8006c0e:	4602      	mov	r2, r0
 8006c10:	61f0      	str	r0, [r6, #28]
 8006c12:	b928      	cbnz	r0, 8006c20 <__pow5mult+0x40>
 8006c14:	4b1d      	ldr	r3, [pc, #116]	; (8006c8c <__pow5mult+0xac>)
 8006c16:	481e      	ldr	r0, [pc, #120]	; (8006c90 <__pow5mult+0xb0>)
 8006c18:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006c1c:	f000 fbe4 	bl	80073e8 <__assert_func>
 8006c20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c24:	6004      	str	r4, [r0, #0]
 8006c26:	60c4      	str	r4, [r0, #12]
 8006c28:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006c2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006c30:	b94c      	cbnz	r4, 8006c46 <__pow5mult+0x66>
 8006c32:	f240 2171 	movw	r1, #625	; 0x271
 8006c36:	4630      	mov	r0, r6
 8006c38:	f7ff ff12 	bl	8006a60 <__i2b>
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006c42:	4604      	mov	r4, r0
 8006c44:	6003      	str	r3, [r0, #0]
 8006c46:	f04f 0900 	mov.w	r9, #0
 8006c4a:	07eb      	lsls	r3, r5, #31
 8006c4c:	d50a      	bpl.n	8006c64 <__pow5mult+0x84>
 8006c4e:	4639      	mov	r1, r7
 8006c50:	4622      	mov	r2, r4
 8006c52:	4630      	mov	r0, r6
 8006c54:	f7ff ff1a 	bl	8006a8c <__multiply>
 8006c58:	4639      	mov	r1, r7
 8006c5a:	4680      	mov	r8, r0
 8006c5c:	4630      	mov	r0, r6
 8006c5e:	f7ff fe49 	bl	80068f4 <_Bfree>
 8006c62:	4647      	mov	r7, r8
 8006c64:	106d      	asrs	r5, r5, #1
 8006c66:	d00b      	beq.n	8006c80 <__pow5mult+0xa0>
 8006c68:	6820      	ldr	r0, [r4, #0]
 8006c6a:	b938      	cbnz	r0, 8006c7c <__pow5mult+0x9c>
 8006c6c:	4622      	mov	r2, r4
 8006c6e:	4621      	mov	r1, r4
 8006c70:	4630      	mov	r0, r6
 8006c72:	f7ff ff0b 	bl	8006a8c <__multiply>
 8006c76:	6020      	str	r0, [r4, #0]
 8006c78:	f8c0 9000 	str.w	r9, [r0]
 8006c7c:	4604      	mov	r4, r0
 8006c7e:	e7e4      	b.n	8006c4a <__pow5mult+0x6a>
 8006c80:	4638      	mov	r0, r7
 8006c82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c86:	bf00      	nop
 8006c88:	08007d08 	.word	0x08007d08
 8006c8c:	08007b3d 	.word	0x08007b3d
 8006c90:	08007bbd 	.word	0x08007bbd

08006c94 <__lshift>:
 8006c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c98:	460c      	mov	r4, r1
 8006c9a:	6849      	ldr	r1, [r1, #4]
 8006c9c:	6923      	ldr	r3, [r4, #16]
 8006c9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ca2:	68a3      	ldr	r3, [r4, #8]
 8006ca4:	4607      	mov	r7, r0
 8006ca6:	4691      	mov	r9, r2
 8006ca8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006cac:	f108 0601 	add.w	r6, r8, #1
 8006cb0:	42b3      	cmp	r3, r6
 8006cb2:	db0b      	blt.n	8006ccc <__lshift+0x38>
 8006cb4:	4638      	mov	r0, r7
 8006cb6:	f7ff fddd 	bl	8006874 <_Balloc>
 8006cba:	4605      	mov	r5, r0
 8006cbc:	b948      	cbnz	r0, 8006cd2 <__lshift+0x3e>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	4b28      	ldr	r3, [pc, #160]	; (8006d64 <__lshift+0xd0>)
 8006cc2:	4829      	ldr	r0, [pc, #164]	; (8006d68 <__lshift+0xd4>)
 8006cc4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006cc8:	f000 fb8e 	bl	80073e8 <__assert_func>
 8006ccc:	3101      	adds	r1, #1
 8006cce:	005b      	lsls	r3, r3, #1
 8006cd0:	e7ee      	b.n	8006cb0 <__lshift+0x1c>
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	f100 0114 	add.w	r1, r0, #20
 8006cd8:	f100 0210 	add.w	r2, r0, #16
 8006cdc:	4618      	mov	r0, r3
 8006cde:	4553      	cmp	r3, sl
 8006ce0:	db33      	blt.n	8006d4a <__lshift+0xb6>
 8006ce2:	6920      	ldr	r0, [r4, #16]
 8006ce4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ce8:	f104 0314 	add.w	r3, r4, #20
 8006cec:	f019 091f 	ands.w	r9, r9, #31
 8006cf0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006cf4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006cf8:	d02b      	beq.n	8006d52 <__lshift+0xbe>
 8006cfa:	f1c9 0e20 	rsb	lr, r9, #32
 8006cfe:	468a      	mov	sl, r1
 8006d00:	2200      	movs	r2, #0
 8006d02:	6818      	ldr	r0, [r3, #0]
 8006d04:	fa00 f009 	lsl.w	r0, r0, r9
 8006d08:	4310      	orrs	r0, r2
 8006d0a:	f84a 0b04 	str.w	r0, [sl], #4
 8006d0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d12:	459c      	cmp	ip, r3
 8006d14:	fa22 f20e 	lsr.w	r2, r2, lr
 8006d18:	d8f3      	bhi.n	8006d02 <__lshift+0x6e>
 8006d1a:	ebac 0304 	sub.w	r3, ip, r4
 8006d1e:	3b15      	subs	r3, #21
 8006d20:	f023 0303 	bic.w	r3, r3, #3
 8006d24:	3304      	adds	r3, #4
 8006d26:	f104 0015 	add.w	r0, r4, #21
 8006d2a:	4584      	cmp	ip, r0
 8006d2c:	bf38      	it	cc
 8006d2e:	2304      	movcc	r3, #4
 8006d30:	50ca      	str	r2, [r1, r3]
 8006d32:	b10a      	cbz	r2, 8006d38 <__lshift+0xa4>
 8006d34:	f108 0602 	add.w	r6, r8, #2
 8006d38:	3e01      	subs	r6, #1
 8006d3a:	4638      	mov	r0, r7
 8006d3c:	612e      	str	r6, [r5, #16]
 8006d3e:	4621      	mov	r1, r4
 8006d40:	f7ff fdd8 	bl	80068f4 <_Bfree>
 8006d44:	4628      	mov	r0, r5
 8006d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006d4e:	3301      	adds	r3, #1
 8006d50:	e7c5      	b.n	8006cde <__lshift+0x4a>
 8006d52:	3904      	subs	r1, #4
 8006d54:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d58:	f841 2f04 	str.w	r2, [r1, #4]!
 8006d5c:	459c      	cmp	ip, r3
 8006d5e:	d8f9      	bhi.n	8006d54 <__lshift+0xc0>
 8006d60:	e7ea      	b.n	8006d38 <__lshift+0xa4>
 8006d62:	bf00      	nop
 8006d64:	08007bac 	.word	0x08007bac
 8006d68:	08007bbd 	.word	0x08007bbd

08006d6c <__mcmp>:
 8006d6c:	b530      	push	{r4, r5, lr}
 8006d6e:	6902      	ldr	r2, [r0, #16]
 8006d70:	690c      	ldr	r4, [r1, #16]
 8006d72:	1b12      	subs	r2, r2, r4
 8006d74:	d10e      	bne.n	8006d94 <__mcmp+0x28>
 8006d76:	f100 0314 	add.w	r3, r0, #20
 8006d7a:	3114      	adds	r1, #20
 8006d7c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006d80:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006d84:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006d88:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006d8c:	42a5      	cmp	r5, r4
 8006d8e:	d003      	beq.n	8006d98 <__mcmp+0x2c>
 8006d90:	d305      	bcc.n	8006d9e <__mcmp+0x32>
 8006d92:	2201      	movs	r2, #1
 8006d94:	4610      	mov	r0, r2
 8006d96:	bd30      	pop	{r4, r5, pc}
 8006d98:	4283      	cmp	r3, r0
 8006d9a:	d3f3      	bcc.n	8006d84 <__mcmp+0x18>
 8006d9c:	e7fa      	b.n	8006d94 <__mcmp+0x28>
 8006d9e:	f04f 32ff 	mov.w	r2, #4294967295
 8006da2:	e7f7      	b.n	8006d94 <__mcmp+0x28>

08006da4 <__mdiff>:
 8006da4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006da8:	460c      	mov	r4, r1
 8006daa:	4606      	mov	r6, r0
 8006dac:	4611      	mov	r1, r2
 8006dae:	4620      	mov	r0, r4
 8006db0:	4690      	mov	r8, r2
 8006db2:	f7ff ffdb 	bl	8006d6c <__mcmp>
 8006db6:	1e05      	subs	r5, r0, #0
 8006db8:	d110      	bne.n	8006ddc <__mdiff+0x38>
 8006dba:	4629      	mov	r1, r5
 8006dbc:	4630      	mov	r0, r6
 8006dbe:	f7ff fd59 	bl	8006874 <_Balloc>
 8006dc2:	b930      	cbnz	r0, 8006dd2 <__mdiff+0x2e>
 8006dc4:	4b3a      	ldr	r3, [pc, #232]	; (8006eb0 <__mdiff+0x10c>)
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	f240 2137 	movw	r1, #567	; 0x237
 8006dcc:	4839      	ldr	r0, [pc, #228]	; (8006eb4 <__mdiff+0x110>)
 8006dce:	f000 fb0b 	bl	80073e8 <__assert_func>
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006dd8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ddc:	bfa4      	itt	ge
 8006dde:	4643      	movge	r3, r8
 8006de0:	46a0      	movge	r8, r4
 8006de2:	4630      	mov	r0, r6
 8006de4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006de8:	bfa6      	itte	ge
 8006dea:	461c      	movge	r4, r3
 8006dec:	2500      	movge	r5, #0
 8006dee:	2501      	movlt	r5, #1
 8006df0:	f7ff fd40 	bl	8006874 <_Balloc>
 8006df4:	b920      	cbnz	r0, 8006e00 <__mdiff+0x5c>
 8006df6:	4b2e      	ldr	r3, [pc, #184]	; (8006eb0 <__mdiff+0x10c>)
 8006df8:	4602      	mov	r2, r0
 8006dfa:	f240 2145 	movw	r1, #581	; 0x245
 8006dfe:	e7e5      	b.n	8006dcc <__mdiff+0x28>
 8006e00:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006e04:	6926      	ldr	r6, [r4, #16]
 8006e06:	60c5      	str	r5, [r0, #12]
 8006e08:	f104 0914 	add.w	r9, r4, #20
 8006e0c:	f108 0514 	add.w	r5, r8, #20
 8006e10:	f100 0e14 	add.w	lr, r0, #20
 8006e14:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006e18:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006e1c:	f108 0210 	add.w	r2, r8, #16
 8006e20:	46f2      	mov	sl, lr
 8006e22:	2100      	movs	r1, #0
 8006e24:	f859 3b04 	ldr.w	r3, [r9], #4
 8006e28:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006e2c:	fa11 f88b 	uxtah	r8, r1, fp
 8006e30:	b299      	uxth	r1, r3
 8006e32:	0c1b      	lsrs	r3, r3, #16
 8006e34:	eba8 0801 	sub.w	r8, r8, r1
 8006e38:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006e3c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006e40:	fa1f f888 	uxth.w	r8, r8
 8006e44:	1419      	asrs	r1, r3, #16
 8006e46:	454e      	cmp	r6, r9
 8006e48:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006e4c:	f84a 3b04 	str.w	r3, [sl], #4
 8006e50:	d8e8      	bhi.n	8006e24 <__mdiff+0x80>
 8006e52:	1b33      	subs	r3, r6, r4
 8006e54:	3b15      	subs	r3, #21
 8006e56:	f023 0303 	bic.w	r3, r3, #3
 8006e5a:	3304      	adds	r3, #4
 8006e5c:	3415      	adds	r4, #21
 8006e5e:	42a6      	cmp	r6, r4
 8006e60:	bf38      	it	cc
 8006e62:	2304      	movcc	r3, #4
 8006e64:	441d      	add	r5, r3
 8006e66:	4473      	add	r3, lr
 8006e68:	469e      	mov	lr, r3
 8006e6a:	462e      	mov	r6, r5
 8006e6c:	4566      	cmp	r6, ip
 8006e6e:	d30e      	bcc.n	8006e8e <__mdiff+0xea>
 8006e70:	f10c 0203 	add.w	r2, ip, #3
 8006e74:	1b52      	subs	r2, r2, r5
 8006e76:	f022 0203 	bic.w	r2, r2, #3
 8006e7a:	3d03      	subs	r5, #3
 8006e7c:	45ac      	cmp	ip, r5
 8006e7e:	bf38      	it	cc
 8006e80:	2200      	movcc	r2, #0
 8006e82:	4413      	add	r3, r2
 8006e84:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006e88:	b17a      	cbz	r2, 8006eaa <__mdiff+0x106>
 8006e8a:	6107      	str	r7, [r0, #16]
 8006e8c:	e7a4      	b.n	8006dd8 <__mdiff+0x34>
 8006e8e:	f856 8b04 	ldr.w	r8, [r6], #4
 8006e92:	fa11 f288 	uxtah	r2, r1, r8
 8006e96:	1414      	asrs	r4, r2, #16
 8006e98:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006e9c:	b292      	uxth	r2, r2
 8006e9e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006ea2:	f84e 2b04 	str.w	r2, [lr], #4
 8006ea6:	1421      	asrs	r1, r4, #16
 8006ea8:	e7e0      	b.n	8006e6c <__mdiff+0xc8>
 8006eaa:	3f01      	subs	r7, #1
 8006eac:	e7ea      	b.n	8006e84 <__mdiff+0xe0>
 8006eae:	bf00      	nop
 8006eb0:	08007bac 	.word	0x08007bac
 8006eb4:	08007bbd 	.word	0x08007bbd

08006eb8 <__d2b>:
 8006eb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ebc:	460f      	mov	r7, r1
 8006ebe:	2101      	movs	r1, #1
 8006ec0:	ec59 8b10 	vmov	r8, r9, d0
 8006ec4:	4616      	mov	r6, r2
 8006ec6:	f7ff fcd5 	bl	8006874 <_Balloc>
 8006eca:	4604      	mov	r4, r0
 8006ecc:	b930      	cbnz	r0, 8006edc <__d2b+0x24>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	4b24      	ldr	r3, [pc, #144]	; (8006f64 <__d2b+0xac>)
 8006ed2:	4825      	ldr	r0, [pc, #148]	; (8006f68 <__d2b+0xb0>)
 8006ed4:	f240 310f 	movw	r1, #783	; 0x30f
 8006ed8:	f000 fa86 	bl	80073e8 <__assert_func>
 8006edc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006ee0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ee4:	bb2d      	cbnz	r5, 8006f32 <__d2b+0x7a>
 8006ee6:	9301      	str	r3, [sp, #4]
 8006ee8:	f1b8 0300 	subs.w	r3, r8, #0
 8006eec:	d026      	beq.n	8006f3c <__d2b+0x84>
 8006eee:	4668      	mov	r0, sp
 8006ef0:	9300      	str	r3, [sp, #0]
 8006ef2:	f7ff fd87 	bl	8006a04 <__lo0bits>
 8006ef6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006efa:	b1e8      	cbz	r0, 8006f38 <__d2b+0x80>
 8006efc:	f1c0 0320 	rsb	r3, r0, #32
 8006f00:	fa02 f303 	lsl.w	r3, r2, r3
 8006f04:	430b      	orrs	r3, r1
 8006f06:	40c2      	lsrs	r2, r0
 8006f08:	6163      	str	r3, [r4, #20]
 8006f0a:	9201      	str	r2, [sp, #4]
 8006f0c:	9b01      	ldr	r3, [sp, #4]
 8006f0e:	61a3      	str	r3, [r4, #24]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	bf14      	ite	ne
 8006f14:	2202      	movne	r2, #2
 8006f16:	2201      	moveq	r2, #1
 8006f18:	6122      	str	r2, [r4, #16]
 8006f1a:	b1bd      	cbz	r5, 8006f4c <__d2b+0x94>
 8006f1c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006f20:	4405      	add	r5, r0
 8006f22:	603d      	str	r5, [r7, #0]
 8006f24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006f28:	6030      	str	r0, [r6, #0]
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	b003      	add	sp, #12
 8006f2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f36:	e7d6      	b.n	8006ee6 <__d2b+0x2e>
 8006f38:	6161      	str	r1, [r4, #20]
 8006f3a:	e7e7      	b.n	8006f0c <__d2b+0x54>
 8006f3c:	a801      	add	r0, sp, #4
 8006f3e:	f7ff fd61 	bl	8006a04 <__lo0bits>
 8006f42:	9b01      	ldr	r3, [sp, #4]
 8006f44:	6163      	str	r3, [r4, #20]
 8006f46:	3020      	adds	r0, #32
 8006f48:	2201      	movs	r2, #1
 8006f4a:	e7e5      	b.n	8006f18 <__d2b+0x60>
 8006f4c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006f50:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006f54:	6038      	str	r0, [r7, #0]
 8006f56:	6918      	ldr	r0, [r3, #16]
 8006f58:	f7ff fd34 	bl	80069c4 <__hi0bits>
 8006f5c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006f60:	e7e2      	b.n	8006f28 <__d2b+0x70>
 8006f62:	bf00      	nop
 8006f64:	08007bac 	.word	0x08007bac
 8006f68:	08007bbd 	.word	0x08007bbd

08006f6c <__ssputs_r>:
 8006f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f70:	688e      	ldr	r6, [r1, #8]
 8006f72:	461f      	mov	r7, r3
 8006f74:	42be      	cmp	r6, r7
 8006f76:	680b      	ldr	r3, [r1, #0]
 8006f78:	4682      	mov	sl, r0
 8006f7a:	460c      	mov	r4, r1
 8006f7c:	4690      	mov	r8, r2
 8006f7e:	d82c      	bhi.n	8006fda <__ssputs_r+0x6e>
 8006f80:	898a      	ldrh	r2, [r1, #12]
 8006f82:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f86:	d026      	beq.n	8006fd6 <__ssputs_r+0x6a>
 8006f88:	6965      	ldr	r5, [r4, #20]
 8006f8a:	6909      	ldr	r1, [r1, #16]
 8006f8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f90:	eba3 0901 	sub.w	r9, r3, r1
 8006f94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f98:	1c7b      	adds	r3, r7, #1
 8006f9a:	444b      	add	r3, r9
 8006f9c:	106d      	asrs	r5, r5, #1
 8006f9e:	429d      	cmp	r5, r3
 8006fa0:	bf38      	it	cc
 8006fa2:	461d      	movcc	r5, r3
 8006fa4:	0553      	lsls	r3, r2, #21
 8006fa6:	d527      	bpl.n	8006ff8 <__ssputs_r+0x8c>
 8006fa8:	4629      	mov	r1, r5
 8006faa:	f7ff fbd7 	bl	800675c <_malloc_r>
 8006fae:	4606      	mov	r6, r0
 8006fb0:	b360      	cbz	r0, 800700c <__ssputs_r+0xa0>
 8006fb2:	6921      	ldr	r1, [r4, #16]
 8006fb4:	464a      	mov	r2, r9
 8006fb6:	f000 fa09 	bl	80073cc <memcpy>
 8006fba:	89a3      	ldrh	r3, [r4, #12]
 8006fbc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006fc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fc4:	81a3      	strh	r3, [r4, #12]
 8006fc6:	6126      	str	r6, [r4, #16]
 8006fc8:	6165      	str	r5, [r4, #20]
 8006fca:	444e      	add	r6, r9
 8006fcc:	eba5 0509 	sub.w	r5, r5, r9
 8006fd0:	6026      	str	r6, [r4, #0]
 8006fd2:	60a5      	str	r5, [r4, #8]
 8006fd4:	463e      	mov	r6, r7
 8006fd6:	42be      	cmp	r6, r7
 8006fd8:	d900      	bls.n	8006fdc <__ssputs_r+0x70>
 8006fda:	463e      	mov	r6, r7
 8006fdc:	6820      	ldr	r0, [r4, #0]
 8006fde:	4632      	mov	r2, r6
 8006fe0:	4641      	mov	r1, r8
 8006fe2:	f000 f9c9 	bl	8007378 <memmove>
 8006fe6:	68a3      	ldr	r3, [r4, #8]
 8006fe8:	1b9b      	subs	r3, r3, r6
 8006fea:	60a3      	str	r3, [r4, #8]
 8006fec:	6823      	ldr	r3, [r4, #0]
 8006fee:	4433      	add	r3, r6
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	2000      	movs	r0, #0
 8006ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ff8:	462a      	mov	r2, r5
 8006ffa:	f000 fa3b 	bl	8007474 <_realloc_r>
 8006ffe:	4606      	mov	r6, r0
 8007000:	2800      	cmp	r0, #0
 8007002:	d1e0      	bne.n	8006fc6 <__ssputs_r+0x5a>
 8007004:	6921      	ldr	r1, [r4, #16]
 8007006:	4650      	mov	r0, sl
 8007008:	f7ff fb34 	bl	8006674 <_free_r>
 800700c:	230c      	movs	r3, #12
 800700e:	f8ca 3000 	str.w	r3, [sl]
 8007012:	89a3      	ldrh	r3, [r4, #12]
 8007014:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007018:	81a3      	strh	r3, [r4, #12]
 800701a:	f04f 30ff 	mov.w	r0, #4294967295
 800701e:	e7e9      	b.n	8006ff4 <__ssputs_r+0x88>

08007020 <_svfiprintf_r>:
 8007020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007024:	4698      	mov	r8, r3
 8007026:	898b      	ldrh	r3, [r1, #12]
 8007028:	061b      	lsls	r3, r3, #24
 800702a:	b09d      	sub	sp, #116	; 0x74
 800702c:	4607      	mov	r7, r0
 800702e:	460d      	mov	r5, r1
 8007030:	4614      	mov	r4, r2
 8007032:	d50e      	bpl.n	8007052 <_svfiprintf_r+0x32>
 8007034:	690b      	ldr	r3, [r1, #16]
 8007036:	b963      	cbnz	r3, 8007052 <_svfiprintf_r+0x32>
 8007038:	2140      	movs	r1, #64	; 0x40
 800703a:	f7ff fb8f 	bl	800675c <_malloc_r>
 800703e:	6028      	str	r0, [r5, #0]
 8007040:	6128      	str	r0, [r5, #16]
 8007042:	b920      	cbnz	r0, 800704e <_svfiprintf_r+0x2e>
 8007044:	230c      	movs	r3, #12
 8007046:	603b      	str	r3, [r7, #0]
 8007048:	f04f 30ff 	mov.w	r0, #4294967295
 800704c:	e0d0      	b.n	80071f0 <_svfiprintf_r+0x1d0>
 800704e:	2340      	movs	r3, #64	; 0x40
 8007050:	616b      	str	r3, [r5, #20]
 8007052:	2300      	movs	r3, #0
 8007054:	9309      	str	r3, [sp, #36]	; 0x24
 8007056:	2320      	movs	r3, #32
 8007058:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800705c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007060:	2330      	movs	r3, #48	; 0x30
 8007062:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007208 <_svfiprintf_r+0x1e8>
 8007066:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800706a:	f04f 0901 	mov.w	r9, #1
 800706e:	4623      	mov	r3, r4
 8007070:	469a      	mov	sl, r3
 8007072:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007076:	b10a      	cbz	r2, 800707c <_svfiprintf_r+0x5c>
 8007078:	2a25      	cmp	r2, #37	; 0x25
 800707a:	d1f9      	bne.n	8007070 <_svfiprintf_r+0x50>
 800707c:	ebba 0b04 	subs.w	fp, sl, r4
 8007080:	d00b      	beq.n	800709a <_svfiprintf_r+0x7a>
 8007082:	465b      	mov	r3, fp
 8007084:	4622      	mov	r2, r4
 8007086:	4629      	mov	r1, r5
 8007088:	4638      	mov	r0, r7
 800708a:	f7ff ff6f 	bl	8006f6c <__ssputs_r>
 800708e:	3001      	adds	r0, #1
 8007090:	f000 80a9 	beq.w	80071e6 <_svfiprintf_r+0x1c6>
 8007094:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007096:	445a      	add	r2, fp
 8007098:	9209      	str	r2, [sp, #36]	; 0x24
 800709a:	f89a 3000 	ldrb.w	r3, [sl]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f000 80a1 	beq.w	80071e6 <_svfiprintf_r+0x1c6>
 80070a4:	2300      	movs	r3, #0
 80070a6:	f04f 32ff 	mov.w	r2, #4294967295
 80070aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070ae:	f10a 0a01 	add.w	sl, sl, #1
 80070b2:	9304      	str	r3, [sp, #16]
 80070b4:	9307      	str	r3, [sp, #28]
 80070b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070ba:	931a      	str	r3, [sp, #104]	; 0x68
 80070bc:	4654      	mov	r4, sl
 80070be:	2205      	movs	r2, #5
 80070c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070c4:	4850      	ldr	r0, [pc, #320]	; (8007208 <_svfiprintf_r+0x1e8>)
 80070c6:	f7f9 f88b 	bl	80001e0 <memchr>
 80070ca:	9a04      	ldr	r2, [sp, #16]
 80070cc:	b9d8      	cbnz	r0, 8007106 <_svfiprintf_r+0xe6>
 80070ce:	06d0      	lsls	r0, r2, #27
 80070d0:	bf44      	itt	mi
 80070d2:	2320      	movmi	r3, #32
 80070d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070d8:	0711      	lsls	r1, r2, #28
 80070da:	bf44      	itt	mi
 80070dc:	232b      	movmi	r3, #43	; 0x2b
 80070de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070e2:	f89a 3000 	ldrb.w	r3, [sl]
 80070e6:	2b2a      	cmp	r3, #42	; 0x2a
 80070e8:	d015      	beq.n	8007116 <_svfiprintf_r+0xf6>
 80070ea:	9a07      	ldr	r2, [sp, #28]
 80070ec:	4654      	mov	r4, sl
 80070ee:	2000      	movs	r0, #0
 80070f0:	f04f 0c0a 	mov.w	ip, #10
 80070f4:	4621      	mov	r1, r4
 80070f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070fa:	3b30      	subs	r3, #48	; 0x30
 80070fc:	2b09      	cmp	r3, #9
 80070fe:	d94d      	bls.n	800719c <_svfiprintf_r+0x17c>
 8007100:	b1b0      	cbz	r0, 8007130 <_svfiprintf_r+0x110>
 8007102:	9207      	str	r2, [sp, #28]
 8007104:	e014      	b.n	8007130 <_svfiprintf_r+0x110>
 8007106:	eba0 0308 	sub.w	r3, r0, r8
 800710a:	fa09 f303 	lsl.w	r3, r9, r3
 800710e:	4313      	orrs	r3, r2
 8007110:	9304      	str	r3, [sp, #16]
 8007112:	46a2      	mov	sl, r4
 8007114:	e7d2      	b.n	80070bc <_svfiprintf_r+0x9c>
 8007116:	9b03      	ldr	r3, [sp, #12]
 8007118:	1d19      	adds	r1, r3, #4
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	9103      	str	r1, [sp, #12]
 800711e:	2b00      	cmp	r3, #0
 8007120:	bfbb      	ittet	lt
 8007122:	425b      	neglt	r3, r3
 8007124:	f042 0202 	orrlt.w	r2, r2, #2
 8007128:	9307      	strge	r3, [sp, #28]
 800712a:	9307      	strlt	r3, [sp, #28]
 800712c:	bfb8      	it	lt
 800712e:	9204      	strlt	r2, [sp, #16]
 8007130:	7823      	ldrb	r3, [r4, #0]
 8007132:	2b2e      	cmp	r3, #46	; 0x2e
 8007134:	d10c      	bne.n	8007150 <_svfiprintf_r+0x130>
 8007136:	7863      	ldrb	r3, [r4, #1]
 8007138:	2b2a      	cmp	r3, #42	; 0x2a
 800713a:	d134      	bne.n	80071a6 <_svfiprintf_r+0x186>
 800713c:	9b03      	ldr	r3, [sp, #12]
 800713e:	1d1a      	adds	r2, r3, #4
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	9203      	str	r2, [sp, #12]
 8007144:	2b00      	cmp	r3, #0
 8007146:	bfb8      	it	lt
 8007148:	f04f 33ff 	movlt.w	r3, #4294967295
 800714c:	3402      	adds	r4, #2
 800714e:	9305      	str	r3, [sp, #20]
 8007150:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007218 <_svfiprintf_r+0x1f8>
 8007154:	7821      	ldrb	r1, [r4, #0]
 8007156:	2203      	movs	r2, #3
 8007158:	4650      	mov	r0, sl
 800715a:	f7f9 f841 	bl	80001e0 <memchr>
 800715e:	b138      	cbz	r0, 8007170 <_svfiprintf_r+0x150>
 8007160:	9b04      	ldr	r3, [sp, #16]
 8007162:	eba0 000a 	sub.w	r0, r0, sl
 8007166:	2240      	movs	r2, #64	; 0x40
 8007168:	4082      	lsls	r2, r0
 800716a:	4313      	orrs	r3, r2
 800716c:	3401      	adds	r4, #1
 800716e:	9304      	str	r3, [sp, #16]
 8007170:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007174:	4825      	ldr	r0, [pc, #148]	; (800720c <_svfiprintf_r+0x1ec>)
 8007176:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800717a:	2206      	movs	r2, #6
 800717c:	f7f9 f830 	bl	80001e0 <memchr>
 8007180:	2800      	cmp	r0, #0
 8007182:	d038      	beq.n	80071f6 <_svfiprintf_r+0x1d6>
 8007184:	4b22      	ldr	r3, [pc, #136]	; (8007210 <_svfiprintf_r+0x1f0>)
 8007186:	bb1b      	cbnz	r3, 80071d0 <_svfiprintf_r+0x1b0>
 8007188:	9b03      	ldr	r3, [sp, #12]
 800718a:	3307      	adds	r3, #7
 800718c:	f023 0307 	bic.w	r3, r3, #7
 8007190:	3308      	adds	r3, #8
 8007192:	9303      	str	r3, [sp, #12]
 8007194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007196:	4433      	add	r3, r6
 8007198:	9309      	str	r3, [sp, #36]	; 0x24
 800719a:	e768      	b.n	800706e <_svfiprintf_r+0x4e>
 800719c:	fb0c 3202 	mla	r2, ip, r2, r3
 80071a0:	460c      	mov	r4, r1
 80071a2:	2001      	movs	r0, #1
 80071a4:	e7a6      	b.n	80070f4 <_svfiprintf_r+0xd4>
 80071a6:	2300      	movs	r3, #0
 80071a8:	3401      	adds	r4, #1
 80071aa:	9305      	str	r3, [sp, #20]
 80071ac:	4619      	mov	r1, r3
 80071ae:	f04f 0c0a 	mov.w	ip, #10
 80071b2:	4620      	mov	r0, r4
 80071b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071b8:	3a30      	subs	r2, #48	; 0x30
 80071ba:	2a09      	cmp	r2, #9
 80071bc:	d903      	bls.n	80071c6 <_svfiprintf_r+0x1a6>
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d0c6      	beq.n	8007150 <_svfiprintf_r+0x130>
 80071c2:	9105      	str	r1, [sp, #20]
 80071c4:	e7c4      	b.n	8007150 <_svfiprintf_r+0x130>
 80071c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80071ca:	4604      	mov	r4, r0
 80071cc:	2301      	movs	r3, #1
 80071ce:	e7f0      	b.n	80071b2 <_svfiprintf_r+0x192>
 80071d0:	ab03      	add	r3, sp, #12
 80071d2:	9300      	str	r3, [sp, #0]
 80071d4:	462a      	mov	r2, r5
 80071d6:	4b0f      	ldr	r3, [pc, #60]	; (8007214 <_svfiprintf_r+0x1f4>)
 80071d8:	a904      	add	r1, sp, #16
 80071da:	4638      	mov	r0, r7
 80071dc:	f7fd fe64 	bl	8004ea8 <_printf_float>
 80071e0:	1c42      	adds	r2, r0, #1
 80071e2:	4606      	mov	r6, r0
 80071e4:	d1d6      	bne.n	8007194 <_svfiprintf_r+0x174>
 80071e6:	89ab      	ldrh	r3, [r5, #12]
 80071e8:	065b      	lsls	r3, r3, #25
 80071ea:	f53f af2d 	bmi.w	8007048 <_svfiprintf_r+0x28>
 80071ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 80071f0:	b01d      	add	sp, #116	; 0x74
 80071f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071f6:	ab03      	add	r3, sp, #12
 80071f8:	9300      	str	r3, [sp, #0]
 80071fa:	462a      	mov	r2, r5
 80071fc:	4b05      	ldr	r3, [pc, #20]	; (8007214 <_svfiprintf_r+0x1f4>)
 80071fe:	a904      	add	r1, sp, #16
 8007200:	4638      	mov	r0, r7
 8007202:	f7fe f8f5 	bl	80053f0 <_printf_i>
 8007206:	e7eb      	b.n	80071e0 <_svfiprintf_r+0x1c0>
 8007208:	08007d14 	.word	0x08007d14
 800720c:	08007d1e 	.word	0x08007d1e
 8007210:	08004ea9 	.word	0x08004ea9
 8007214:	08006f6d 	.word	0x08006f6d
 8007218:	08007d1a 	.word	0x08007d1a

0800721c <__sflush_r>:
 800721c:	898a      	ldrh	r2, [r1, #12]
 800721e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007222:	4605      	mov	r5, r0
 8007224:	0710      	lsls	r0, r2, #28
 8007226:	460c      	mov	r4, r1
 8007228:	d458      	bmi.n	80072dc <__sflush_r+0xc0>
 800722a:	684b      	ldr	r3, [r1, #4]
 800722c:	2b00      	cmp	r3, #0
 800722e:	dc05      	bgt.n	800723c <__sflush_r+0x20>
 8007230:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007232:	2b00      	cmp	r3, #0
 8007234:	dc02      	bgt.n	800723c <__sflush_r+0x20>
 8007236:	2000      	movs	r0, #0
 8007238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800723c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800723e:	2e00      	cmp	r6, #0
 8007240:	d0f9      	beq.n	8007236 <__sflush_r+0x1a>
 8007242:	2300      	movs	r3, #0
 8007244:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007248:	682f      	ldr	r7, [r5, #0]
 800724a:	6a21      	ldr	r1, [r4, #32]
 800724c:	602b      	str	r3, [r5, #0]
 800724e:	d032      	beq.n	80072b6 <__sflush_r+0x9a>
 8007250:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007252:	89a3      	ldrh	r3, [r4, #12]
 8007254:	075a      	lsls	r2, r3, #29
 8007256:	d505      	bpl.n	8007264 <__sflush_r+0x48>
 8007258:	6863      	ldr	r3, [r4, #4]
 800725a:	1ac0      	subs	r0, r0, r3
 800725c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800725e:	b10b      	cbz	r3, 8007264 <__sflush_r+0x48>
 8007260:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007262:	1ac0      	subs	r0, r0, r3
 8007264:	2300      	movs	r3, #0
 8007266:	4602      	mov	r2, r0
 8007268:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800726a:	6a21      	ldr	r1, [r4, #32]
 800726c:	4628      	mov	r0, r5
 800726e:	47b0      	blx	r6
 8007270:	1c43      	adds	r3, r0, #1
 8007272:	89a3      	ldrh	r3, [r4, #12]
 8007274:	d106      	bne.n	8007284 <__sflush_r+0x68>
 8007276:	6829      	ldr	r1, [r5, #0]
 8007278:	291d      	cmp	r1, #29
 800727a:	d82b      	bhi.n	80072d4 <__sflush_r+0xb8>
 800727c:	4a29      	ldr	r2, [pc, #164]	; (8007324 <__sflush_r+0x108>)
 800727e:	410a      	asrs	r2, r1
 8007280:	07d6      	lsls	r6, r2, #31
 8007282:	d427      	bmi.n	80072d4 <__sflush_r+0xb8>
 8007284:	2200      	movs	r2, #0
 8007286:	6062      	str	r2, [r4, #4]
 8007288:	04d9      	lsls	r1, r3, #19
 800728a:	6922      	ldr	r2, [r4, #16]
 800728c:	6022      	str	r2, [r4, #0]
 800728e:	d504      	bpl.n	800729a <__sflush_r+0x7e>
 8007290:	1c42      	adds	r2, r0, #1
 8007292:	d101      	bne.n	8007298 <__sflush_r+0x7c>
 8007294:	682b      	ldr	r3, [r5, #0]
 8007296:	b903      	cbnz	r3, 800729a <__sflush_r+0x7e>
 8007298:	6560      	str	r0, [r4, #84]	; 0x54
 800729a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800729c:	602f      	str	r7, [r5, #0]
 800729e:	2900      	cmp	r1, #0
 80072a0:	d0c9      	beq.n	8007236 <__sflush_r+0x1a>
 80072a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80072a6:	4299      	cmp	r1, r3
 80072a8:	d002      	beq.n	80072b0 <__sflush_r+0x94>
 80072aa:	4628      	mov	r0, r5
 80072ac:	f7ff f9e2 	bl	8006674 <_free_r>
 80072b0:	2000      	movs	r0, #0
 80072b2:	6360      	str	r0, [r4, #52]	; 0x34
 80072b4:	e7c0      	b.n	8007238 <__sflush_r+0x1c>
 80072b6:	2301      	movs	r3, #1
 80072b8:	4628      	mov	r0, r5
 80072ba:	47b0      	blx	r6
 80072bc:	1c41      	adds	r1, r0, #1
 80072be:	d1c8      	bne.n	8007252 <__sflush_r+0x36>
 80072c0:	682b      	ldr	r3, [r5, #0]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d0c5      	beq.n	8007252 <__sflush_r+0x36>
 80072c6:	2b1d      	cmp	r3, #29
 80072c8:	d001      	beq.n	80072ce <__sflush_r+0xb2>
 80072ca:	2b16      	cmp	r3, #22
 80072cc:	d101      	bne.n	80072d2 <__sflush_r+0xb6>
 80072ce:	602f      	str	r7, [r5, #0]
 80072d0:	e7b1      	b.n	8007236 <__sflush_r+0x1a>
 80072d2:	89a3      	ldrh	r3, [r4, #12]
 80072d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072d8:	81a3      	strh	r3, [r4, #12]
 80072da:	e7ad      	b.n	8007238 <__sflush_r+0x1c>
 80072dc:	690f      	ldr	r7, [r1, #16]
 80072de:	2f00      	cmp	r7, #0
 80072e0:	d0a9      	beq.n	8007236 <__sflush_r+0x1a>
 80072e2:	0793      	lsls	r3, r2, #30
 80072e4:	680e      	ldr	r6, [r1, #0]
 80072e6:	bf08      	it	eq
 80072e8:	694b      	ldreq	r3, [r1, #20]
 80072ea:	600f      	str	r7, [r1, #0]
 80072ec:	bf18      	it	ne
 80072ee:	2300      	movne	r3, #0
 80072f0:	eba6 0807 	sub.w	r8, r6, r7
 80072f4:	608b      	str	r3, [r1, #8]
 80072f6:	f1b8 0f00 	cmp.w	r8, #0
 80072fa:	dd9c      	ble.n	8007236 <__sflush_r+0x1a>
 80072fc:	6a21      	ldr	r1, [r4, #32]
 80072fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007300:	4643      	mov	r3, r8
 8007302:	463a      	mov	r2, r7
 8007304:	4628      	mov	r0, r5
 8007306:	47b0      	blx	r6
 8007308:	2800      	cmp	r0, #0
 800730a:	dc06      	bgt.n	800731a <__sflush_r+0xfe>
 800730c:	89a3      	ldrh	r3, [r4, #12]
 800730e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007312:	81a3      	strh	r3, [r4, #12]
 8007314:	f04f 30ff 	mov.w	r0, #4294967295
 8007318:	e78e      	b.n	8007238 <__sflush_r+0x1c>
 800731a:	4407      	add	r7, r0
 800731c:	eba8 0800 	sub.w	r8, r8, r0
 8007320:	e7e9      	b.n	80072f6 <__sflush_r+0xda>
 8007322:	bf00      	nop
 8007324:	dfbffffe 	.word	0xdfbffffe

08007328 <_fflush_r>:
 8007328:	b538      	push	{r3, r4, r5, lr}
 800732a:	690b      	ldr	r3, [r1, #16]
 800732c:	4605      	mov	r5, r0
 800732e:	460c      	mov	r4, r1
 8007330:	b913      	cbnz	r3, 8007338 <_fflush_r+0x10>
 8007332:	2500      	movs	r5, #0
 8007334:	4628      	mov	r0, r5
 8007336:	bd38      	pop	{r3, r4, r5, pc}
 8007338:	b118      	cbz	r0, 8007342 <_fflush_r+0x1a>
 800733a:	6a03      	ldr	r3, [r0, #32]
 800733c:	b90b      	cbnz	r3, 8007342 <_fflush_r+0x1a>
 800733e:	f7fe fa05 	bl	800574c <__sinit>
 8007342:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d0f3      	beq.n	8007332 <_fflush_r+0xa>
 800734a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800734c:	07d0      	lsls	r0, r2, #31
 800734e:	d404      	bmi.n	800735a <_fflush_r+0x32>
 8007350:	0599      	lsls	r1, r3, #22
 8007352:	d402      	bmi.n	800735a <_fflush_r+0x32>
 8007354:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007356:	f7fe fb10 	bl	800597a <__retarget_lock_acquire_recursive>
 800735a:	4628      	mov	r0, r5
 800735c:	4621      	mov	r1, r4
 800735e:	f7ff ff5d 	bl	800721c <__sflush_r>
 8007362:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007364:	07da      	lsls	r2, r3, #31
 8007366:	4605      	mov	r5, r0
 8007368:	d4e4      	bmi.n	8007334 <_fflush_r+0xc>
 800736a:	89a3      	ldrh	r3, [r4, #12]
 800736c:	059b      	lsls	r3, r3, #22
 800736e:	d4e1      	bmi.n	8007334 <_fflush_r+0xc>
 8007370:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007372:	f7fe fb03 	bl	800597c <__retarget_lock_release_recursive>
 8007376:	e7dd      	b.n	8007334 <_fflush_r+0xc>

08007378 <memmove>:
 8007378:	4288      	cmp	r0, r1
 800737a:	b510      	push	{r4, lr}
 800737c:	eb01 0402 	add.w	r4, r1, r2
 8007380:	d902      	bls.n	8007388 <memmove+0x10>
 8007382:	4284      	cmp	r4, r0
 8007384:	4623      	mov	r3, r4
 8007386:	d807      	bhi.n	8007398 <memmove+0x20>
 8007388:	1e43      	subs	r3, r0, #1
 800738a:	42a1      	cmp	r1, r4
 800738c:	d008      	beq.n	80073a0 <memmove+0x28>
 800738e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007392:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007396:	e7f8      	b.n	800738a <memmove+0x12>
 8007398:	4402      	add	r2, r0
 800739a:	4601      	mov	r1, r0
 800739c:	428a      	cmp	r2, r1
 800739e:	d100      	bne.n	80073a2 <memmove+0x2a>
 80073a0:	bd10      	pop	{r4, pc}
 80073a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80073a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80073aa:	e7f7      	b.n	800739c <memmove+0x24>

080073ac <_sbrk_r>:
 80073ac:	b538      	push	{r3, r4, r5, lr}
 80073ae:	4d06      	ldr	r5, [pc, #24]	; (80073c8 <_sbrk_r+0x1c>)
 80073b0:	2300      	movs	r3, #0
 80073b2:	4604      	mov	r4, r0
 80073b4:	4608      	mov	r0, r1
 80073b6:	602b      	str	r3, [r5, #0]
 80073b8:	f7fa fcd0 	bl	8001d5c <_sbrk>
 80073bc:	1c43      	adds	r3, r0, #1
 80073be:	d102      	bne.n	80073c6 <_sbrk_r+0x1a>
 80073c0:	682b      	ldr	r3, [r5, #0]
 80073c2:	b103      	cbz	r3, 80073c6 <_sbrk_r+0x1a>
 80073c4:	6023      	str	r3, [r4, #0]
 80073c6:	bd38      	pop	{r3, r4, r5, pc}
 80073c8:	20001610 	.word	0x20001610

080073cc <memcpy>:
 80073cc:	440a      	add	r2, r1
 80073ce:	4291      	cmp	r1, r2
 80073d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80073d4:	d100      	bne.n	80073d8 <memcpy+0xc>
 80073d6:	4770      	bx	lr
 80073d8:	b510      	push	{r4, lr}
 80073da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073e2:	4291      	cmp	r1, r2
 80073e4:	d1f9      	bne.n	80073da <memcpy+0xe>
 80073e6:	bd10      	pop	{r4, pc}

080073e8 <__assert_func>:
 80073e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80073ea:	4614      	mov	r4, r2
 80073ec:	461a      	mov	r2, r3
 80073ee:	4b09      	ldr	r3, [pc, #36]	; (8007414 <__assert_func+0x2c>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4605      	mov	r5, r0
 80073f4:	68d8      	ldr	r0, [r3, #12]
 80073f6:	b14c      	cbz	r4, 800740c <__assert_func+0x24>
 80073f8:	4b07      	ldr	r3, [pc, #28]	; (8007418 <__assert_func+0x30>)
 80073fa:	9100      	str	r1, [sp, #0]
 80073fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007400:	4906      	ldr	r1, [pc, #24]	; (800741c <__assert_func+0x34>)
 8007402:	462b      	mov	r3, r5
 8007404:	f000 f872 	bl	80074ec <fiprintf>
 8007408:	f000 f882 	bl	8007510 <abort>
 800740c:	4b04      	ldr	r3, [pc, #16]	; (8007420 <__assert_func+0x38>)
 800740e:	461c      	mov	r4, r3
 8007410:	e7f3      	b.n	80073fa <__assert_func+0x12>
 8007412:	bf00      	nop
 8007414:	20000068 	.word	0x20000068
 8007418:	08007d2f 	.word	0x08007d2f
 800741c:	08007d3c 	.word	0x08007d3c
 8007420:	08007d6a 	.word	0x08007d6a

08007424 <_calloc_r>:
 8007424:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007426:	fba1 2402 	umull	r2, r4, r1, r2
 800742a:	b94c      	cbnz	r4, 8007440 <_calloc_r+0x1c>
 800742c:	4611      	mov	r1, r2
 800742e:	9201      	str	r2, [sp, #4]
 8007430:	f7ff f994 	bl	800675c <_malloc_r>
 8007434:	9a01      	ldr	r2, [sp, #4]
 8007436:	4605      	mov	r5, r0
 8007438:	b930      	cbnz	r0, 8007448 <_calloc_r+0x24>
 800743a:	4628      	mov	r0, r5
 800743c:	b003      	add	sp, #12
 800743e:	bd30      	pop	{r4, r5, pc}
 8007440:	220c      	movs	r2, #12
 8007442:	6002      	str	r2, [r0, #0]
 8007444:	2500      	movs	r5, #0
 8007446:	e7f8      	b.n	800743a <_calloc_r+0x16>
 8007448:	4621      	mov	r1, r4
 800744a:	f7fe fa18 	bl	800587e <memset>
 800744e:	e7f4      	b.n	800743a <_calloc_r+0x16>

08007450 <__ascii_mbtowc>:
 8007450:	b082      	sub	sp, #8
 8007452:	b901      	cbnz	r1, 8007456 <__ascii_mbtowc+0x6>
 8007454:	a901      	add	r1, sp, #4
 8007456:	b142      	cbz	r2, 800746a <__ascii_mbtowc+0x1a>
 8007458:	b14b      	cbz	r3, 800746e <__ascii_mbtowc+0x1e>
 800745a:	7813      	ldrb	r3, [r2, #0]
 800745c:	600b      	str	r3, [r1, #0]
 800745e:	7812      	ldrb	r2, [r2, #0]
 8007460:	1e10      	subs	r0, r2, #0
 8007462:	bf18      	it	ne
 8007464:	2001      	movne	r0, #1
 8007466:	b002      	add	sp, #8
 8007468:	4770      	bx	lr
 800746a:	4610      	mov	r0, r2
 800746c:	e7fb      	b.n	8007466 <__ascii_mbtowc+0x16>
 800746e:	f06f 0001 	mvn.w	r0, #1
 8007472:	e7f8      	b.n	8007466 <__ascii_mbtowc+0x16>

08007474 <_realloc_r>:
 8007474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007478:	4680      	mov	r8, r0
 800747a:	4614      	mov	r4, r2
 800747c:	460e      	mov	r6, r1
 800747e:	b921      	cbnz	r1, 800748a <_realloc_r+0x16>
 8007480:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007484:	4611      	mov	r1, r2
 8007486:	f7ff b969 	b.w	800675c <_malloc_r>
 800748a:	b92a      	cbnz	r2, 8007498 <_realloc_r+0x24>
 800748c:	f7ff f8f2 	bl	8006674 <_free_r>
 8007490:	4625      	mov	r5, r4
 8007492:	4628      	mov	r0, r5
 8007494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007498:	f000 f841 	bl	800751e <_malloc_usable_size_r>
 800749c:	4284      	cmp	r4, r0
 800749e:	4607      	mov	r7, r0
 80074a0:	d802      	bhi.n	80074a8 <_realloc_r+0x34>
 80074a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80074a6:	d812      	bhi.n	80074ce <_realloc_r+0x5a>
 80074a8:	4621      	mov	r1, r4
 80074aa:	4640      	mov	r0, r8
 80074ac:	f7ff f956 	bl	800675c <_malloc_r>
 80074b0:	4605      	mov	r5, r0
 80074b2:	2800      	cmp	r0, #0
 80074b4:	d0ed      	beq.n	8007492 <_realloc_r+0x1e>
 80074b6:	42bc      	cmp	r4, r7
 80074b8:	4622      	mov	r2, r4
 80074ba:	4631      	mov	r1, r6
 80074bc:	bf28      	it	cs
 80074be:	463a      	movcs	r2, r7
 80074c0:	f7ff ff84 	bl	80073cc <memcpy>
 80074c4:	4631      	mov	r1, r6
 80074c6:	4640      	mov	r0, r8
 80074c8:	f7ff f8d4 	bl	8006674 <_free_r>
 80074cc:	e7e1      	b.n	8007492 <_realloc_r+0x1e>
 80074ce:	4635      	mov	r5, r6
 80074d0:	e7df      	b.n	8007492 <_realloc_r+0x1e>

080074d2 <__ascii_wctomb>:
 80074d2:	b149      	cbz	r1, 80074e8 <__ascii_wctomb+0x16>
 80074d4:	2aff      	cmp	r2, #255	; 0xff
 80074d6:	bf85      	ittet	hi
 80074d8:	238a      	movhi	r3, #138	; 0x8a
 80074da:	6003      	strhi	r3, [r0, #0]
 80074dc:	700a      	strbls	r2, [r1, #0]
 80074de:	f04f 30ff 	movhi.w	r0, #4294967295
 80074e2:	bf98      	it	ls
 80074e4:	2001      	movls	r0, #1
 80074e6:	4770      	bx	lr
 80074e8:	4608      	mov	r0, r1
 80074ea:	4770      	bx	lr

080074ec <fiprintf>:
 80074ec:	b40e      	push	{r1, r2, r3}
 80074ee:	b503      	push	{r0, r1, lr}
 80074f0:	4601      	mov	r1, r0
 80074f2:	ab03      	add	r3, sp, #12
 80074f4:	4805      	ldr	r0, [pc, #20]	; (800750c <fiprintf+0x20>)
 80074f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80074fa:	6800      	ldr	r0, [r0, #0]
 80074fc:	9301      	str	r3, [sp, #4]
 80074fe:	f000 f83f 	bl	8007580 <_vfiprintf_r>
 8007502:	b002      	add	sp, #8
 8007504:	f85d eb04 	ldr.w	lr, [sp], #4
 8007508:	b003      	add	sp, #12
 800750a:	4770      	bx	lr
 800750c:	20000068 	.word	0x20000068

08007510 <abort>:
 8007510:	b508      	push	{r3, lr}
 8007512:	2006      	movs	r0, #6
 8007514:	f000 fa0c 	bl	8007930 <raise>
 8007518:	2001      	movs	r0, #1
 800751a:	f7fa fba7 	bl	8001c6c <_exit>

0800751e <_malloc_usable_size_r>:
 800751e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007522:	1f18      	subs	r0, r3, #4
 8007524:	2b00      	cmp	r3, #0
 8007526:	bfbc      	itt	lt
 8007528:	580b      	ldrlt	r3, [r1, r0]
 800752a:	18c0      	addlt	r0, r0, r3
 800752c:	4770      	bx	lr

0800752e <__sfputc_r>:
 800752e:	6893      	ldr	r3, [r2, #8]
 8007530:	3b01      	subs	r3, #1
 8007532:	2b00      	cmp	r3, #0
 8007534:	b410      	push	{r4}
 8007536:	6093      	str	r3, [r2, #8]
 8007538:	da08      	bge.n	800754c <__sfputc_r+0x1e>
 800753a:	6994      	ldr	r4, [r2, #24]
 800753c:	42a3      	cmp	r3, r4
 800753e:	db01      	blt.n	8007544 <__sfputc_r+0x16>
 8007540:	290a      	cmp	r1, #10
 8007542:	d103      	bne.n	800754c <__sfputc_r+0x1e>
 8007544:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007548:	f000 b934 	b.w	80077b4 <__swbuf_r>
 800754c:	6813      	ldr	r3, [r2, #0]
 800754e:	1c58      	adds	r0, r3, #1
 8007550:	6010      	str	r0, [r2, #0]
 8007552:	7019      	strb	r1, [r3, #0]
 8007554:	4608      	mov	r0, r1
 8007556:	f85d 4b04 	ldr.w	r4, [sp], #4
 800755a:	4770      	bx	lr

0800755c <__sfputs_r>:
 800755c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800755e:	4606      	mov	r6, r0
 8007560:	460f      	mov	r7, r1
 8007562:	4614      	mov	r4, r2
 8007564:	18d5      	adds	r5, r2, r3
 8007566:	42ac      	cmp	r4, r5
 8007568:	d101      	bne.n	800756e <__sfputs_r+0x12>
 800756a:	2000      	movs	r0, #0
 800756c:	e007      	b.n	800757e <__sfputs_r+0x22>
 800756e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007572:	463a      	mov	r2, r7
 8007574:	4630      	mov	r0, r6
 8007576:	f7ff ffda 	bl	800752e <__sfputc_r>
 800757a:	1c43      	adds	r3, r0, #1
 800757c:	d1f3      	bne.n	8007566 <__sfputs_r+0xa>
 800757e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007580 <_vfiprintf_r>:
 8007580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007584:	460d      	mov	r5, r1
 8007586:	b09d      	sub	sp, #116	; 0x74
 8007588:	4614      	mov	r4, r2
 800758a:	4698      	mov	r8, r3
 800758c:	4606      	mov	r6, r0
 800758e:	b118      	cbz	r0, 8007598 <_vfiprintf_r+0x18>
 8007590:	6a03      	ldr	r3, [r0, #32]
 8007592:	b90b      	cbnz	r3, 8007598 <_vfiprintf_r+0x18>
 8007594:	f7fe f8da 	bl	800574c <__sinit>
 8007598:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800759a:	07d9      	lsls	r1, r3, #31
 800759c:	d405      	bmi.n	80075aa <_vfiprintf_r+0x2a>
 800759e:	89ab      	ldrh	r3, [r5, #12]
 80075a0:	059a      	lsls	r2, r3, #22
 80075a2:	d402      	bmi.n	80075aa <_vfiprintf_r+0x2a>
 80075a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80075a6:	f7fe f9e8 	bl	800597a <__retarget_lock_acquire_recursive>
 80075aa:	89ab      	ldrh	r3, [r5, #12]
 80075ac:	071b      	lsls	r3, r3, #28
 80075ae:	d501      	bpl.n	80075b4 <_vfiprintf_r+0x34>
 80075b0:	692b      	ldr	r3, [r5, #16]
 80075b2:	b99b      	cbnz	r3, 80075dc <_vfiprintf_r+0x5c>
 80075b4:	4629      	mov	r1, r5
 80075b6:	4630      	mov	r0, r6
 80075b8:	f000 f93a 	bl	8007830 <__swsetup_r>
 80075bc:	b170      	cbz	r0, 80075dc <_vfiprintf_r+0x5c>
 80075be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80075c0:	07dc      	lsls	r4, r3, #31
 80075c2:	d504      	bpl.n	80075ce <_vfiprintf_r+0x4e>
 80075c4:	f04f 30ff 	mov.w	r0, #4294967295
 80075c8:	b01d      	add	sp, #116	; 0x74
 80075ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ce:	89ab      	ldrh	r3, [r5, #12]
 80075d0:	0598      	lsls	r0, r3, #22
 80075d2:	d4f7      	bmi.n	80075c4 <_vfiprintf_r+0x44>
 80075d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80075d6:	f7fe f9d1 	bl	800597c <__retarget_lock_release_recursive>
 80075da:	e7f3      	b.n	80075c4 <_vfiprintf_r+0x44>
 80075dc:	2300      	movs	r3, #0
 80075de:	9309      	str	r3, [sp, #36]	; 0x24
 80075e0:	2320      	movs	r3, #32
 80075e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80075ea:	2330      	movs	r3, #48	; 0x30
 80075ec:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80077a0 <_vfiprintf_r+0x220>
 80075f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075f4:	f04f 0901 	mov.w	r9, #1
 80075f8:	4623      	mov	r3, r4
 80075fa:	469a      	mov	sl, r3
 80075fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007600:	b10a      	cbz	r2, 8007606 <_vfiprintf_r+0x86>
 8007602:	2a25      	cmp	r2, #37	; 0x25
 8007604:	d1f9      	bne.n	80075fa <_vfiprintf_r+0x7a>
 8007606:	ebba 0b04 	subs.w	fp, sl, r4
 800760a:	d00b      	beq.n	8007624 <_vfiprintf_r+0xa4>
 800760c:	465b      	mov	r3, fp
 800760e:	4622      	mov	r2, r4
 8007610:	4629      	mov	r1, r5
 8007612:	4630      	mov	r0, r6
 8007614:	f7ff ffa2 	bl	800755c <__sfputs_r>
 8007618:	3001      	adds	r0, #1
 800761a:	f000 80a9 	beq.w	8007770 <_vfiprintf_r+0x1f0>
 800761e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007620:	445a      	add	r2, fp
 8007622:	9209      	str	r2, [sp, #36]	; 0x24
 8007624:	f89a 3000 	ldrb.w	r3, [sl]
 8007628:	2b00      	cmp	r3, #0
 800762a:	f000 80a1 	beq.w	8007770 <_vfiprintf_r+0x1f0>
 800762e:	2300      	movs	r3, #0
 8007630:	f04f 32ff 	mov.w	r2, #4294967295
 8007634:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007638:	f10a 0a01 	add.w	sl, sl, #1
 800763c:	9304      	str	r3, [sp, #16]
 800763e:	9307      	str	r3, [sp, #28]
 8007640:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007644:	931a      	str	r3, [sp, #104]	; 0x68
 8007646:	4654      	mov	r4, sl
 8007648:	2205      	movs	r2, #5
 800764a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800764e:	4854      	ldr	r0, [pc, #336]	; (80077a0 <_vfiprintf_r+0x220>)
 8007650:	f7f8 fdc6 	bl	80001e0 <memchr>
 8007654:	9a04      	ldr	r2, [sp, #16]
 8007656:	b9d8      	cbnz	r0, 8007690 <_vfiprintf_r+0x110>
 8007658:	06d1      	lsls	r1, r2, #27
 800765a:	bf44      	itt	mi
 800765c:	2320      	movmi	r3, #32
 800765e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007662:	0713      	lsls	r3, r2, #28
 8007664:	bf44      	itt	mi
 8007666:	232b      	movmi	r3, #43	; 0x2b
 8007668:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800766c:	f89a 3000 	ldrb.w	r3, [sl]
 8007670:	2b2a      	cmp	r3, #42	; 0x2a
 8007672:	d015      	beq.n	80076a0 <_vfiprintf_r+0x120>
 8007674:	9a07      	ldr	r2, [sp, #28]
 8007676:	4654      	mov	r4, sl
 8007678:	2000      	movs	r0, #0
 800767a:	f04f 0c0a 	mov.w	ip, #10
 800767e:	4621      	mov	r1, r4
 8007680:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007684:	3b30      	subs	r3, #48	; 0x30
 8007686:	2b09      	cmp	r3, #9
 8007688:	d94d      	bls.n	8007726 <_vfiprintf_r+0x1a6>
 800768a:	b1b0      	cbz	r0, 80076ba <_vfiprintf_r+0x13a>
 800768c:	9207      	str	r2, [sp, #28]
 800768e:	e014      	b.n	80076ba <_vfiprintf_r+0x13a>
 8007690:	eba0 0308 	sub.w	r3, r0, r8
 8007694:	fa09 f303 	lsl.w	r3, r9, r3
 8007698:	4313      	orrs	r3, r2
 800769a:	9304      	str	r3, [sp, #16]
 800769c:	46a2      	mov	sl, r4
 800769e:	e7d2      	b.n	8007646 <_vfiprintf_r+0xc6>
 80076a0:	9b03      	ldr	r3, [sp, #12]
 80076a2:	1d19      	adds	r1, r3, #4
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	9103      	str	r1, [sp, #12]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	bfbb      	ittet	lt
 80076ac:	425b      	neglt	r3, r3
 80076ae:	f042 0202 	orrlt.w	r2, r2, #2
 80076b2:	9307      	strge	r3, [sp, #28]
 80076b4:	9307      	strlt	r3, [sp, #28]
 80076b6:	bfb8      	it	lt
 80076b8:	9204      	strlt	r2, [sp, #16]
 80076ba:	7823      	ldrb	r3, [r4, #0]
 80076bc:	2b2e      	cmp	r3, #46	; 0x2e
 80076be:	d10c      	bne.n	80076da <_vfiprintf_r+0x15a>
 80076c0:	7863      	ldrb	r3, [r4, #1]
 80076c2:	2b2a      	cmp	r3, #42	; 0x2a
 80076c4:	d134      	bne.n	8007730 <_vfiprintf_r+0x1b0>
 80076c6:	9b03      	ldr	r3, [sp, #12]
 80076c8:	1d1a      	adds	r2, r3, #4
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	9203      	str	r2, [sp, #12]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	bfb8      	it	lt
 80076d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80076d6:	3402      	adds	r4, #2
 80076d8:	9305      	str	r3, [sp, #20]
 80076da:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80077b0 <_vfiprintf_r+0x230>
 80076de:	7821      	ldrb	r1, [r4, #0]
 80076e0:	2203      	movs	r2, #3
 80076e2:	4650      	mov	r0, sl
 80076e4:	f7f8 fd7c 	bl	80001e0 <memchr>
 80076e8:	b138      	cbz	r0, 80076fa <_vfiprintf_r+0x17a>
 80076ea:	9b04      	ldr	r3, [sp, #16]
 80076ec:	eba0 000a 	sub.w	r0, r0, sl
 80076f0:	2240      	movs	r2, #64	; 0x40
 80076f2:	4082      	lsls	r2, r0
 80076f4:	4313      	orrs	r3, r2
 80076f6:	3401      	adds	r4, #1
 80076f8:	9304      	str	r3, [sp, #16]
 80076fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076fe:	4829      	ldr	r0, [pc, #164]	; (80077a4 <_vfiprintf_r+0x224>)
 8007700:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007704:	2206      	movs	r2, #6
 8007706:	f7f8 fd6b 	bl	80001e0 <memchr>
 800770a:	2800      	cmp	r0, #0
 800770c:	d03f      	beq.n	800778e <_vfiprintf_r+0x20e>
 800770e:	4b26      	ldr	r3, [pc, #152]	; (80077a8 <_vfiprintf_r+0x228>)
 8007710:	bb1b      	cbnz	r3, 800775a <_vfiprintf_r+0x1da>
 8007712:	9b03      	ldr	r3, [sp, #12]
 8007714:	3307      	adds	r3, #7
 8007716:	f023 0307 	bic.w	r3, r3, #7
 800771a:	3308      	adds	r3, #8
 800771c:	9303      	str	r3, [sp, #12]
 800771e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007720:	443b      	add	r3, r7
 8007722:	9309      	str	r3, [sp, #36]	; 0x24
 8007724:	e768      	b.n	80075f8 <_vfiprintf_r+0x78>
 8007726:	fb0c 3202 	mla	r2, ip, r2, r3
 800772a:	460c      	mov	r4, r1
 800772c:	2001      	movs	r0, #1
 800772e:	e7a6      	b.n	800767e <_vfiprintf_r+0xfe>
 8007730:	2300      	movs	r3, #0
 8007732:	3401      	adds	r4, #1
 8007734:	9305      	str	r3, [sp, #20]
 8007736:	4619      	mov	r1, r3
 8007738:	f04f 0c0a 	mov.w	ip, #10
 800773c:	4620      	mov	r0, r4
 800773e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007742:	3a30      	subs	r2, #48	; 0x30
 8007744:	2a09      	cmp	r2, #9
 8007746:	d903      	bls.n	8007750 <_vfiprintf_r+0x1d0>
 8007748:	2b00      	cmp	r3, #0
 800774a:	d0c6      	beq.n	80076da <_vfiprintf_r+0x15a>
 800774c:	9105      	str	r1, [sp, #20]
 800774e:	e7c4      	b.n	80076da <_vfiprintf_r+0x15a>
 8007750:	fb0c 2101 	mla	r1, ip, r1, r2
 8007754:	4604      	mov	r4, r0
 8007756:	2301      	movs	r3, #1
 8007758:	e7f0      	b.n	800773c <_vfiprintf_r+0x1bc>
 800775a:	ab03      	add	r3, sp, #12
 800775c:	9300      	str	r3, [sp, #0]
 800775e:	462a      	mov	r2, r5
 8007760:	4b12      	ldr	r3, [pc, #72]	; (80077ac <_vfiprintf_r+0x22c>)
 8007762:	a904      	add	r1, sp, #16
 8007764:	4630      	mov	r0, r6
 8007766:	f7fd fb9f 	bl	8004ea8 <_printf_float>
 800776a:	4607      	mov	r7, r0
 800776c:	1c78      	adds	r0, r7, #1
 800776e:	d1d6      	bne.n	800771e <_vfiprintf_r+0x19e>
 8007770:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007772:	07d9      	lsls	r1, r3, #31
 8007774:	d405      	bmi.n	8007782 <_vfiprintf_r+0x202>
 8007776:	89ab      	ldrh	r3, [r5, #12]
 8007778:	059a      	lsls	r2, r3, #22
 800777a:	d402      	bmi.n	8007782 <_vfiprintf_r+0x202>
 800777c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800777e:	f7fe f8fd 	bl	800597c <__retarget_lock_release_recursive>
 8007782:	89ab      	ldrh	r3, [r5, #12]
 8007784:	065b      	lsls	r3, r3, #25
 8007786:	f53f af1d 	bmi.w	80075c4 <_vfiprintf_r+0x44>
 800778a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800778c:	e71c      	b.n	80075c8 <_vfiprintf_r+0x48>
 800778e:	ab03      	add	r3, sp, #12
 8007790:	9300      	str	r3, [sp, #0]
 8007792:	462a      	mov	r2, r5
 8007794:	4b05      	ldr	r3, [pc, #20]	; (80077ac <_vfiprintf_r+0x22c>)
 8007796:	a904      	add	r1, sp, #16
 8007798:	4630      	mov	r0, r6
 800779a:	f7fd fe29 	bl	80053f0 <_printf_i>
 800779e:	e7e4      	b.n	800776a <_vfiprintf_r+0x1ea>
 80077a0:	08007d14 	.word	0x08007d14
 80077a4:	08007d1e 	.word	0x08007d1e
 80077a8:	08004ea9 	.word	0x08004ea9
 80077ac:	0800755d 	.word	0x0800755d
 80077b0:	08007d1a 	.word	0x08007d1a

080077b4 <__swbuf_r>:
 80077b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077b6:	460e      	mov	r6, r1
 80077b8:	4614      	mov	r4, r2
 80077ba:	4605      	mov	r5, r0
 80077bc:	b118      	cbz	r0, 80077c6 <__swbuf_r+0x12>
 80077be:	6a03      	ldr	r3, [r0, #32]
 80077c0:	b90b      	cbnz	r3, 80077c6 <__swbuf_r+0x12>
 80077c2:	f7fd ffc3 	bl	800574c <__sinit>
 80077c6:	69a3      	ldr	r3, [r4, #24]
 80077c8:	60a3      	str	r3, [r4, #8]
 80077ca:	89a3      	ldrh	r3, [r4, #12]
 80077cc:	071a      	lsls	r2, r3, #28
 80077ce:	d525      	bpl.n	800781c <__swbuf_r+0x68>
 80077d0:	6923      	ldr	r3, [r4, #16]
 80077d2:	b31b      	cbz	r3, 800781c <__swbuf_r+0x68>
 80077d4:	6823      	ldr	r3, [r4, #0]
 80077d6:	6922      	ldr	r2, [r4, #16]
 80077d8:	1a98      	subs	r0, r3, r2
 80077da:	6963      	ldr	r3, [r4, #20]
 80077dc:	b2f6      	uxtb	r6, r6
 80077de:	4283      	cmp	r3, r0
 80077e0:	4637      	mov	r7, r6
 80077e2:	dc04      	bgt.n	80077ee <__swbuf_r+0x3a>
 80077e4:	4621      	mov	r1, r4
 80077e6:	4628      	mov	r0, r5
 80077e8:	f7ff fd9e 	bl	8007328 <_fflush_r>
 80077ec:	b9e0      	cbnz	r0, 8007828 <__swbuf_r+0x74>
 80077ee:	68a3      	ldr	r3, [r4, #8]
 80077f0:	3b01      	subs	r3, #1
 80077f2:	60a3      	str	r3, [r4, #8]
 80077f4:	6823      	ldr	r3, [r4, #0]
 80077f6:	1c5a      	adds	r2, r3, #1
 80077f8:	6022      	str	r2, [r4, #0]
 80077fa:	701e      	strb	r6, [r3, #0]
 80077fc:	6962      	ldr	r2, [r4, #20]
 80077fe:	1c43      	adds	r3, r0, #1
 8007800:	429a      	cmp	r2, r3
 8007802:	d004      	beq.n	800780e <__swbuf_r+0x5a>
 8007804:	89a3      	ldrh	r3, [r4, #12]
 8007806:	07db      	lsls	r3, r3, #31
 8007808:	d506      	bpl.n	8007818 <__swbuf_r+0x64>
 800780a:	2e0a      	cmp	r6, #10
 800780c:	d104      	bne.n	8007818 <__swbuf_r+0x64>
 800780e:	4621      	mov	r1, r4
 8007810:	4628      	mov	r0, r5
 8007812:	f7ff fd89 	bl	8007328 <_fflush_r>
 8007816:	b938      	cbnz	r0, 8007828 <__swbuf_r+0x74>
 8007818:	4638      	mov	r0, r7
 800781a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800781c:	4621      	mov	r1, r4
 800781e:	4628      	mov	r0, r5
 8007820:	f000 f806 	bl	8007830 <__swsetup_r>
 8007824:	2800      	cmp	r0, #0
 8007826:	d0d5      	beq.n	80077d4 <__swbuf_r+0x20>
 8007828:	f04f 37ff 	mov.w	r7, #4294967295
 800782c:	e7f4      	b.n	8007818 <__swbuf_r+0x64>
	...

08007830 <__swsetup_r>:
 8007830:	b538      	push	{r3, r4, r5, lr}
 8007832:	4b2a      	ldr	r3, [pc, #168]	; (80078dc <__swsetup_r+0xac>)
 8007834:	4605      	mov	r5, r0
 8007836:	6818      	ldr	r0, [r3, #0]
 8007838:	460c      	mov	r4, r1
 800783a:	b118      	cbz	r0, 8007844 <__swsetup_r+0x14>
 800783c:	6a03      	ldr	r3, [r0, #32]
 800783e:	b90b      	cbnz	r3, 8007844 <__swsetup_r+0x14>
 8007840:	f7fd ff84 	bl	800574c <__sinit>
 8007844:	89a3      	ldrh	r3, [r4, #12]
 8007846:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800784a:	0718      	lsls	r0, r3, #28
 800784c:	d422      	bmi.n	8007894 <__swsetup_r+0x64>
 800784e:	06d9      	lsls	r1, r3, #27
 8007850:	d407      	bmi.n	8007862 <__swsetup_r+0x32>
 8007852:	2309      	movs	r3, #9
 8007854:	602b      	str	r3, [r5, #0]
 8007856:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800785a:	81a3      	strh	r3, [r4, #12]
 800785c:	f04f 30ff 	mov.w	r0, #4294967295
 8007860:	e034      	b.n	80078cc <__swsetup_r+0x9c>
 8007862:	0758      	lsls	r0, r3, #29
 8007864:	d512      	bpl.n	800788c <__swsetup_r+0x5c>
 8007866:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007868:	b141      	cbz	r1, 800787c <__swsetup_r+0x4c>
 800786a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800786e:	4299      	cmp	r1, r3
 8007870:	d002      	beq.n	8007878 <__swsetup_r+0x48>
 8007872:	4628      	mov	r0, r5
 8007874:	f7fe fefe 	bl	8006674 <_free_r>
 8007878:	2300      	movs	r3, #0
 800787a:	6363      	str	r3, [r4, #52]	; 0x34
 800787c:	89a3      	ldrh	r3, [r4, #12]
 800787e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007882:	81a3      	strh	r3, [r4, #12]
 8007884:	2300      	movs	r3, #0
 8007886:	6063      	str	r3, [r4, #4]
 8007888:	6923      	ldr	r3, [r4, #16]
 800788a:	6023      	str	r3, [r4, #0]
 800788c:	89a3      	ldrh	r3, [r4, #12]
 800788e:	f043 0308 	orr.w	r3, r3, #8
 8007892:	81a3      	strh	r3, [r4, #12]
 8007894:	6923      	ldr	r3, [r4, #16]
 8007896:	b94b      	cbnz	r3, 80078ac <__swsetup_r+0x7c>
 8007898:	89a3      	ldrh	r3, [r4, #12]
 800789a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800789e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078a2:	d003      	beq.n	80078ac <__swsetup_r+0x7c>
 80078a4:	4621      	mov	r1, r4
 80078a6:	4628      	mov	r0, r5
 80078a8:	f000 f884 	bl	80079b4 <__smakebuf_r>
 80078ac:	89a0      	ldrh	r0, [r4, #12]
 80078ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078b2:	f010 0301 	ands.w	r3, r0, #1
 80078b6:	d00a      	beq.n	80078ce <__swsetup_r+0x9e>
 80078b8:	2300      	movs	r3, #0
 80078ba:	60a3      	str	r3, [r4, #8]
 80078bc:	6963      	ldr	r3, [r4, #20]
 80078be:	425b      	negs	r3, r3
 80078c0:	61a3      	str	r3, [r4, #24]
 80078c2:	6923      	ldr	r3, [r4, #16]
 80078c4:	b943      	cbnz	r3, 80078d8 <__swsetup_r+0xa8>
 80078c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80078ca:	d1c4      	bne.n	8007856 <__swsetup_r+0x26>
 80078cc:	bd38      	pop	{r3, r4, r5, pc}
 80078ce:	0781      	lsls	r1, r0, #30
 80078d0:	bf58      	it	pl
 80078d2:	6963      	ldrpl	r3, [r4, #20]
 80078d4:	60a3      	str	r3, [r4, #8]
 80078d6:	e7f4      	b.n	80078c2 <__swsetup_r+0x92>
 80078d8:	2000      	movs	r0, #0
 80078da:	e7f7      	b.n	80078cc <__swsetup_r+0x9c>
 80078dc:	20000068 	.word	0x20000068

080078e0 <_raise_r>:
 80078e0:	291f      	cmp	r1, #31
 80078e2:	b538      	push	{r3, r4, r5, lr}
 80078e4:	4604      	mov	r4, r0
 80078e6:	460d      	mov	r5, r1
 80078e8:	d904      	bls.n	80078f4 <_raise_r+0x14>
 80078ea:	2316      	movs	r3, #22
 80078ec:	6003      	str	r3, [r0, #0]
 80078ee:	f04f 30ff 	mov.w	r0, #4294967295
 80078f2:	bd38      	pop	{r3, r4, r5, pc}
 80078f4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80078f6:	b112      	cbz	r2, 80078fe <_raise_r+0x1e>
 80078f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80078fc:	b94b      	cbnz	r3, 8007912 <_raise_r+0x32>
 80078fe:	4620      	mov	r0, r4
 8007900:	f000 f830 	bl	8007964 <_getpid_r>
 8007904:	462a      	mov	r2, r5
 8007906:	4601      	mov	r1, r0
 8007908:	4620      	mov	r0, r4
 800790a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800790e:	f000 b817 	b.w	8007940 <_kill_r>
 8007912:	2b01      	cmp	r3, #1
 8007914:	d00a      	beq.n	800792c <_raise_r+0x4c>
 8007916:	1c59      	adds	r1, r3, #1
 8007918:	d103      	bne.n	8007922 <_raise_r+0x42>
 800791a:	2316      	movs	r3, #22
 800791c:	6003      	str	r3, [r0, #0]
 800791e:	2001      	movs	r0, #1
 8007920:	e7e7      	b.n	80078f2 <_raise_r+0x12>
 8007922:	2400      	movs	r4, #0
 8007924:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007928:	4628      	mov	r0, r5
 800792a:	4798      	blx	r3
 800792c:	2000      	movs	r0, #0
 800792e:	e7e0      	b.n	80078f2 <_raise_r+0x12>

08007930 <raise>:
 8007930:	4b02      	ldr	r3, [pc, #8]	; (800793c <raise+0xc>)
 8007932:	4601      	mov	r1, r0
 8007934:	6818      	ldr	r0, [r3, #0]
 8007936:	f7ff bfd3 	b.w	80078e0 <_raise_r>
 800793a:	bf00      	nop
 800793c:	20000068 	.word	0x20000068

08007940 <_kill_r>:
 8007940:	b538      	push	{r3, r4, r5, lr}
 8007942:	4d07      	ldr	r5, [pc, #28]	; (8007960 <_kill_r+0x20>)
 8007944:	2300      	movs	r3, #0
 8007946:	4604      	mov	r4, r0
 8007948:	4608      	mov	r0, r1
 800794a:	4611      	mov	r1, r2
 800794c:	602b      	str	r3, [r5, #0]
 800794e:	f7fa f97d 	bl	8001c4c <_kill>
 8007952:	1c43      	adds	r3, r0, #1
 8007954:	d102      	bne.n	800795c <_kill_r+0x1c>
 8007956:	682b      	ldr	r3, [r5, #0]
 8007958:	b103      	cbz	r3, 800795c <_kill_r+0x1c>
 800795a:	6023      	str	r3, [r4, #0]
 800795c:	bd38      	pop	{r3, r4, r5, pc}
 800795e:	bf00      	nop
 8007960:	20001610 	.word	0x20001610

08007964 <_getpid_r>:
 8007964:	f7fa b96a 	b.w	8001c3c <_getpid>

08007968 <__swhatbuf_r>:
 8007968:	b570      	push	{r4, r5, r6, lr}
 800796a:	460c      	mov	r4, r1
 800796c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007970:	2900      	cmp	r1, #0
 8007972:	b096      	sub	sp, #88	; 0x58
 8007974:	4615      	mov	r5, r2
 8007976:	461e      	mov	r6, r3
 8007978:	da0d      	bge.n	8007996 <__swhatbuf_r+0x2e>
 800797a:	89a3      	ldrh	r3, [r4, #12]
 800797c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007980:	f04f 0100 	mov.w	r1, #0
 8007984:	bf0c      	ite	eq
 8007986:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800798a:	2340      	movne	r3, #64	; 0x40
 800798c:	2000      	movs	r0, #0
 800798e:	6031      	str	r1, [r6, #0]
 8007990:	602b      	str	r3, [r5, #0]
 8007992:	b016      	add	sp, #88	; 0x58
 8007994:	bd70      	pop	{r4, r5, r6, pc}
 8007996:	466a      	mov	r2, sp
 8007998:	f000 f848 	bl	8007a2c <_fstat_r>
 800799c:	2800      	cmp	r0, #0
 800799e:	dbec      	blt.n	800797a <__swhatbuf_r+0x12>
 80079a0:	9901      	ldr	r1, [sp, #4]
 80079a2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80079a6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80079aa:	4259      	negs	r1, r3
 80079ac:	4159      	adcs	r1, r3
 80079ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079b2:	e7eb      	b.n	800798c <__swhatbuf_r+0x24>

080079b4 <__smakebuf_r>:
 80079b4:	898b      	ldrh	r3, [r1, #12]
 80079b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80079b8:	079d      	lsls	r5, r3, #30
 80079ba:	4606      	mov	r6, r0
 80079bc:	460c      	mov	r4, r1
 80079be:	d507      	bpl.n	80079d0 <__smakebuf_r+0x1c>
 80079c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80079c4:	6023      	str	r3, [r4, #0]
 80079c6:	6123      	str	r3, [r4, #16]
 80079c8:	2301      	movs	r3, #1
 80079ca:	6163      	str	r3, [r4, #20]
 80079cc:	b002      	add	sp, #8
 80079ce:	bd70      	pop	{r4, r5, r6, pc}
 80079d0:	ab01      	add	r3, sp, #4
 80079d2:	466a      	mov	r2, sp
 80079d4:	f7ff ffc8 	bl	8007968 <__swhatbuf_r>
 80079d8:	9900      	ldr	r1, [sp, #0]
 80079da:	4605      	mov	r5, r0
 80079dc:	4630      	mov	r0, r6
 80079de:	f7fe febd 	bl	800675c <_malloc_r>
 80079e2:	b948      	cbnz	r0, 80079f8 <__smakebuf_r+0x44>
 80079e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079e8:	059a      	lsls	r2, r3, #22
 80079ea:	d4ef      	bmi.n	80079cc <__smakebuf_r+0x18>
 80079ec:	f023 0303 	bic.w	r3, r3, #3
 80079f0:	f043 0302 	orr.w	r3, r3, #2
 80079f4:	81a3      	strh	r3, [r4, #12]
 80079f6:	e7e3      	b.n	80079c0 <__smakebuf_r+0xc>
 80079f8:	89a3      	ldrh	r3, [r4, #12]
 80079fa:	6020      	str	r0, [r4, #0]
 80079fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a00:	81a3      	strh	r3, [r4, #12]
 8007a02:	9b00      	ldr	r3, [sp, #0]
 8007a04:	6163      	str	r3, [r4, #20]
 8007a06:	9b01      	ldr	r3, [sp, #4]
 8007a08:	6120      	str	r0, [r4, #16]
 8007a0a:	b15b      	cbz	r3, 8007a24 <__smakebuf_r+0x70>
 8007a0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a10:	4630      	mov	r0, r6
 8007a12:	f000 f81d 	bl	8007a50 <_isatty_r>
 8007a16:	b128      	cbz	r0, 8007a24 <__smakebuf_r+0x70>
 8007a18:	89a3      	ldrh	r3, [r4, #12]
 8007a1a:	f023 0303 	bic.w	r3, r3, #3
 8007a1e:	f043 0301 	orr.w	r3, r3, #1
 8007a22:	81a3      	strh	r3, [r4, #12]
 8007a24:	89a3      	ldrh	r3, [r4, #12]
 8007a26:	431d      	orrs	r5, r3
 8007a28:	81a5      	strh	r5, [r4, #12]
 8007a2a:	e7cf      	b.n	80079cc <__smakebuf_r+0x18>

08007a2c <_fstat_r>:
 8007a2c:	b538      	push	{r3, r4, r5, lr}
 8007a2e:	4d07      	ldr	r5, [pc, #28]	; (8007a4c <_fstat_r+0x20>)
 8007a30:	2300      	movs	r3, #0
 8007a32:	4604      	mov	r4, r0
 8007a34:	4608      	mov	r0, r1
 8007a36:	4611      	mov	r1, r2
 8007a38:	602b      	str	r3, [r5, #0]
 8007a3a:	f7fa f966 	bl	8001d0a <_fstat>
 8007a3e:	1c43      	adds	r3, r0, #1
 8007a40:	d102      	bne.n	8007a48 <_fstat_r+0x1c>
 8007a42:	682b      	ldr	r3, [r5, #0]
 8007a44:	b103      	cbz	r3, 8007a48 <_fstat_r+0x1c>
 8007a46:	6023      	str	r3, [r4, #0]
 8007a48:	bd38      	pop	{r3, r4, r5, pc}
 8007a4a:	bf00      	nop
 8007a4c:	20001610 	.word	0x20001610

08007a50 <_isatty_r>:
 8007a50:	b538      	push	{r3, r4, r5, lr}
 8007a52:	4d06      	ldr	r5, [pc, #24]	; (8007a6c <_isatty_r+0x1c>)
 8007a54:	2300      	movs	r3, #0
 8007a56:	4604      	mov	r4, r0
 8007a58:	4608      	mov	r0, r1
 8007a5a:	602b      	str	r3, [r5, #0]
 8007a5c:	f7fa f965 	bl	8001d2a <_isatty>
 8007a60:	1c43      	adds	r3, r0, #1
 8007a62:	d102      	bne.n	8007a6a <_isatty_r+0x1a>
 8007a64:	682b      	ldr	r3, [r5, #0]
 8007a66:	b103      	cbz	r3, 8007a6a <_isatty_r+0x1a>
 8007a68:	6023      	str	r3, [r4, #0]
 8007a6a:	bd38      	pop	{r3, r4, r5, pc}
 8007a6c:	20001610 	.word	0x20001610

08007a70 <_init>:
 8007a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a72:	bf00      	nop
 8007a74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a76:	bc08      	pop	{r3}
 8007a78:	469e      	mov	lr, r3
 8007a7a:	4770      	bx	lr

08007a7c <_fini>:
 8007a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a7e:	bf00      	nop
 8007a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a82:	bc08      	pop	{r3}
 8007a84:	469e      	mov	lr, r3
 8007a86:	4770      	bx	lr
