Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 17 11:39:20 2021
| Host         : Orcinus-orca running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_wrap_control_sets_placed.rpt
| Design       : cpu_wrap
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           14 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1184 |          456 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------+------------------+------------------+----------------+
|             Clock Signal            |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------------+------------------+------------------+----------------+
|  test_cpu/cpu_clk/clk/inst/clk_out1 |                                                | reset_IBUF       |                1 |              1 |
| ~test_cpu/cpu_clk/clk/inst/clk_out1 |                                                | reset_IBUF       |                1 |              2 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 |                                                |                  |                1 |              2 |
| ~test_cpu/cpu_clk/clk/inst/clk_out1 |                                                |                  |                1 |              2 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_decoder/io_output[15]_i_1_n_0     | reset_IBUF       |                3 |             16 |
| ~test_cpu/cpu_decoder/Pause         |                                                |                  |               12 |             31 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_decoder/E[0]                      | reset_IBUF       |                6 |             31 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[22][31][0]   | reset_IBUF       |                9 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[23][31][0]   | reset_IBUF       |               18 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[26][31][0]   | reset_IBUF       |                9 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[2][31]_0[0]  | reset_IBUF       |               20 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[1][31][0]    | reset_IBUF       |                8 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[27][31][0]   | reset_IBUF       |               10 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[15][31][0]   | reset_IBUF       |               11 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[14][31][0]   | reset_IBUF       |                8 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[10][31][0]   | reset_IBUF       |               17 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[16][31][0]   | reset_IBUF       |               19 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[17][31][0]   | reset_IBUF       |               14 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[29][31][0]   | reset_IBUF       |               10 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[21][31][0]   | reset_IBUF       |               13 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[0][31][0]    | reset_IBUF       |               17 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[19][31][0]   | reset_IBUF       |                7 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[25][31][0]   | reset_IBUF       |               14 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[20][31][0]   | reset_IBUF       |               11 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[24][31][0]   | reset_IBUF       |               17 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[28][31][0]   | reset_IBUF       |               11 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[12][31][0]   | reset_IBUF       |               13 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[30][31][0]   | reset_IBUF       |               14 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[11][31][0]   | reset_IBUF       |               15 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[18][31][0]   | reset_IBUF       |                9 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[31][31]_0[0] | reset_IBUF       |               19 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[7][31][0]    | reset_IBUF       |               16 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[5][31][0]    | reset_IBUF       |                9 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[4][31][0]    | reset_IBUF       |                8 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[8][31][0]    | reset_IBUF       |               15 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[9][31][0]    | reset_IBUF       |               16 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[6][31][0]    | reset_IBUF       |               10 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[3][31][0]    | reset_IBUF       |                8 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/Registers_reg[13][31][0]   | reset_IBUF       |                9 |             32 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_decoder/counter[31]_i_1_n_0       | reset_IBUF       |               12 |             33 |
|  test_cpu/cpu_clk/clk/inst/clk_out1 | test_cpu/cpu_ifetch/imme_extend_reg[0][0]      | reset_IBUF       |               31 |             80 |
+-------------------------------------+------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     3 |
| 16+    |                    37 |
+--------+-----------------------+


