<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/hotspot/cpu/x86/assembler_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_X86_ASSEMBLER_X86_HPP
  26 #define CPU_X86_ASSEMBLER_X86_HPP
  27 
  28 #include &quot;asm/register.hpp&quot;
  29 #include &quot;runtime/vm_version.hpp&quot;
  30 #include &quot;utilities/powerOfTwo.hpp&quot;
  31 
  32 class BiasedLockingCounters;
  33 
  34 // Contains all the definitions needed for x86 assembly code generation.
  35 
  36 // Calling convention
  37 class Argument {
  38  public:
  39   enum {
  40 #ifdef _LP64
  41 #ifdef _WIN64
  42     n_int_register_parameters_c   = 4, // rcx, rdx, r8, r9 (c_rarg0, c_rarg1, ...)
  43     n_float_register_parameters_c = 4,  // xmm0 - xmm3 (c_farg0, c_farg1, ... )
  44     n_int_register_returns_c = 1, // rax
  45     n_float_register_returns_c = 1, // xmm0
  46 #else
  47     n_int_register_parameters_c   = 6, // rdi, rsi, rdx, rcx, r8, r9 (c_rarg0, c_rarg1, ...)
  48     n_float_register_parameters_c = 8,  // xmm0 - xmm7 (c_farg0, c_farg1, ... )
  49     n_int_register_returns_c = 2, // rax, rdx
  50     n_float_register_returns_c = 2, // xmm0, xmm1
  51 #endif // _WIN64
  52     n_int_register_parameters_j   = 6, // j_rarg0, j_rarg1, ...
  53     n_float_register_parameters_j = 8  // j_farg0, j_farg1, ...
  54 #else
  55     n_register_parameters = 0   // 0 registers used to pass arguments
  56 #endif // _LP64
  57   };
  58 };
  59 
  60 
  61 #ifdef _LP64
  62 // Symbolically name the register arguments used by the c calling convention.
  63 // Windows is different from linux/solaris. So much for standards...
  64 
  65 #ifdef _WIN64
  66 
  67 REGISTER_DECLARATION(Register, c_rarg0, rcx);
  68 REGISTER_DECLARATION(Register, c_rarg1, rdx);
  69 REGISTER_DECLARATION(Register, c_rarg2, r8);
  70 REGISTER_DECLARATION(Register, c_rarg3, r9);
  71 
  72 REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0);
  73 REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1);
  74 REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2);
  75 REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3);
  76 
  77 #else
  78 
  79 REGISTER_DECLARATION(Register, c_rarg0, rdi);
  80 REGISTER_DECLARATION(Register, c_rarg1, rsi);
  81 REGISTER_DECLARATION(Register, c_rarg2, rdx);
  82 REGISTER_DECLARATION(Register, c_rarg3, rcx);
  83 REGISTER_DECLARATION(Register, c_rarg4, r8);
  84 REGISTER_DECLARATION(Register, c_rarg5, r9);
  85 
  86 REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0);
  87 REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1);
  88 REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2);
  89 REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3);
  90 REGISTER_DECLARATION(XMMRegister, c_farg4, xmm4);
  91 REGISTER_DECLARATION(XMMRegister, c_farg5, xmm5);
  92 REGISTER_DECLARATION(XMMRegister, c_farg6, xmm6);
  93 REGISTER_DECLARATION(XMMRegister, c_farg7, xmm7);
  94 
  95 #endif // _WIN64
  96 
  97 // Symbolically name the register arguments used by the Java calling convention.
  98 // We have control over the convention for java so we can do what we please.
  99 // What pleases us is to offset the java calling convention so that when
 100 // we call a suitable jni method the arguments are lined up and we don&#39;t
 101 // have to do little shuffling. A suitable jni method is non-static and a
 102 // small number of arguments (two fewer args on windows)
 103 //
 104 //        |-------------------------------------------------------|
 105 //        | c_rarg0   c_rarg1  c_rarg2 c_rarg3 c_rarg4 c_rarg5    |
 106 //        |-------------------------------------------------------|
 107 //        | rcx       rdx      r8      r9      rdi*    rsi*       | windows (* not a c_rarg)
 108 //        | rdi       rsi      rdx     rcx     r8      r9         | solaris/linux
 109 //        |-------------------------------------------------------|
 110 //        | j_rarg5   j_rarg0  j_rarg1 j_rarg2 j_rarg3 j_rarg4    |
 111 //        |-------------------------------------------------------|
 112 
 113 REGISTER_DECLARATION(Register, j_rarg0, c_rarg1);
 114 REGISTER_DECLARATION(Register, j_rarg1, c_rarg2);
 115 REGISTER_DECLARATION(Register, j_rarg2, c_rarg3);
 116 // Windows runs out of register args here
 117 #ifdef _WIN64
 118 REGISTER_DECLARATION(Register, j_rarg3, rdi);
 119 REGISTER_DECLARATION(Register, j_rarg4, rsi);
 120 #else
 121 REGISTER_DECLARATION(Register, j_rarg3, c_rarg4);
 122 REGISTER_DECLARATION(Register, j_rarg4, c_rarg5);
 123 #endif /* _WIN64 */
 124 REGISTER_DECLARATION(Register, j_rarg5, c_rarg0);
 125 
 126 REGISTER_DECLARATION(XMMRegister, j_farg0, xmm0);
 127 REGISTER_DECLARATION(XMMRegister, j_farg1, xmm1);
 128 REGISTER_DECLARATION(XMMRegister, j_farg2, xmm2);
 129 REGISTER_DECLARATION(XMMRegister, j_farg3, xmm3);
 130 REGISTER_DECLARATION(XMMRegister, j_farg4, xmm4);
 131 REGISTER_DECLARATION(XMMRegister, j_farg5, xmm5);
 132 REGISTER_DECLARATION(XMMRegister, j_farg6, xmm6);
 133 REGISTER_DECLARATION(XMMRegister, j_farg7, xmm7);
 134 
 135 REGISTER_DECLARATION(Register, rscratch1, r10);  // volatile
 136 REGISTER_DECLARATION(Register, rscratch2, r11);  // volatile
 137 
 138 REGISTER_DECLARATION(Register, r12_heapbase, r12); // callee-saved
 139 REGISTER_DECLARATION(Register, r15_thread, r15); // callee-saved
 140 
 141 #else
 142 // rscratch1 will apear in 32bit code that is dead but of course must compile
 143 // Using noreg ensures if the dead code is incorrectly live and executed it
 144 // will cause an assertion failure
 145 #define rscratch1 noreg
 146 #define rscratch2 noreg
 147 
 148 #endif // _LP64
 149 
 150 // JSR 292
 151 // On x86, the SP does not have to be saved when invoking method handle intrinsics
 152 // or compiled lambda forms. We indicate that by setting rbp_mh_SP_save to noreg.
 153 REGISTER_DECLARATION(Register, rbp_mh_SP_save, noreg);
 154 
 155 // Address is an abstraction used to represent a memory location
 156 // using any of the amd64 addressing modes with one object.
 157 //
 158 // Note: A register location is represented via a Register, not
 159 //       via an address for efficiency &amp; simplicity reasons.
 160 
 161 class ArrayAddress;
 162 
 163 class Address {
 164  public:
 165   enum ScaleFactor {
 166     no_scale = -1,
 167     times_1  =  0,
 168     times_2  =  1,
 169     times_4  =  2,
 170     times_8  =  3,
 171     times_ptr = LP64_ONLY(times_8) NOT_LP64(times_4)
 172   };
 173   static ScaleFactor times(int size) {
 174     assert(size &gt;= 1 &amp;&amp; size &lt;= 8 &amp;&amp; is_power_of_2(size), &quot;bad scale size&quot;);
 175     if (size == 8)  return times_8;
 176     if (size == 4)  return times_4;
 177     if (size == 2)  return times_2;
 178     return times_1;
 179   }
 180   static int scale_size(ScaleFactor scale) {
 181     assert(scale != no_scale, &quot;&quot;);
 182     assert(((1 &lt;&lt; (int)times_1) == 1 &amp;&amp;
 183             (1 &lt;&lt; (int)times_2) == 2 &amp;&amp;
 184             (1 &lt;&lt; (int)times_4) == 4 &amp;&amp;
 185             (1 &lt;&lt; (int)times_8) == 8), &quot;&quot;);
 186     return (1 &lt;&lt; (int)scale);
 187   }
 188 
 189  private:
 190   Register         _base;
 191   Register         _index;
 192   XMMRegister      _xmmindex;
 193   ScaleFactor      _scale;
 194   int              _disp;
 195   bool             _isxmmindex;
 196   RelocationHolder _rspec;
 197 
 198   // Easily misused constructors make them private
 199   // %%% can we make these go away?
 200   NOT_LP64(Address(address loc, RelocationHolder spec);)
 201   Address(int disp, address loc, relocInfo::relocType rtype);
 202   Address(int disp, address loc, RelocationHolder spec);
 203 
 204  public:
 205 
 206  int disp() { return _disp; }
 207   // creation
 208   Address()
 209     : _base(noreg),
 210       _index(noreg),
 211       _xmmindex(xnoreg),
 212       _scale(no_scale),
 213       _disp(0),
 214       _isxmmindex(false){
 215   }
 216 
 217   // No default displacement otherwise Register can be implicitly
 218   // converted to 0(Register) which is quite a different animal.
 219 
 220   Address(Register base, int disp)
 221     : _base(base),
 222       _index(noreg),
 223       _xmmindex(xnoreg),
 224       _scale(no_scale),
 225       _disp(disp),
 226       _isxmmindex(false){
 227   }
 228 
 229   Address(Register base, Register index, ScaleFactor scale, int disp = 0)
 230     : _base (base),
 231       _index(index),
 232       _xmmindex(xnoreg),
 233       _scale(scale),
 234       _disp (disp),
 235       _isxmmindex(false) {
 236     assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 237            &quot;inconsistent address&quot;);
 238   }
 239 
 240   Address(Register base, RegisterOrConstant index, ScaleFactor scale = times_1, int disp = 0)
 241     : _base (base),
 242       _index(index.register_or_noreg()),
 243       _xmmindex(xnoreg),
 244       _scale(scale),
 245       _disp (disp + (index.constant_or_zero() * scale_size(scale))),
 246       _isxmmindex(false){
 247     if (!index.is_register())  scale = Address::no_scale;
 248     assert(!_index-&gt;is_valid() == (scale == Address::no_scale),
 249            &quot;inconsistent address&quot;);
 250   }
 251 
 252   Address(Register base, XMMRegister index, ScaleFactor scale, int disp = 0)
 253     : _base (base),
 254       _index(noreg),
 255       _xmmindex(index),
 256       _scale(scale),
 257       _disp(disp),
 258       _isxmmindex(true) {
 259       assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 260              &quot;inconsistent address&quot;);
 261   }
 262 
 263   Address plus_disp(int disp) const {
 264     Address a = (*this);
 265     a._disp += disp;
 266     return a;
 267   }
 268   Address plus_disp(RegisterOrConstant disp, ScaleFactor scale = times_1) const {
 269     Address a = (*this);
 270     a._disp += disp.constant_or_zero() * scale_size(scale);
 271     if (disp.is_register()) {
 272       assert(!a.index()-&gt;is_valid(), &quot;competing indexes&quot;);
 273       a._index = disp.as_register();
 274       a._scale = scale;
 275     }
 276     return a;
 277   }
 278   bool is_same_address(Address a) const {
 279     // disregard _rspec
 280     return _base == a._base &amp;&amp; _disp == a._disp &amp;&amp; _index == a._index &amp;&amp; _scale == a._scale;
 281   }
 282 
 283   // The following two overloads are used in connection with the
 284   // ByteSize type (see sizes.hpp).  They simplify the use of
 285   // ByteSize&#39;d arguments in assembly code. Note that their equivalent
 286   // for the optimized build are the member functions with int disp
 287   // argument since ByteSize is mapped to an int type in that case.
 288   //
 289   // Note: DO NOT introduce similar overloaded functions for WordSize
 290   // arguments as in the optimized mode, both ByteSize and WordSize
 291   // are mapped to the same type and thus the compiler cannot make a
 292   // distinction anymore (=&gt; compiler errors).
 293 
 294 #ifdef ASSERT
 295   Address(Register base, ByteSize disp)
 296     : _base(base),
 297       _index(noreg),
 298       _xmmindex(xnoreg),
 299       _scale(no_scale),
 300       _disp(in_bytes(disp)),
 301       _isxmmindex(false){
 302   }
 303 
 304   Address(Register base, Register index, ScaleFactor scale, ByteSize disp)
 305     : _base(base),
 306       _index(index),
 307       _xmmindex(xnoreg),
 308       _scale(scale),
 309       _disp(in_bytes(disp)),
 310       _isxmmindex(false){
 311     assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 312            &quot;inconsistent address&quot;);
 313   }
 314   Address(Register base, RegisterOrConstant index, ScaleFactor scale, ByteSize disp)
 315     : _base (base),
 316       _index(index.register_or_noreg()),
 317       _xmmindex(xnoreg),
 318       _scale(scale),
 319       _disp (in_bytes(disp) + (index.constant_or_zero() * scale_size(scale))),
 320       _isxmmindex(false) {
 321     if (!index.is_register())  scale = Address::no_scale;
 322     assert(!_index-&gt;is_valid() == (scale == Address::no_scale),
 323            &quot;inconsistent address&quot;);
 324   }
 325 
 326 #endif // ASSERT
 327 
 328   // accessors
 329   bool        uses(Register reg) const { return _base == reg || _index == reg; }
 330   Register    base()             const { return _base;  }
 331   Register    index()            const { return _index; }
 332   XMMRegister xmmindex()         const { return _xmmindex; }
 333   ScaleFactor scale()            const { return _scale; }
 334   int         disp()             const { return _disp;  }
 335   bool        isxmmindex()       const { return _isxmmindex; }
 336 
 337   // Convert the raw encoding form into the form expected by the constructor for
 338   // Address.  An index of 4 (rsp) corresponds to having no index, so convert
 339   // that to noreg for the Address constructor.
 340   static Address make_raw(int base, int index, int scale, int disp, relocInfo::relocType disp_reloc);
 341 
 342   static Address make_array(ArrayAddress);
 343 
 344  private:
 345   bool base_needs_rex() const {
 346     return _base-&gt;is_valid() &amp;&amp; _base-&gt;encoding() &gt;= 8;
 347   }
 348 
 349   bool index_needs_rex() const {
 350     return _index-&gt;is_valid() &amp;&amp;_index-&gt;encoding() &gt;= 8;
 351   }
 352 
 353   bool xmmindex_needs_rex() const {
 354     return _xmmindex-&gt;is_valid() &amp;&amp; _xmmindex-&gt;encoding() &gt;= 8;
 355   }
 356 
 357   relocInfo::relocType reloc() const { return _rspec.type(); }
 358 
 359   friend class Assembler;
 360   friend class MacroAssembler;
 361   friend class LIR_Assembler; // base/index/scale/disp
 362 };
 363 
 364 //
 365 // AddressLiteral has been split out from Address because operands of this type
 366 // need to be treated specially on 32bit vs. 64bit platforms. By splitting it out
 367 // the few instructions that need to deal with address literals are unique and the
 368 // MacroAssembler does not have to implement every instruction in the Assembler
 369 // in order to search for address literals that may need special handling depending
 370 // on the instruction and the platform. As small step on the way to merging i486/amd64
 371 // directories.
 372 //
 373 class AddressLiteral {
 374   friend class ArrayAddress;
 375   RelocationHolder _rspec;
 376   // Typically we use AddressLiterals we want to use their rval
 377   // However in some situations we want the lval (effect address) of the item.
 378   // We provide a special factory for making those lvals.
 379   bool _is_lval;
 380 
 381   // If the target is far we&#39;ll need to load the ea of this to
 382   // a register to reach it. Otherwise if near we can do rip
 383   // relative addressing.
 384 
 385   address          _target;
 386 
 387  protected:
 388   // creation
 389   AddressLiteral()
 390     : _is_lval(false),
 391       _target(NULL)
 392   {}
 393 
 394   public:
 395 
 396 
 397   AddressLiteral(address target, relocInfo::relocType rtype);
 398 
 399   AddressLiteral(address target, RelocationHolder const&amp; rspec)
 400     : _rspec(rspec),
 401       _is_lval(false),
 402       _target(target)
 403   {}
 404 
 405   AddressLiteral addr() {
 406     AddressLiteral ret = *this;
 407     ret._is_lval = true;
 408     return ret;
 409   }
 410 
 411 
 412  private:
 413 
 414   address target() { return _target; }
 415   bool is_lval() { return _is_lval; }
 416 
 417   relocInfo::relocType reloc() const { return _rspec.type(); }
 418   const RelocationHolder&amp; rspec() const { return _rspec; }
 419 
 420   friend class Assembler;
 421   friend class MacroAssembler;
 422   friend class Address;
 423   friend class LIR_Assembler;
 424 };
 425 
 426 // Convience classes
 427 class RuntimeAddress: public AddressLiteral {
 428 
 429   public:
 430 
 431   RuntimeAddress(address target) : AddressLiteral(target, relocInfo::runtime_call_type) {}
 432 
 433 };
 434 
 435 class ExternalAddress: public AddressLiteral {
 436  private:
 437   static relocInfo::relocType reloc_for_target(address target) {
 438     // Sometimes ExternalAddress is used for values which aren&#39;t
 439     // exactly addresses, like the card table base.
 440     // external_word_type can&#39;t be used for values in the first page
 441     // so just skip the reloc in that case.
 442     return external_word_Relocation::can_be_relocated(target) ? relocInfo::external_word_type : relocInfo::none;
 443   }
 444 
 445  public:
 446 
 447   ExternalAddress(address target) : AddressLiteral(target, reloc_for_target(target)) {}
 448 
 449 };
 450 
 451 class InternalAddress: public AddressLiteral {
 452 
 453   public:
 454 
 455   InternalAddress(address target) : AddressLiteral(target, relocInfo::internal_word_type) {}
 456 
 457 };
 458 
 459 // x86 can do array addressing as a single operation since disp can be an absolute
 460 // address amd64 can&#39;t. We create a class that expresses the concept but does extra
 461 // magic on amd64 to get the final result
 462 
 463 class ArrayAddress {
 464   private:
 465 
 466   AddressLiteral _base;
 467   Address        _index;
 468 
 469   public:
 470 
 471   ArrayAddress() {};
 472   ArrayAddress(AddressLiteral base, Address index): _base(base), _index(index) {};
 473   AddressLiteral base() { return _base; }
 474   Address index() { return _index; }
 475 
 476 };
 477 
 478 class InstructionAttr;
 479 
 480 // 64-bit refect the fxsave size which is 512 bytes and the new xsave area on EVEX which is another 2176 bytes
 481 // See fxsave and xsave(EVEX enabled) documentation for layout
 482 const int FPUStateSizeInWords = NOT_LP64(27) LP64_ONLY(2688 / wordSize);
 483 
 484 // The Intel x86/Amd64 Assembler: Pure assembler doing NO optimizations on the instruction
 485 // level (e.g. mov rax, 0 is not translated into xor rax, rax!); i.e., what you write
 486 // is what you get. The Assembler is generating code into a CodeBuffer.
 487 
 488 class Assembler : public AbstractAssembler  {
 489   friend class AbstractAssembler; // for the non-virtual hack
 490   friend class LIR_Assembler; // as_Address()
 491   friend class StubGenerator;
 492 
 493  public:
 494   enum Condition {                     // The x86 condition codes used for conditional jumps/moves.
 495     zero          = 0x4,
 496     notZero       = 0x5,
 497     equal         = 0x4,
 498     notEqual      = 0x5,
 499     less          = 0xc,
 500     lessEqual     = 0xe,
 501     greater       = 0xf,
 502     greaterEqual  = 0xd,
 503     below         = 0x2,
 504     belowEqual    = 0x6,
 505     above         = 0x7,
 506     aboveEqual    = 0x3,
 507     overflow      = 0x0,
 508     noOverflow    = 0x1,
 509     carrySet      = 0x2,
 510     carryClear    = 0x3,
 511     negative      = 0x8,
 512     positive      = 0x9,
 513     parity        = 0xa,
 514     noParity      = 0xb
 515   };
 516 
 517   enum Prefix {
 518     // segment overrides
 519     CS_segment = 0x2e,
 520     SS_segment = 0x36,
 521     DS_segment = 0x3e,
 522     ES_segment = 0x26,
 523     FS_segment = 0x64,
 524     GS_segment = 0x65,
 525 
 526     REX        = 0x40,
 527 
 528     REX_B      = 0x41,
 529     REX_X      = 0x42,
 530     REX_XB     = 0x43,
 531     REX_R      = 0x44,
 532     REX_RB     = 0x45,
 533     REX_RX     = 0x46,
 534     REX_RXB    = 0x47,
 535 
 536     REX_W      = 0x48,
 537 
 538     REX_WB     = 0x49,
 539     REX_WX     = 0x4A,
 540     REX_WXB    = 0x4B,
 541     REX_WR     = 0x4C,
 542     REX_WRB    = 0x4D,
 543     REX_WRX    = 0x4E,
 544     REX_WRXB   = 0x4F,
 545 
 546     VEX_3bytes = 0xC4,
 547     VEX_2bytes = 0xC5,
 548     EVEX_4bytes = 0x62,
 549     Prefix_EMPTY = 0x0
 550   };
 551 
 552   enum VexPrefix {
 553     VEX_B = 0x20,
 554     VEX_X = 0x40,
 555     VEX_R = 0x80,
 556     VEX_W = 0x80
 557   };
 558 
 559   enum ExexPrefix {
 560     EVEX_F  = 0x04,
 561     EVEX_V  = 0x08,
 562     EVEX_Rb = 0x10,
 563     EVEX_X  = 0x40,
 564     EVEX_Z  = 0x80
 565   };
 566 
 567   enum VexSimdPrefix {
 568     VEX_SIMD_NONE = 0x0,
 569     VEX_SIMD_66   = 0x1,
 570     VEX_SIMD_F3   = 0x2,
 571     VEX_SIMD_F2   = 0x3
 572   };
 573 
 574   enum VexOpcode {
 575     VEX_OPCODE_NONE  = 0x0,
 576     VEX_OPCODE_0F    = 0x1,
 577     VEX_OPCODE_0F_38 = 0x2,
 578     VEX_OPCODE_0F_3A = 0x3,
 579     VEX_OPCODE_MASK  = 0x1F
 580   };
 581 
 582   enum AvxVectorLen {
 583     AVX_128bit = 0x0,
 584     AVX_256bit = 0x1,
 585     AVX_512bit = 0x2,
 586     AVX_NoVec  = 0x4
 587   };
 588 
 589   enum EvexTupleType {
 590     EVEX_FV   = 0,
 591     EVEX_HV   = 4,
 592     EVEX_FVM  = 6,
 593     EVEX_T1S  = 7,
 594     EVEX_T1F  = 11,
 595     EVEX_T2   = 13,
 596     EVEX_T4   = 15,
 597     EVEX_T8   = 17,
 598     EVEX_HVM  = 18,
 599     EVEX_QVM  = 19,
 600     EVEX_OVM  = 20,
 601     EVEX_M128 = 21,
 602     EVEX_DUP  = 22,
 603     EVEX_ETUP = 23
 604   };
 605 
 606   enum EvexInputSizeInBits {
 607     EVEX_8bit  = 0,
 608     EVEX_16bit = 1,
 609     EVEX_32bit = 2,
 610     EVEX_64bit = 3,
 611     EVEX_NObit = 4
 612   };
 613 
 614   enum WhichOperand {
 615     // input to locate_operand, and format code for relocations
 616     imm_operand  = 0,            // embedded 32-bit|64-bit immediate operand
 617     disp32_operand = 1,          // embedded 32-bit displacement or address
 618     call32_operand = 2,          // embedded 32-bit self-relative displacement
 619 #ifndef _LP64
 620     _WhichOperand_limit = 3
 621 #else
 622      narrow_oop_operand = 3,     // embedded 32-bit immediate narrow oop
 623     _WhichOperand_limit = 4
 624 #endif
 625   };
 626 
 627   enum ComparisonPredicate {
 628     eq = 0,
 629     lt = 1,
 630     le = 2,
 631     _false = 3,
 632     neq = 4,
 633     nlt = 5,
 634     nle = 6,
 635     _true = 7
 636   };
 637 
 638   //---&lt;  calculate length of instruction  &gt;---
 639   // As instruction size can&#39;t be found out easily on x86/x64,
 640   // we just use &#39;4&#39; for len and maxlen.
 641   // instruction must start at passed address
 642   static unsigned int instr_len(unsigned char *instr) { return 4; }
 643 
 644   //---&lt;  longest instructions  &gt;---
 645   // Max instruction length is not specified in architecture documentation.
 646   // We could use a &quot;safe enough&quot; estimate (15), but just default to
 647   // instruction length guess from above.
 648   static unsigned int instr_maxlen() { return 4; }
 649 
 650   // NOTE: The general philopsophy of the declarations here is that 64bit versions
 651   // of instructions are freely declared without the need for wrapping them an ifdef.
 652   // (Some dangerous instructions are ifdef&#39;s out of inappropriate jvm&#39;s.)
 653   // In the .cpp file the implementations are wrapped so that they are dropped out
 654   // of the resulting jvm. This is done mostly to keep the footprint of MINIMAL
 655   // to the size it was prior to merging up the 32bit and 64bit assemblers.
 656   //
 657   // This does mean you&#39;ll get a linker/runtime error if you use a 64bit only instruction
 658   // in a 32bit vm. This is somewhat unfortunate but keeps the ifdef noise down.
 659 
 660 private:
 661 
 662   bool _legacy_mode_bw;
 663   bool _legacy_mode_dq;
 664   bool _legacy_mode_vl;
 665   bool _legacy_mode_vlbw;
 666   NOT_LP64(bool _is_managed;)
 667 
 668   class InstructionAttr *_attributes;
 669 
 670   // 64bit prefixes
 671   void prefix(Register reg);
 672   void prefix(Register dst, Register src, Prefix p);
 673   void prefix(Register dst, Address adr, Prefix p);
 674 
 675   void prefix(Address adr);
 676   void prefix(Address adr, Register reg,  bool byteinst = false);
 677   void prefix(Address adr, XMMRegister reg);
 678 
 679   int prefix_and_encode(int reg_enc, bool byteinst = false);
 680   int prefix_and_encode(int dst_enc, int src_enc) {
 681     return prefix_and_encode(dst_enc, false, src_enc, false);
 682   }
 683   int prefix_and_encode(int dst_enc, bool dst_is_byte, int src_enc, bool src_is_byte);
 684 
 685   // Some prefixq variants always emit exactly one prefix byte, so besides a
 686   // prefix-emitting method we provide a method to get the prefix byte to emit,
 687   // which can then be folded into a byte stream.
 688   int8_t get_prefixq(Address adr);
 689   int8_t get_prefixq(Address adr, Register reg);
 690 
 691   void prefixq(Address adr);
 692   void prefixq(Address adr, Register reg);
 693   void prefixq(Address adr, XMMRegister reg);
 694 
 695   int prefixq_and_encode(int reg_enc);
 696   int prefixq_and_encode(int dst_enc, int src_enc);
 697 
 698   void rex_prefix(Address adr, XMMRegister xreg,
 699                   VexSimdPrefix pre, VexOpcode opc, bool rex_w);
 700   int  rex_prefix_and_encode(int dst_enc, int src_enc,
 701                              VexSimdPrefix pre, VexOpcode opc, bool rex_w);
 702 
 703   void vex_prefix(bool vex_r, bool vex_b, bool vex_x, int nds_enc, VexSimdPrefix pre, VexOpcode opc);
 704 
 705   void evex_prefix(bool vex_r, bool vex_b, bool vex_x, bool evex_r, bool evex_v,
 706                    int nds_enc, VexSimdPrefix pre, VexOpcode opc);
 707 
 708   void vex_prefix(Address adr, int nds_enc, int xreg_enc,
 709                   VexSimdPrefix pre, VexOpcode opc,
 710                   InstructionAttr *attributes);
 711 
 712   int  vex_prefix_and_encode(int dst_enc, int nds_enc, int src_enc,
 713                              VexSimdPrefix pre, VexOpcode opc,
 714                              InstructionAttr *attributes);
 715 
 716   void simd_prefix(XMMRegister xreg, XMMRegister nds, Address adr, VexSimdPrefix pre,
 717                    VexOpcode opc, InstructionAttr *attributes);
 718 
 719   int simd_prefix_and_encode(XMMRegister dst, XMMRegister nds, XMMRegister src, VexSimdPrefix pre,
 720                              VexOpcode opc, InstructionAttr *attributes);
 721 
 722   // Helper functions for groups of instructions
 723   void emit_arith_b(int op1, int op2, Register dst, int imm8);
 724 
 725   void emit_arith(int op1, int op2, Register dst, int32_t imm32);
 726   // Force generation of a 4 byte immediate value even if it fits into 8bit
 727   void emit_arith_imm32(int op1, int op2, Register dst, int32_t imm32);
 728   void emit_arith(int op1, int op2, Register dst, Register src);
 729 
 730   bool emit_compressed_disp_byte(int &amp;disp);
 731 
 732   void emit_operand(Register reg,
 733                     Register base, Register index, Address::ScaleFactor scale,
 734                     int disp,
 735                     RelocationHolder const&amp; rspec,
 736                     int rip_relative_correction = 0);
 737 
 738   void emit_operand(XMMRegister reg, Register base, XMMRegister index,
 739                     Address::ScaleFactor scale,
 740                     int disp, RelocationHolder const&amp; rspec);
 741 
 742   void emit_operand(Register reg, Address adr, int rip_relative_correction = 0);
 743 
 744   // operands that only take the original 32bit registers
 745   void emit_operand32(Register reg, Address adr);
 746 
 747   void emit_operand(XMMRegister reg,
 748                     Register base, Register index, Address::ScaleFactor scale,
 749                     int disp,
 750                     RelocationHolder const&amp; rspec);
 751 
 752   void emit_operand(XMMRegister reg, Address adr);
 753 
 754   void emit_operand(MMXRegister reg, Address adr);
 755 
 756   // workaround gcc (3.2.1-7) bug
 757   void emit_operand(Address adr, MMXRegister reg);
 758 
 759 
 760   // Immediate-to-memory forms
 761   void emit_arith_operand(int op1, Register rm, Address adr, int32_t imm32);
 762 
 763   void emit_farith(int b1, int b2, int i);
 764 
 765 
 766  protected:
 767   #ifdef ASSERT
 768   void check_relocation(RelocationHolder const&amp; rspec, int format);
 769   #endif
 770 
 771   void emit_data(jint data, relocInfo::relocType    rtype, int format);
 772   void emit_data(jint data, RelocationHolder const&amp; rspec, int format);
 773   void emit_data64(jlong data, relocInfo::relocType rtype, int format = 0);
 774   void emit_data64(jlong data, RelocationHolder const&amp; rspec, int format = 0);
 775 
 776   bool reachable(AddressLiteral adr) NOT_LP64({ return true;});
 777 
 778   // These are all easily abused and hence protected
 779 
 780   // 32BIT ONLY SECTION
 781 #ifndef _LP64
 782   // Make these disappear in 64bit mode since they would never be correct
 783   void cmp_literal32(Register src1, int32_t imm32, RelocationHolder const&amp; rspec);   // 32BIT ONLY
 784   void cmp_literal32(Address src1, int32_t imm32, RelocationHolder const&amp; rspec);    // 32BIT ONLY
 785 
 786   void mov_literal32(Register dst, int32_t imm32, RelocationHolder const&amp; rspec);    // 32BIT ONLY
 787   void mov_literal32(Address dst, int32_t imm32, RelocationHolder const&amp; rspec);     // 32BIT ONLY
 788 
 789   void push_literal32(int32_t imm32, RelocationHolder const&amp; rspec);                 // 32BIT ONLY
 790 #else
 791   // 64BIT ONLY SECTION
 792   void mov_literal64(Register dst, intptr_t imm64, RelocationHolder const&amp; rspec);   // 64BIT ONLY
 793 
 794   void cmp_narrow_oop(Register src1, int32_t imm32, RelocationHolder const&amp; rspec);
 795   void cmp_narrow_oop(Address src1, int32_t imm32, RelocationHolder const&amp; rspec);
 796 
 797   void mov_narrow_oop(Register dst, int32_t imm32, RelocationHolder const&amp; rspec);
 798   void mov_narrow_oop(Address dst, int32_t imm32, RelocationHolder const&amp; rspec);
 799 #endif // _LP64
 800 
 801   // These are unique in that we are ensured by the caller that the 32bit
 802   // relative in these instructions will always be able to reach the potentially
 803   // 64bit address described by entry. Since they can take a 64bit address they
 804   // don&#39;t have the 32 suffix like the other instructions in this class.
 805 
 806   void call_literal(address entry, RelocationHolder const&amp; rspec);
 807   void jmp_literal(address entry, RelocationHolder const&amp; rspec);
 808 
 809   // Avoid using directly section
 810   // Instructions in this section are actually usable by anyone without danger
 811   // of failure but have performance issues that are addressed my enhanced
 812   // instructions which will do the proper thing base on the particular cpu.
 813   // We protect them because we don&#39;t trust you...
 814 
 815   // Don&#39;t use next inc() and dec() methods directly. INC &amp; DEC instructions
 816   // could cause a partial flag stall since they don&#39;t set CF flag.
 817   // Use MacroAssembler::decrement() &amp; MacroAssembler::increment() methods
 818   // which call inc() &amp; dec() or add() &amp; sub() in accordance with
 819   // the product flag UseIncDec value.
 820 
 821   void decl(Register dst);
 822   void decl(Address dst);
 823   void decq(Register dst);
 824   void decq(Address dst);
 825 
 826   void incl(Register dst);
 827   void incl(Address dst);
 828   void incq(Register dst);
 829   void incq(Address dst);
 830 
 831   // New cpus require use of movsd and movss to avoid partial register stall
 832   // when loading from memory. But for old Opteron use movlpd instead of movsd.
 833   // The selection is done in MacroAssembler::movdbl() and movflt().
 834 
 835   // Move Scalar Single-Precision Floating-Point Values
 836   void movss(XMMRegister dst, Address src);
 837   void movss(XMMRegister dst, XMMRegister src);
 838   void movss(Address dst, XMMRegister src);
 839 
 840   // Move Scalar Double-Precision Floating-Point Values
 841   void movsd(XMMRegister dst, Address src);
 842   void movsd(XMMRegister dst, XMMRegister src);
 843   void movsd(Address dst, XMMRegister src);
 844   void movlpd(XMMRegister dst, Address src);
 845 
 846   // New cpus require use of movaps and movapd to avoid partial register stall
 847   // when moving between registers.
 848   void movaps(XMMRegister dst, XMMRegister src);
 849   void movapd(XMMRegister dst, XMMRegister src);
 850 
 851   // End avoid using directly
 852 
 853 
 854   // Instruction prefixes
 855   void prefix(Prefix p);
 856 
 857   public:
 858 
 859   // Creation
 860   Assembler(CodeBuffer* code) : AbstractAssembler(code) {
 861     init_attributes();
 862   }
 863 
 864   // Decoding
 865   static address locate_operand(address inst, WhichOperand which);
 866   static address locate_next_instruction(address inst);
 867 
 868   // Utilities
 869   static bool is_polling_page_far() NOT_LP64({ return false;});
 870   static bool query_compressed_disp_byte(int disp, bool is_evex_inst, int vector_len,
 871                                          int cur_tuple_type, int in_size_in_bits, int cur_encoding);
 872 
 873   // Generic instructions
 874   // Does 32bit or 64bit as needed for the platform. In some sense these
 875   // belong in macro assembler but there is no need for both varieties to exist
 876 
 877   void init_attributes(void) {
 878     _legacy_mode_bw = (VM_Version::supports_avx512bw() == false);
 879     _legacy_mode_dq = (VM_Version::supports_avx512dq() == false);
 880     _legacy_mode_vl = (VM_Version::supports_avx512vl() == false);
 881     _legacy_mode_vlbw = (VM_Version::supports_avx512vlbw() == false);
 882     NOT_LP64(_is_managed = false;)
 883     _attributes = NULL;
 884   }
 885 
 886   void set_attributes(InstructionAttr *attributes) { _attributes = attributes; }
 887   void clear_attributes(void) { _attributes = NULL; }
 888 
 889   void set_managed(void) { NOT_LP64(_is_managed = true;) }
 890   void clear_managed(void) { NOT_LP64(_is_managed = false;) }
 891   bool is_managed(void) {
 892     NOT_LP64(return _is_managed;)
 893     LP64_ONLY(return false;) }
 894 
 895   void lea(Register dst, Address src);
 896 
 897   void mov(Register dst, Register src);
 898 
 899 #ifdef _LP64
 900   // support caching the result of some routines
 901 
 902   // must be called before pusha(), popa(), vzeroupper() - checked with asserts
 903   static void precompute_instructions();
 904 
 905   void pusha_uncached();
 906   void popa_uncached();
 907 #endif
 908   void vzeroupper_uncached();
 909 
 910   void pusha();
 911   void popa();
 912 
 913   void pushf();
 914   void popf();
 915 
 916   void push(int32_t imm32);
 917 
 918   void push(Register src);
 919 
 920   void pop(Register dst);
 921 
 922   // These are dummies to prevent surprise implicit conversions to Register
 923   void push(void* v);
 924   void pop(void* v);
 925 
 926   // These do register sized moves/scans
 927   void rep_mov();
 928   void rep_stos();
 929   void rep_stosb();
 930   void repne_scan();
 931 #ifdef _LP64
 932   void repne_scanl();
 933 #endif
 934 
 935   // Vanilla instructions in lexical order
 936 
 937   void adcl(Address dst, int32_t imm32);
 938   void adcl(Address dst, Register src);
 939   void adcl(Register dst, int32_t imm32);
 940   void adcl(Register dst, Address src);
 941   void adcl(Register dst, Register src);
 942 
 943   void adcq(Register dst, int32_t imm32);
 944   void adcq(Register dst, Address src);
 945   void adcq(Register dst, Register src);
 946 
 947   void addb(Address dst, int imm8);
 948   void addw(Address dst, int imm16);
 949 
 950   void addl(Address dst, int32_t imm32);
 951   void addl(Address dst, Register src);
 952   void addl(Register dst, int32_t imm32);
 953   void addl(Register dst, Address src);
 954   void addl(Register dst, Register src);
 955 
 956   void addq(Address dst, int32_t imm32);
 957   void addq(Address dst, Register src);
 958   void addq(Register dst, int32_t imm32);
 959   void addq(Register dst, Address src);
 960   void addq(Register dst, Register src);
 961 
 962 #ifdef _LP64
 963  //Add Unsigned Integers with Carry Flag
 964   void adcxq(Register dst, Register src);
 965 
 966  //Add Unsigned Integers with Overflow Flag
 967   void adoxq(Register dst, Register src);
 968 #endif
 969 
 970   void addr_nop_4();
 971   void addr_nop_5();
 972   void addr_nop_7();
 973   void addr_nop_8();
 974 
 975   // Add Scalar Double-Precision Floating-Point Values
 976   void addsd(XMMRegister dst, Address src);
 977   void addsd(XMMRegister dst, XMMRegister src);
 978 
 979   // Add Scalar Single-Precision Floating-Point Values
 980   void addss(XMMRegister dst, Address src);
 981   void addss(XMMRegister dst, XMMRegister src);
 982 
 983   // AES instructions
 984   void aesdec(XMMRegister dst, Address src);
 985   void aesdec(XMMRegister dst, XMMRegister src);
 986   void aesdeclast(XMMRegister dst, Address src);
 987   void aesdeclast(XMMRegister dst, XMMRegister src);
 988   void aesenc(XMMRegister dst, Address src);
 989   void aesenc(XMMRegister dst, XMMRegister src);
 990   void aesenclast(XMMRegister dst, Address src);
 991   void aesenclast(XMMRegister dst, XMMRegister src);
 992   // Vector AES instructions
 993   void vaesenc(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 994   void vaesenclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 995   void vaesdec(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 996   void vaesdeclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 997 
 998   void andl(Address  dst, int32_t imm32);
 999   void andl(Register dst, int32_t imm32);
1000   void andl(Register dst, Address src);
1001   void andl(Register dst, Register src);
1002 
1003   void andq(Address  dst, int32_t imm32);
1004   void andq(Register dst, int32_t imm32);
1005   void andq(Register dst, Address src);
1006   void andq(Register dst, Register src);
1007 
1008   // BMI instructions
1009   void andnl(Register dst, Register src1, Register src2);
1010   void andnl(Register dst, Register src1, Address src2);
1011   void andnq(Register dst, Register src1, Register src2);
1012   void andnq(Register dst, Register src1, Address src2);
1013 
1014   void blsil(Register dst, Register src);
1015   void blsil(Register dst, Address src);
1016   void blsiq(Register dst, Register src);
1017   void blsiq(Register dst, Address src);
1018 
1019   void blsmskl(Register dst, Register src);
1020   void blsmskl(Register dst, Address src);
1021   void blsmskq(Register dst, Register src);
1022   void blsmskq(Register dst, Address src);
1023 
1024   void blsrl(Register dst, Register src);
1025   void blsrl(Register dst, Address src);
1026   void blsrq(Register dst, Register src);
1027   void blsrq(Register dst, Address src);
1028 
1029   void bsfl(Register dst, Register src);
1030   void bsrl(Register dst, Register src);
1031 
1032 #ifdef _LP64
1033   void bsfq(Register dst, Register src);
1034   void bsrq(Register dst, Register src);
1035 #endif
1036 
1037   void bswapl(Register reg);
1038 
1039   void bswapq(Register reg);
1040 
1041   void call(Label&amp; L, relocInfo::relocType rtype);
1042   void call(Register reg);  // push pc; pc &lt;- reg
1043   void call(Address adr);   // push pc; pc &lt;- adr
1044 
1045   void cdql();
1046 
1047   void cdqq();
1048 
1049   void cld();
1050 
1051   void clflush(Address adr);
1052   void clflushopt(Address adr);
1053   void clwb(Address adr);
1054 
1055   void cmovl(Condition cc, Register dst, Register src);
1056   void cmovl(Condition cc, Register dst, Address src);
1057 
1058   void cmovq(Condition cc, Register dst, Register src);
1059   void cmovq(Condition cc, Register dst, Address src);
1060 
1061 
1062   void cmpb(Address dst, int imm8);
1063 
1064   void cmpl(Address dst, int32_t imm32);
1065 
1066   void cmpl(Register dst, int32_t imm32);
1067   void cmpl(Register dst, Register src);
1068   void cmpl(Register dst, Address src);
1069 
1070   void cmpq(Address dst, int32_t imm32);
1071   void cmpq(Address dst, Register src);
1072 
1073   void cmpq(Register dst, int32_t imm32);
1074   void cmpq(Register dst, Register src);
1075   void cmpq(Register dst, Address src);
1076 
1077   // these are dummies used to catch attempting to convert NULL to Register
1078   void cmpl(Register dst, void* junk); // dummy
1079   void cmpq(Register dst, void* junk); // dummy
1080 
1081   void cmpw(Address dst, int imm16);
1082 
1083   void cmpxchg8 (Address adr);
1084 
1085   void cmpxchgb(Register reg, Address adr);
1086   void cmpxchgl(Register reg, Address adr);
1087 
1088   void cmpxchgq(Register reg, Address adr);
1089 
1090   // Ordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS
1091   void comisd(XMMRegister dst, Address src);
1092   void comisd(XMMRegister dst, XMMRegister src);
1093 
1094   // Ordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS
1095   void comiss(XMMRegister dst, Address src);
1096   void comiss(XMMRegister dst, XMMRegister src);
1097 
1098   // Identify processor type and features
1099   void cpuid();
1100 
1101   // CRC32C
1102   void crc32(Register crc, Register v, int8_t sizeInBytes);
1103   void crc32(Register crc, Address adr, int8_t sizeInBytes);
1104 
1105   // Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value
1106   void cvtsd2ss(XMMRegister dst, XMMRegister src);
1107   void cvtsd2ss(XMMRegister dst, Address src);
1108 
1109   // Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value
1110   void cvtsi2sdl(XMMRegister dst, Register src);
1111   void cvtsi2sdl(XMMRegister dst, Address src);
1112   void cvtsi2sdq(XMMRegister dst, Register src);
1113   void cvtsi2sdq(XMMRegister dst, Address src);
1114 
1115   // Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value
1116   void cvtsi2ssl(XMMRegister dst, Register src);
1117   void cvtsi2ssl(XMMRegister dst, Address src);
1118   void cvtsi2ssq(XMMRegister dst, Register src);
1119   void cvtsi2ssq(XMMRegister dst, Address src);
1120 
1121   // Convert Packed Signed Doubleword Integers to Packed Double-Precision Floating-Point Value
1122   void cvtdq2pd(XMMRegister dst, XMMRegister src);
1123 
1124   // Convert Packed Signed Doubleword Integers to Packed Single-Precision Floating-Point Value
1125   void cvtdq2ps(XMMRegister dst, XMMRegister src);
1126 
1127   // Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value
1128   void cvtss2sd(XMMRegister dst, XMMRegister src);
1129   void cvtss2sd(XMMRegister dst, Address src);
1130 
1131   // Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer
1132   void cvttsd2sil(Register dst, Address src);
1133   void cvttsd2sil(Register dst, XMMRegister src);
1134   void cvttsd2siq(Register dst, Address src);
1135   void cvttsd2siq(Register dst, XMMRegister src);
1136 
1137   // Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer
1138   void cvttss2sil(Register dst, XMMRegister src);
1139   void cvttss2siq(Register dst, XMMRegister src);
1140 
1141   void cvttpd2dq(XMMRegister dst, XMMRegister src);
1142 
1143   //Abs of packed Integer values
1144   void pabsb(XMMRegister dst, XMMRegister src);
1145   void pabsw(XMMRegister dst, XMMRegister src);
1146   void pabsd(XMMRegister dst, XMMRegister src);
1147   void vpabsb(XMMRegister dst, XMMRegister src, int vector_len);
1148   void vpabsw(XMMRegister dst, XMMRegister src, int vector_len);
1149   void vpabsd(XMMRegister dst, XMMRegister src, int vector_len);
1150   void evpabsq(XMMRegister dst, XMMRegister src, int vector_len);
1151 
1152   // Divide Scalar Double-Precision Floating-Point Values
1153   void divsd(XMMRegister dst, Address src);
1154   void divsd(XMMRegister dst, XMMRegister src);
1155 
1156   // Divide Scalar Single-Precision Floating-Point Values
1157   void divss(XMMRegister dst, Address src);
1158   void divss(XMMRegister dst, XMMRegister src);
1159 
1160   void emms();
1161 
1162 #ifndef _LP64
1163   void fabs();
1164 
1165   void fadd(int i);
1166 
1167   void fadd_d(Address src);
1168   void fadd_s(Address src);
1169 
1170   // &quot;Alternate&quot; versions of x87 instructions place result down in FPU
1171   // stack instead of on TOS
1172 
1173   void fadda(int i); // &quot;alternate&quot; fadd
1174   void faddp(int i = 1);
1175 
1176   void fchs();
1177 
1178   void fcom(int i);
1179 
1180   void fcomp(int i = 1);
1181   void fcomp_d(Address src);
1182   void fcomp_s(Address src);
1183 
1184   void fcompp();
1185 
1186   void fcos();
1187 
1188   void fdecstp();
1189 
1190   void fdiv(int i);
1191   void fdiv_d(Address src);
1192   void fdivr_s(Address src);
1193   void fdiva(int i);  // &quot;alternate&quot; fdiv
1194   void fdivp(int i = 1);
1195 
1196   void fdivr(int i);
1197   void fdivr_d(Address src);
1198   void fdiv_s(Address src);
1199 
1200   void fdivra(int i); // &quot;alternate&quot; reversed fdiv
1201 
1202   void fdivrp(int i = 1);
1203 
1204   void ffree(int i = 0);
1205 
1206   void fild_d(Address adr);
1207   void fild_s(Address adr);
1208 
1209   void fincstp();
1210 
1211   void finit();
1212 
1213   void fist_s (Address adr);
1214   void fistp_d(Address adr);
1215   void fistp_s(Address adr);
1216 
1217   void fld1();
1218 
1219   void fld_d(Address adr);
1220   void fld_s(Address adr);
1221   void fld_s(int index);
1222 
1223   void fldcw(Address src);
1224 
1225   void fldenv(Address src);
1226 
1227   void fldlg2();
1228 
1229   void fldln2();
1230 
1231   void fldz();
1232 
1233   void flog();
1234   void flog10();
1235 
1236   void fmul(int i);
1237 
1238   void fmul_d(Address src);
1239   void fmul_s(Address src);
1240 
1241   void fmula(int i);  // &quot;alternate&quot; fmul
1242 
1243   void fmulp(int i = 1);
1244 
1245   void fnsave(Address dst);
1246 
1247   void fnstcw(Address src);
1248 
1249   void fnstsw_ax();
1250 
1251   void fprem();
1252   void fprem1();
1253 
1254   void frstor(Address src);
1255 
1256   void fsin();
1257 
1258   void fsqrt();
1259 
1260   void fst_d(Address adr);
1261   void fst_s(Address adr);
1262 
1263   void fstp_d(Address adr);
1264   void fstp_d(int index);
1265   void fstp_s(Address adr);
1266 
1267   void fsub(int i);
1268   void fsub_d(Address src);
1269   void fsub_s(Address src);
1270 
1271   void fsuba(int i);  // &quot;alternate&quot; fsub
1272 
1273   void fsubp(int i = 1);
1274 
1275   void fsubr(int i);
1276   void fsubr_d(Address src);
1277   void fsubr_s(Address src);
1278 
1279   void fsubra(int i); // &quot;alternate&quot; reversed fsub
1280 
1281   void fsubrp(int i = 1);
1282 
1283   void ftan();
1284 
1285   void ftst();
1286 
1287   void fucomi(int i = 1);
1288   void fucomip(int i = 1);
1289 
1290   void fwait();
1291 
1292   void fxch(int i = 1);
1293 
1294   void fyl2x();
1295   void frndint();
1296   void f2xm1();
1297   void fldl2e();
1298 #endif // !_LP64
1299 
1300   void fld_x(Address adr);  // extended-precision (80-bit) format
1301   void fstp_x(Address adr); // extended-precision (80-bit) format
1302   void fxrstor(Address src);
1303   void xrstor(Address src);
1304 
1305   void fxsave(Address dst);
1306   void xsave(Address dst);
1307 
1308   void hlt();
1309 
1310   void idivl(Register src);
1311   void divl(Register src); // Unsigned division
1312 
1313 #ifdef _LP64
1314   void idivq(Register src);
1315 #endif
1316 
1317   void imull(Register src);
1318   void imull(Register dst, Register src);
1319   void imull(Register dst, Register src, int value);
1320   void imull(Register dst, Address src);
1321 
1322 #ifdef _LP64
1323   void imulq(Register dst, Register src);
1324   void imulq(Register dst, Register src, int value);
1325   void imulq(Register dst, Address src);
1326 #endif
1327 
1328   // jcc is the generic conditional branch generator to run-
1329   // time routines, jcc is used for branches to labels. jcc
1330   // takes a branch opcode (cc) and a label (L) and generates
1331   // either a backward branch or a forward branch and links it
1332   // to the label fixup chain. Usage:
1333   //
1334   // Label L;      // unbound label
1335   // jcc(cc, L);   // forward branch to unbound label
1336   // bind(L);      // bind label to the current pc
1337   // jcc(cc, L);   // backward branch to bound label
1338   // bind(L);      // illegal: a label may be bound only once
1339   //
1340   // Note: The same Label can be used for forward and backward branches
1341   // but it may be bound only once.
1342 
1343   void jcc(Condition cc, Label&amp; L, bool maybe_short = true);
1344 
1345   // Conditional jump to a 8-bit offset to L.
1346   // WARNING: be very careful using this for forward jumps.  If the label is
1347   // not bound within an 8-bit offset of this instruction, a run-time error
1348   // will occur.
1349 
1350   // Use macro to record file and line number.
1351   #define jccb(cc, L) jccb_0(cc, L, __FILE__, __LINE__)
1352 
1353   void jccb_0(Condition cc, Label&amp; L, const char* file, int line);
1354 
1355   void jmp(Address entry);    // pc &lt;- entry
1356 
1357   // Label operations &amp; relative jumps (PPUM Appendix D)
1358   void jmp(Label&amp; L, bool maybe_short = true);   // unconditional jump to L
1359 
1360   void jmp(Register entry); // pc &lt;- entry
1361 
1362   // Unconditional 8-bit offset jump to L.
1363   // WARNING: be very careful using this for forward jumps.  If the label is
1364   // not bound within an 8-bit offset of this instruction, a run-time error
1365   // will occur.
1366 
1367   // Use macro to record file and line number.
1368   #define jmpb(L) jmpb_0(L, __FILE__, __LINE__)
1369 
1370   void jmpb_0(Label&amp; L, const char* file, int line);
1371 
1372   void ldmxcsr( Address src );
1373 
1374   void leal(Register dst, Address src);
1375 
1376   void leaq(Register dst, Address src);
1377 
1378   void lfence();
1379 
1380   void lock();
1381 
1382   void lzcntl(Register dst, Register src);
1383 
1384 #ifdef _LP64
1385   void lzcntq(Register dst, Register src);
1386 #endif
1387 
1388   enum Membar_mask_bits {
1389     StoreStore = 1 &lt;&lt; 3,
1390     LoadStore  = 1 &lt;&lt; 2,
1391     StoreLoad  = 1 &lt;&lt; 1,
1392     LoadLoad   = 1 &lt;&lt; 0
1393   };
1394 
1395   // Serializes memory and blows flags
1396   void membar(Membar_mask_bits order_constraint) {
1397     // We only have to handle StoreLoad
1398     if (order_constraint &amp; StoreLoad) {
1399       // All usable chips support &quot;locked&quot; instructions which suffice
1400       // as barriers, and are much faster than the alternative of
1401       // using cpuid instruction. We use here a locked add [esp-C],0.
1402       // This is conveniently otherwise a no-op except for blowing
1403       // flags, and introducing a false dependency on target memory
1404       // location. We can&#39;t do anything with flags, but we can avoid
1405       // memory dependencies in the current method by locked-adding
1406       // somewhere else on the stack. Doing [esp+C] will collide with
1407       // something on stack in current method, hence we go for [esp-C].
1408       // It is convenient since it is almost always in data cache, for
1409       // any small C.  We need to step back from SP to avoid data
1410       // dependencies with other things on below SP (callee-saves, for
1411       // example). Without a clear way to figure out the minimal safe
1412       // distance from SP, it makes sense to step back the complete
1413       // cache line, as this will also avoid possible second-order effects
1414       // with locked ops against the cache line. Our choice of offset
1415       // is bounded by x86 operand encoding, which should stay within
1416       // [-128; +127] to have the 8-byte displacement encoding.
1417       //
1418       // Any change to this code may need to revisit other places in
1419       // the code where this idiom is used, in particular the
1420       // orderAccess code.
1421 
1422       int offset = -VM_Version::L1_line_size();
1423       if (offset &lt; -128) {
1424         offset = -128;
1425       }
1426 
1427       lock();
1428       addl(Address(rsp, offset), 0);// Assert the lock# signal here
1429     }
1430   }
1431 
1432   void mfence();
1433   void sfence();
1434 
1435   // Moves
1436 
1437   void mov64(Register dst, int64_t imm64);
1438 
1439   void movb(Address dst, Register src);
1440   void movb(Address dst, int imm8);
1441   void movb(Register dst, Address src);
1442 
1443   void movddup(XMMRegister dst, XMMRegister src);
1444 
1445   void kmovbl(KRegister dst, Register src);
1446   void kmovbl(Register dst, KRegister src);
1447   void kmovwl(KRegister dst, Register src);
1448   void kmovwl(KRegister dst, Address src);
1449   void kmovwl(Register dst, KRegister src);
1450   void kmovdl(KRegister dst, Register src);
1451   void kmovdl(Register dst, KRegister src);
1452   void kmovql(KRegister dst, KRegister src);
1453   void kmovql(Address dst, KRegister src);
1454   void kmovql(KRegister dst, Address src);
1455   void kmovql(KRegister dst, Register src);
1456   void kmovql(Register dst, KRegister src);
1457 
1458   void knotwl(KRegister dst, KRegister src);
1459 
1460   void kortestbl(KRegister dst, KRegister src);
1461   void kortestwl(KRegister dst, KRegister src);
1462   void kortestdl(KRegister dst, KRegister src);
1463   void kortestql(KRegister dst, KRegister src);
1464 
1465   void ktestq(KRegister src1, KRegister src2);
1466   void ktestd(KRegister src1, KRegister src2);
1467 
1468   void ktestql(KRegister dst, KRegister src);
1469 
1470   void movdl(XMMRegister dst, Register src);
1471   void movdl(Register dst, XMMRegister src);
1472   void movdl(XMMRegister dst, Address src);
1473   void movdl(Address dst, XMMRegister src);
1474 
1475   // Move Double Quadword
1476   void movdq(XMMRegister dst, Register src);
1477   void movdq(Register dst, XMMRegister src);
1478 
1479   // Move Aligned Double Quadword
1480   void movdqa(XMMRegister dst, XMMRegister src);
1481   void movdqa(XMMRegister dst, Address src);
1482 
1483   // Move Unaligned Double Quadword
1484   void movdqu(Address     dst, XMMRegister src);
1485   void movdqu(XMMRegister dst, Address src);
1486   void movdqu(XMMRegister dst, XMMRegister src);
1487 
1488   // Move Unaligned 256bit Vector
1489   void vmovdqu(Address dst, XMMRegister src);
1490   void vmovdqu(XMMRegister dst, Address src);
1491   void vmovdqu(XMMRegister dst, XMMRegister src);
1492 
1493    // Move Unaligned 512bit Vector
1494   void evmovdqub(Address dst, XMMRegister src, int vector_len);
1495   void evmovdqub(XMMRegister dst, Address src, int vector_len);
1496   void evmovdqub(XMMRegister dst, XMMRegister src, int vector_len);
1497   void evmovdqub(XMMRegister dst, KRegister mask, Address src, int vector_len);
1498   void evmovdquw(Address dst, XMMRegister src, int vector_len);
1499   void evmovdquw(Address dst, KRegister mask, XMMRegister src, int vector_len);
1500   void evmovdquw(XMMRegister dst, Address src, int vector_len);
1501   void evmovdquw(XMMRegister dst, KRegister mask, Address src, int vector_len);
1502   void evmovdqul(Address dst, XMMRegister src, int vector_len);
1503   void evmovdqul(XMMRegister dst, Address src, int vector_len);
1504   void evmovdqul(XMMRegister dst, XMMRegister src, int vector_len);
1505   void evmovdquq(Address dst, XMMRegister src, int vector_len);
1506   void evmovdquq(XMMRegister dst, Address src, int vector_len);
1507   void evmovdquq(XMMRegister dst, XMMRegister src, int vector_len);
1508 
1509   // Move lower 64bit to high 64bit in 128bit register
1510   void movlhps(XMMRegister dst, XMMRegister src);
1511 
1512   void movl(Register dst, int32_t imm32);
1513   void movl(Address dst, int32_t imm32);
1514   void movl(Register dst, Register src);
1515   void movl(Register dst, Address src);
1516   void movl(Address dst, Register src);
1517 
1518   // These dummies prevent using movl from converting a zero (like NULL) into Register
1519   // by giving the compiler two choices it can&#39;t resolve
1520 
1521   void movl(Address  dst, void* junk);
1522   void movl(Register dst, void* junk);
1523 
1524 #ifdef _LP64
1525   void movq(Register dst, Register src);
1526   void movq(Register dst, Address src);
1527   void movq(Address  dst, Register src);
1528 #endif
1529 
1530   void movq(Address     dst, MMXRegister src );
1531   void movq(MMXRegister dst, Address src );
1532 
1533 #ifdef _LP64
1534   // These dummies prevent using movq from converting a zero (like NULL) into Register
1535   // by giving the compiler two choices it can&#39;t resolve
1536 
1537   void movq(Address  dst, void* dummy);
1538   void movq(Register dst, void* dummy);
1539 #endif
1540 
1541   // Move Quadword
1542   void movq(Address     dst, XMMRegister src);
1543   void movq(XMMRegister dst, Address src);
1544 
1545   void movsbl(Register dst, Address src);
1546   void movsbl(Register dst, Register src);
1547 
1548 #ifdef _LP64
1549   void movsbq(Register dst, Address src);
1550   void movsbq(Register dst, Register src);
1551 
1552   // Move signed 32bit immediate to 64bit extending sign
1553   void movslq(Address  dst, int32_t imm64);
1554   void movslq(Register dst, int32_t imm64);
1555 
1556   void movslq(Register dst, Address src);
1557   void movslq(Register dst, Register src);
1558   void movslq(Register dst, void* src); // Dummy declaration to cause NULL to be ambiguous
1559 #endif
1560 
1561   void movswl(Register dst, Address src);
1562   void movswl(Register dst, Register src);
1563 
1564 #ifdef _LP64
1565   void movswq(Register dst, Address src);
1566   void movswq(Register dst, Register src);
1567 #endif
1568 
1569   void movw(Address dst, int imm16);
1570   void movw(Register dst, Address src);
1571   void movw(Address dst, Register src);
1572 
1573   void movzbl(Register dst, Address src);
1574   void movzbl(Register dst, Register src);
1575 
1576 #ifdef _LP64
1577   void movzbq(Register dst, Address src);
1578   void movzbq(Register dst, Register src);
1579 #endif
1580 
1581   void movzwl(Register dst, Address src);
1582   void movzwl(Register dst, Register src);
1583 
1584 #ifdef _LP64
1585   void movzwq(Register dst, Address src);
1586   void movzwq(Register dst, Register src);
1587 #endif
1588 
1589   // Unsigned multiply with RAX destination register
1590   void mull(Address src);
1591   void mull(Register src);
1592 
1593 #ifdef _LP64
1594   void mulq(Address src);
1595   void mulq(Register src);
1596   void mulxq(Register dst1, Register dst2, Register src);
1597 #endif
1598 
1599   // Multiply Scalar Double-Precision Floating-Point Values
1600   void mulsd(XMMRegister dst, Address src);
1601   void mulsd(XMMRegister dst, XMMRegister src);
1602 
1603   // Multiply Scalar Single-Precision Floating-Point Values
1604   void mulss(XMMRegister dst, Address src);
1605   void mulss(XMMRegister dst, XMMRegister src);
1606 
1607   void negl(Register dst);
1608 
1609 #ifdef _LP64
1610   void negq(Register dst);
1611 #endif
1612 
1613   void nop(int i = 1);
1614 
1615   void notl(Register dst);
1616 
1617 #ifdef _LP64
1618   void notq(Register dst);
1619 
1620   void btsq(Address dst, int imm8);
1621   void btrq(Address dst, int imm8);
1622 #endif
1623 
1624   void orl(Address dst, int32_t imm32);
1625   void orl(Register dst, int32_t imm32);
1626   void orl(Register dst, Address src);
1627   void orl(Register dst, Register src);
1628   void orl(Address dst, Register src);
1629 
1630   void orb(Address dst, int imm8);
1631 
1632   void orq(Address dst, int32_t imm32);
1633   void orq(Register dst, int32_t imm32);
1634   void orq(Register dst, Address src);
1635   void orq(Register dst, Register src);
1636 
1637   // Pack with unsigned saturation
1638   void packuswb(XMMRegister dst, XMMRegister src);
1639   void packuswb(XMMRegister dst, Address src);
1640   void vpackuswb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1641 
1642   // Pemutation of 64bit words
1643   void vpermq(XMMRegister dst, XMMRegister src, int imm8, int vector_len);
1644   void vpermq(XMMRegister dst, XMMRegister src, int imm8);
1645   void vpermq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1646   void vperm2i128(XMMRegister dst,  XMMRegister nds, XMMRegister src, int imm8);
1647   void vperm2f128(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8);
1648   void evpermi2q(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1649 
1650   void pause();
1651 
1652   // Undefined Instruction
1653   void ud2();
1654 
1655   // SSE4.2 string instructions
1656   void pcmpestri(XMMRegister xmm1, XMMRegister xmm2, int imm8);
1657   void pcmpestri(XMMRegister xmm1, Address src, int imm8);
1658 
1659   void pcmpeqb(XMMRegister dst, XMMRegister src);
1660   void vpcmpeqb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1661   void evpcmpeqb(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1662   void evpcmpeqb(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1663   void evpcmpeqb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len);
1664 
1665   void evpcmpgtb(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1666   void evpcmpgtb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len);
1667 
1668   void evpcmpuw(KRegister kdst, XMMRegister nds, XMMRegister src, ComparisonPredicate vcc, int vector_len);
1669   void evpcmpuw(KRegister kdst, KRegister mask, XMMRegister nds, XMMRegister src, ComparisonPredicate of, int vector_len);
1670   void evpcmpuw(KRegister kdst, XMMRegister nds, Address src, ComparisonPredicate vcc, int vector_len);
1671 
1672   void pcmpeqw(XMMRegister dst, XMMRegister src);
1673   void vpcmpeqw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1674   void evpcmpeqw(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1675   void evpcmpeqw(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1676 
1677   void pcmpeqd(XMMRegister dst, XMMRegister src);
1678   void vpcmpeqd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1679   void evpcmpeqd(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1680   void evpcmpeqd(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1681 
1682   void pcmpeqq(XMMRegister dst, XMMRegister src);
1683   void vpcmpeqq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1684   void evpcmpeqq(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1685   void evpcmpeqq(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1686 
1687   void pmovmskb(Register dst, XMMRegister src);
1688   void vpmovmskb(Register dst, XMMRegister src);
1689 
1690   // SSE 4.1 extract
1691   void pextrd(Register dst, XMMRegister src, int imm8);
1692   void pextrq(Register dst, XMMRegister src, int imm8);
1693   void pextrd(Address dst, XMMRegister src, int imm8);
1694   void pextrq(Address dst, XMMRegister src, int imm8);
1695   void pextrb(Address dst, XMMRegister src, int imm8);
1696   // SSE 2 extract
1697   void pextrw(Register dst, XMMRegister src, int imm8);
1698   void pextrw(Address dst, XMMRegister src, int imm8);
1699 
1700   // SSE 4.1 insert
1701   void pinsrd(XMMRegister dst, Register src, int imm8);
1702   void pinsrq(XMMRegister dst, Register src, int imm8);
1703   void pinsrd(XMMRegister dst, Address src, int imm8);
1704   void pinsrq(XMMRegister dst, Address src, int imm8);
1705   void pinsrb(XMMRegister dst, Address src, int imm8);
1706   // SSE 2 insert
1707   void pinsrw(XMMRegister dst, Register src, int imm8);
1708   void pinsrw(XMMRegister dst, Address src, int imm8);
1709 
1710   // SSE4.1 packed move
1711   void pmovzxbw(XMMRegister dst, XMMRegister src);
1712   void pmovzxbw(XMMRegister dst, Address src);
1713 
1714   void vpmovzxbw( XMMRegister dst, Address src, int vector_len);
1715   void vpmovzxbw(XMMRegister dst, XMMRegister src, int vector_len);
1716   void evpmovzxbw(XMMRegister dst, KRegister mask, Address src, int vector_len);
1717 
1718   void evpmovwb(Address dst, XMMRegister src, int vector_len);
1719   void evpmovwb(Address dst, KRegister mask, XMMRegister src, int vector_len);
1720 
1721   void vpmovzxwd(XMMRegister dst, XMMRegister src, int vector_len);
1722 
1723   void evpmovdb(Address dst, XMMRegister src, int vector_len);
1724 
1725   // Sign extend moves
1726   void pmovsxbw(XMMRegister dst, XMMRegister src);
1727   void vpmovsxbw(XMMRegister dst, XMMRegister src, int vector_len);
1728 
1729   // Multiply add
1730   void pmaddwd(XMMRegister dst, XMMRegister src);
1731   void vpmaddwd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1732   // Multiply add accumulate
1733   void evpdpwssd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1734 
1735 #ifndef _LP64 // no 32bit push/pop on amd64
1736   void popl(Address dst);
1737 #endif
1738 
1739 #ifdef _LP64
1740   void popq(Address dst);
1741 #endif
1742 
1743   void popcntl(Register dst, Address src);
1744   void popcntl(Register dst, Register src);
1745 
1746   void vpopcntd(XMMRegister dst, XMMRegister src, int vector_len);
1747 
1748 #ifdef _LP64
1749   void popcntq(Register dst, Address src);
1750   void popcntq(Register dst, Register src);
1751 #endif
1752 
1753   // Prefetches (SSE, SSE2, 3DNOW only)
1754 
1755   void prefetchnta(Address src);
1756   void prefetchr(Address src);
1757   void prefetcht0(Address src);
1758   void prefetcht1(Address src);
1759   void prefetcht2(Address src);
1760   void prefetchw(Address src);
1761 
1762   // Shuffle Bytes
1763   void pshufb(XMMRegister dst, XMMRegister src);
1764   void pshufb(XMMRegister dst, Address src);
1765   void vpshufb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1766 
1767   // Shuffle Packed Doublewords
1768   void pshufd(XMMRegister dst, XMMRegister src, int mode);
1769   void pshufd(XMMRegister dst, Address src,     int mode);
1770   void vpshufd(XMMRegister dst, XMMRegister src, int mode, int vector_len);
1771 
1772   // Shuffle Packed Low Words
1773   void pshuflw(XMMRegister dst, XMMRegister src, int mode);
1774   void pshuflw(XMMRegister dst, Address src,     int mode);
1775 
1776   // Shuffle packed values at 128 bit granularity
1777   void evshufi64x2(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len);
1778 
1779   // Shift Right by bytes Logical DoubleQuadword Immediate
1780   void psrldq(XMMRegister dst, int shift);
1781   // Shift Left by bytes Logical DoubleQuadword Immediate
1782   void pslldq(XMMRegister dst, int shift);
1783 
1784   // Logical Compare 128bit
1785   void ptest(XMMRegister dst, XMMRegister src);
1786   void ptest(XMMRegister dst, Address src);
1787   // Logical Compare 256bit
1788   void vptest(XMMRegister dst, XMMRegister src);
1789   void vptest(XMMRegister dst, Address src);
1790 
1791   // Interleave Low Bytes
1792   void punpcklbw(XMMRegister dst, XMMRegister src);
1793   void punpcklbw(XMMRegister dst, Address src);
1794 
1795   // Interleave Low Doublewords
1796   void punpckldq(XMMRegister dst, XMMRegister src);
1797   void punpckldq(XMMRegister dst, Address src);
1798 
1799   // Interleave Low Quadwords
1800   void punpcklqdq(XMMRegister dst, XMMRegister src);
1801 
1802 #ifndef _LP64 // no 32bit push/pop on amd64
1803   void pushl(Address src);
1804 #endif
1805 
1806   void pushq(Address src);
1807 
1808   void rcll(Register dst, int imm8);
1809 
1810   void rclq(Register dst, int imm8);
1811 
1812   void rcrq(Register dst, int imm8);
1813 
1814   void rcpps(XMMRegister dst, XMMRegister src);
1815 
1816   void rcpss(XMMRegister dst, XMMRegister src);
1817 
1818   void rdtsc();
1819 
1820   void ret(int imm16);
1821 
1822 #ifdef _LP64
1823   void rorq(Register dst, int imm8);
1824   void rorxq(Register dst, Register src, int imm8);
1825   void rorxd(Register dst, Register src, int imm8);
1826 #endif
1827 
1828   void sahf();
1829 
1830   void sarl(Register dst, int imm8);
1831   void sarl(Register dst);
1832 
1833   void sarq(Register dst, int imm8);
1834   void sarq(Register dst);
1835 
1836   void sbbl(Address dst, int32_t imm32);
1837   void sbbl(Register dst, int32_t imm32);
1838   void sbbl(Register dst, Address src);
1839   void sbbl(Register dst, Register src);
1840 
1841   void sbbq(Address dst, int32_t imm32);
1842   void sbbq(Register dst, int32_t imm32);
1843   void sbbq(Register dst, Address src);
1844   void sbbq(Register dst, Register src);
1845 
1846   void setb(Condition cc, Register dst);
1847 
1848   void palignr(XMMRegister dst, XMMRegister src, int imm8);
1849   void vpalignr(XMMRegister dst, XMMRegister src1, XMMRegister src2, int imm8, int vector_len);
1850   void evalignq(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
1851 
1852   void pblendw(XMMRegister dst, XMMRegister src, int imm8);
1853 
1854   void sha1rnds4(XMMRegister dst, XMMRegister src, int imm8);
1855   void sha1nexte(XMMRegister dst, XMMRegister src);
1856   void sha1msg1(XMMRegister dst, XMMRegister src);
1857   void sha1msg2(XMMRegister dst, XMMRegister src);
1858   // xmm0 is implicit additional source to the following instruction.
1859   void sha256rnds2(XMMRegister dst, XMMRegister src);
1860   void sha256msg1(XMMRegister dst, XMMRegister src);
1861   void sha256msg2(XMMRegister dst, XMMRegister src);
1862 
1863   void shldl(Register dst, Register src);
1864   void shldl(Register dst, Register src, int8_t imm8);
1865   void shrdl(Register dst, Register src);
1866   void shrdl(Register dst, Register src, int8_t imm8);
1867 
1868   void shll(Register dst, int imm8);
1869   void shll(Register dst);
1870 
1871   void shlq(Register dst, int imm8);
1872   void shlq(Register dst);
1873 
1874   void shrl(Register dst, int imm8);
1875   void shrl(Register dst);
1876 
1877   void shrq(Register dst, int imm8);
1878   void shrq(Register dst);
1879 
1880   void smovl(); // QQQ generic?
1881 
1882   // Compute Square Root of Scalar Double-Precision Floating-Point Value
1883   void sqrtsd(XMMRegister dst, Address src);
1884   void sqrtsd(XMMRegister dst, XMMRegister src);
1885 
1886   void roundsd(XMMRegister dst, Address src, int32_t rmode);
1887   void roundsd(XMMRegister dst, XMMRegister src, int32_t rmode);
1888 
1889   // Compute Square Root of Scalar Single-Precision Floating-Point Value
1890   void sqrtss(XMMRegister dst, Address src);
1891   void sqrtss(XMMRegister dst, XMMRegister src);
1892 
1893   void std();
1894 
1895   void stmxcsr( Address dst );
1896 
1897   void subl(Address dst, int32_t imm32);
1898   void subl(Address dst, Register src);
1899   void subl(Register dst, int32_t imm32);
1900   void subl(Register dst, Address src);
1901   void subl(Register dst, Register src);
1902 
1903   void subq(Address dst, int32_t imm32);
1904   void subq(Address dst, Register src);
1905   void subq(Register dst, int32_t imm32);
1906   void subq(Register dst, Address src);
1907   void subq(Register dst, Register src);
1908 
1909   // Force generation of a 4 byte immediate value even if it fits into 8bit
1910   void subl_imm32(Register dst, int32_t imm32);
1911   void subq_imm32(Register dst, int32_t imm32);
1912 
1913   // Subtract Scalar Double-Precision Floating-Point Values
1914   void subsd(XMMRegister dst, Address src);
1915   void subsd(XMMRegister dst, XMMRegister src);
1916 
1917   // Subtract Scalar Single-Precision Floating-Point Values
1918   void subss(XMMRegister dst, Address src);
1919   void subss(XMMRegister dst, XMMRegister src);
1920 
1921   void testb(Register dst, int imm8);
1922   void testb(Address dst, int imm8);
1923 
1924   void testl(Register dst, int32_t imm32);
1925   void testl(Register dst, Register src);
1926   void testl(Register dst, Address src);
1927 
1928   void testq(Register dst, int32_t imm32);
1929   void testq(Register dst, Register src);
1930   void testq(Register dst, Address src);
1931 
1932   // BMI - count trailing zeros
1933   void tzcntl(Register dst, Register src);
1934   void tzcntq(Register dst, Register src);
1935 
1936   // Unordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS
1937   void ucomisd(XMMRegister dst, Address src);
1938   void ucomisd(XMMRegister dst, XMMRegister src);
1939 
1940   // Unordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS
1941   void ucomiss(XMMRegister dst, Address src);
1942   void ucomiss(XMMRegister dst, XMMRegister src);
1943 
1944   void xabort(int8_t imm8);
1945 
1946   void xaddb(Address dst, Register src);
1947   void xaddw(Address dst, Register src);
1948   void xaddl(Address dst, Register src);
1949   void xaddq(Address dst, Register src);
1950 
1951   void xbegin(Label&amp; abort, relocInfo::relocType rtype = relocInfo::none);
1952 
1953   void xchgb(Register reg, Address adr);
1954   void xchgw(Register reg, Address adr);
1955   void xchgl(Register reg, Address adr);
1956   void xchgl(Register dst, Register src);
1957 
1958   void xchgq(Register reg, Address adr);
1959   void xchgq(Register dst, Register src);
1960 
1961   void xend();
1962 
1963   // Get Value of Extended Control Register
1964   void xgetbv();
1965 
1966   void xorl(Register dst, int32_t imm32);
1967   void xorl(Register dst, Address src);
1968   void xorl(Register dst, Register src);
1969 
1970   void xorb(Register dst, Address src);
1971 
1972   void xorq(Register dst, Address src);
1973   void xorq(Register dst, Register src);
1974 
1975   void set_byte_if_not_zero(Register dst); // sets reg to 1 if not zero, otherwise 0
1976 
1977   // AVX 3-operands scalar instructions (encoded with VEX prefix)
1978 
1979   void vaddsd(XMMRegister dst, XMMRegister nds, Address src);
1980   void vaddsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1981   void vaddss(XMMRegister dst, XMMRegister nds, Address src);
1982   void vaddss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1983   void vdivsd(XMMRegister dst, XMMRegister nds, Address src);
1984   void vdivsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1985   void vdivss(XMMRegister dst, XMMRegister nds, Address src);
1986   void vdivss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1987   void vfmadd231sd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1988   void vfmadd231ss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1989   void vmulsd(XMMRegister dst, XMMRegister nds, Address src);
1990   void vmulsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1991   void vmulss(XMMRegister dst, XMMRegister nds, Address src);
1992   void vmulss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1993   void vsubsd(XMMRegister dst, XMMRegister nds, Address src);
1994   void vsubsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1995   void vsubss(XMMRegister dst, XMMRegister nds, Address src);
1996   void vsubss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1997 
1998   void vmaxss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1999   void vmaxsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
2000   void vminss(XMMRegister dst, XMMRegister nds, XMMRegister src);
2001   void vminsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
2002 
2003   void shlxl(Register dst, Register src1, Register src2);
2004   void shlxq(Register dst, Register src1, Register src2);
2005 
2006   //====================VECTOR ARITHMETIC=====================================
2007 
2008   // Add Packed Floating-Point Values
2009   void addpd(XMMRegister dst, XMMRegister src);
2010   void addpd(XMMRegister dst, Address src);
2011   void addps(XMMRegister dst, XMMRegister src);
2012   void vaddpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2013   void vaddps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2014   void vaddpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2015   void vaddps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2016 
2017   // Subtract Packed Floating-Point Values
2018   void subpd(XMMRegister dst, XMMRegister src);
2019   void subps(XMMRegister dst, XMMRegister src);
2020   void vsubpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2021   void vsubps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2022   void vsubpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2023   void vsubps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2024 
2025   // Multiply Packed Floating-Point Values
2026   void mulpd(XMMRegister dst, XMMRegister src);
2027   void mulpd(XMMRegister dst, Address src);
2028   void mulps(XMMRegister dst, XMMRegister src);
2029   void vmulpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2030   void vmulps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2031   void vmulpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2032   void vmulps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2033 
2034   void vfmadd231pd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2035   void vfmadd231ps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2036   void vfmadd231pd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2037   void vfmadd231ps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2038 
2039   // Divide Packed Floating-Point Values
2040   void divpd(XMMRegister dst, XMMRegister src);
2041   void divps(XMMRegister dst, XMMRegister src);
2042   void vdivpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2043   void vdivps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2044   void vdivpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2045   void vdivps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2046 
2047   // Sqrt Packed Floating-Point Values
2048   void vsqrtpd(XMMRegister dst, XMMRegister src, int vector_len);
2049   void vsqrtpd(XMMRegister dst, Address src, int vector_len);
2050   void vsqrtps(XMMRegister dst, XMMRegister src, int vector_len);
2051   void vsqrtps(XMMRegister dst, Address src, int vector_len);
2052 
2053   // Round Packed Double precision value.
2054   void vroundpd(XMMRegister dst, XMMRegister src, int32_t rmode, int vector_len);
2055   void vroundpd(XMMRegister dst, Address src, int32_t rmode, int vector_len);
2056   void vrndscalepd(XMMRegister dst,  XMMRegister src,  int32_t rmode, int vector_len);
2057   void vrndscalepd(XMMRegister dst, Address src, int32_t rmode, int vector_len);
2058 
2059   // Bitwise Logical AND of Packed Floating-Point Values
2060   void andpd(XMMRegister dst, XMMRegister src);
2061   void andps(XMMRegister dst, XMMRegister src);
2062   void vandpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2063   void vandps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2064   void vandpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2065   void vandps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2066 
2067   void unpckhpd(XMMRegister dst, XMMRegister src);
2068   void unpcklpd(XMMRegister dst, XMMRegister src);
2069 
2070   // Bitwise Logical XOR of Packed Floating-Point Values
2071   void xorpd(XMMRegister dst, XMMRegister src);
2072   void xorps(XMMRegister dst, XMMRegister src);
2073   void vxorpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2074   void vxorps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2075   void vxorpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2076   void vxorps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2077 
2078   // Add horizontal packed integers
2079   void vphaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2080   void vphaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2081   void phaddw(XMMRegister dst, XMMRegister src);
2082   void phaddd(XMMRegister dst, XMMRegister src);
2083 
2084   // Add packed integers
2085   void paddb(XMMRegister dst, XMMRegister src);
2086   void paddw(XMMRegister dst, XMMRegister src);
2087   void paddd(XMMRegister dst, XMMRegister src);
2088   void paddd(XMMRegister dst, Address src);
2089   void paddq(XMMRegister dst, XMMRegister src);
2090   void vpaddb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2091   void vpaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2092   void vpaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2093   void vpaddq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2094   void vpaddb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2095   void vpaddw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2096   void vpaddd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2097   void vpaddq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2098 
2099   // Sub packed integers
2100   void psubb(XMMRegister dst, XMMRegister src);
2101   void psubw(XMMRegister dst, XMMRegister src);
2102   void psubd(XMMRegister dst, XMMRegister src);
2103   void psubq(XMMRegister dst, XMMRegister src);
2104   void vpsubb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2105   void vpsubw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2106   void vpsubd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2107   void vpsubq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2108   void vpsubb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2109   void vpsubw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2110   void vpsubd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2111   void vpsubq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2112 
2113   // Multiply packed integers (only shorts and ints)
2114   void pmullw(XMMRegister dst, XMMRegister src);
2115   void pmulld(XMMRegister dst, XMMRegister src);
2116   void vpmullw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2117   void vpmulld(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2118   void vpmullq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2119   void vpmullw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2120   void vpmulld(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2121   void vpmullq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2122 
2123   // Shift left packed integers
2124   void psllw(XMMRegister dst, int shift);
2125   void pslld(XMMRegister dst, int shift);
2126   void psllq(XMMRegister dst, int shift);
2127   void psllw(XMMRegister dst, XMMRegister shift);
2128   void pslld(XMMRegister dst, XMMRegister shift);
2129   void psllq(XMMRegister dst, XMMRegister shift);
2130   void vpsllw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2131   void vpslld(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2132   void vpsllq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2133   void vpsllw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2134   void vpslld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2135   void vpsllq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2136   void vpslldq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2137 
2138   // Logical shift right packed integers
2139   void psrlw(XMMRegister dst, int shift);
2140   void psrld(XMMRegister dst, int shift);
2141   void psrlq(XMMRegister dst, int shift);
2142   void psrlw(XMMRegister dst, XMMRegister shift);
2143   void psrld(XMMRegister dst, XMMRegister shift);
2144   void psrlq(XMMRegister dst, XMMRegister shift);
2145   void vpsrlw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2146   void vpsrld(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2147   void vpsrlq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2148   void vpsrlw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2149   void vpsrld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2150   void vpsrlq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2151   void vpsrldq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2152   void evpsrlvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2153   void evpsllvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2154 
2155   // Arithmetic shift right packed integers (only shorts and ints, no instructions for longs)
2156   void psraw(XMMRegister dst, int shift);
2157   void psrad(XMMRegister dst, int shift);
2158   void psraw(XMMRegister dst, XMMRegister shift);
2159   void psrad(XMMRegister dst, XMMRegister shift);
2160   void vpsraw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2161   void vpsrad(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2162   void vpsraw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2163   void vpsrad(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2164   void evpsraq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2165   void evpsraq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2166 
2167   void vpshldvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2168   void vpshrdvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2169 
2170   // And packed integers
2171   void pand(XMMRegister dst, XMMRegister src);
2172   void vpand(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2173   void vpand(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2174   void vpandq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2175 
2176   // Andn packed integers
2177   void pandn(XMMRegister dst, XMMRegister src);
2178   void vpandn(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2179 
2180   // Or packed integers
2181   void por(XMMRegister dst, XMMRegister src);
2182   void vpor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2183   void vpor(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2184   void vporq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2185 
2186   // Xor packed integers
2187   void pxor(XMMRegister dst, XMMRegister src);
2188   void vpxor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2189   void vpxor(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2190   void evpxorq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2191   void evpxorq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2192 
2193 
2194   // vinserti forms
2195   void vinserti128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2196   void vinserti128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2197   void vinserti32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2198   void vinserti32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2199   void vinserti64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2200 
2201   // vinsertf forms
2202   void vinsertf128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2203   void vinsertf128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2204   void vinsertf32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2205   void vinsertf32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2206   void vinsertf64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2207   void vinsertf64x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2208 
2209   // vextracti forms
2210   void vextracti128(XMMRegister dst, XMMRegister src, uint8_t imm8);
2211   void vextracti128(Address dst, XMMRegister src, uint8_t imm8);
2212   void vextracti32x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2213   void vextracti32x4(Address dst, XMMRegister src, uint8_t imm8);
2214   void vextracti64x2(XMMRegister dst, XMMRegister src, uint8_t imm8);
2215   void vextracti64x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2216   void vextracti64x4(Address dst, XMMRegister src, uint8_t imm8);
2217 
2218   // vextractf forms
2219   void vextractf128(XMMRegister dst, XMMRegister src, uint8_t imm8);
2220   void vextractf128(Address dst, XMMRegister src, uint8_t imm8);
2221   void vextractf32x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2222   void vextractf32x4(Address dst, XMMRegister src, uint8_t imm8);
2223   void vextractf64x2(XMMRegister dst, XMMRegister src, uint8_t imm8);
2224   void vextractf64x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2225   void vextractf64x4(Address dst, XMMRegister src, uint8_t imm8);
2226 
2227   // xmm/mem sourced byte/word/dword/qword replicate
2228   void vpbroadcastb(XMMRegister dst, XMMRegister src, int vector_len);
2229   void vpbroadcastb(XMMRegister dst, Address src, int vector_len);
2230   void vpbroadcastw(XMMRegister dst, XMMRegister src, int vector_len);
2231   void vpbroadcastw(XMMRegister dst, Address src, int vector_len);
2232   void vpbroadcastd(XMMRegister dst, XMMRegister src, int vector_len);
2233   void vpbroadcastd(XMMRegister dst, Address src, int vector_len);
2234   void vpbroadcastq(XMMRegister dst, XMMRegister src, int vector_len);
2235   void vpbroadcastq(XMMRegister dst, Address src, int vector_len);
2236 
2237   void evbroadcasti64x2(XMMRegister dst, XMMRegister src, int vector_len);
2238   void evbroadcasti64x2(XMMRegister dst, Address src, int vector_len);
2239 
2240   // scalar single/double precision replicate
2241   void vbroadcastss(XMMRegister dst, XMMRegister src, int vector_len);
2242   void vbroadcastss(XMMRegister dst, Address src, int vector_len);
2243   void vbroadcastsd(XMMRegister dst, XMMRegister src, int vector_len);
2244   void vbroadcastsd(XMMRegister dst, Address src, int vector_len);
2245 
2246   // gpr sourced byte/word/dword/qword replicate
2247   void evpbroadcastb(XMMRegister dst, Register src, int vector_len);
2248   void evpbroadcastw(XMMRegister dst, Register src, int vector_len);
2249   void evpbroadcastd(XMMRegister dst, Register src, int vector_len);
2250   void evpbroadcastq(XMMRegister dst, Register src, int vector_len);
2251 
2252   void evpgatherdd(XMMRegister dst, KRegister k1, Address src, int vector_len);
2253 
2254   // Carry-Less Multiplication Quadword
2255   void pclmulqdq(XMMRegister dst, XMMRegister src, int mask);
2256   void vpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask);
2257   void evpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask, int vector_len);
2258   // AVX instruction which is used to clear upper 128 bits of YMM registers and
2259   // to avoid transaction penalty between AVX and SSE states. There is no
2260   // penalty if legacy SSE instructions are encoded using VEX prefix because
2261   // they always clear upper 128 bits. It should be used before calling
2262   // runtime code and native libraries.
2263   void vzeroupper();
2264 
2265   // AVX support for vectorized conditional move (float/double). The following two instructions used only coupled.
2266   void cmppd(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len);
2267   void blendvpd(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len);
2268   void cmpps(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len);
2269   void blendvps(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len);
2270   void vpblendd(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len);
2271 
2272  protected:
2273   // Next instructions require address alignment 16 bytes SSE mode.
2274   // They should be called only from corresponding MacroAssembler instructions.
2275   void andpd(XMMRegister dst, Address src);
2276   void andps(XMMRegister dst, Address src);
2277   void xorpd(XMMRegister dst, Address src);
2278   void xorps(XMMRegister dst, Address src);
2279 
2280 };
2281 
2282 // The Intel x86/Amd64 Assembler attributes: All fields enclosed here are to guide encoding level decisions.
2283 // Specific set functions are for specialized use, else defaults or whatever was supplied to object construction
2284 // are applied.
2285 class InstructionAttr {
2286 public:
2287   InstructionAttr(
2288     int vector_len,     // The length of vector to be applied in encoding - for both AVX and EVEX
2289     bool rex_vex_w,     // Width of data: if 32-bits or less, false, else if 64-bit or specially defined, true
2290     bool legacy_mode,   // Details if either this instruction is conditionally encoded to AVX or earlier if true else possibly EVEX
2291     bool no_reg_mask,   // when true, k0 is used when EVEX encoding is chosen, else embedded_opmask_register_specifier is used
2292     bool uses_vl)       // This instruction may have legacy constraints based on vector length for EVEX
2293     :
2294       _rex_vex_w(rex_vex_w),
2295       _legacy_mode(legacy_mode || UseAVX &lt; 3),
2296       _no_reg_mask(no_reg_mask),
2297       _uses_vl(uses_vl),
2298       _rex_vex_w_reverted(false),
2299       _is_evex_instruction(false),
2300       _is_clear_context(true),
2301       _is_extended_context(false),
2302       _avx_vector_len(vector_len),
2303       _tuple_type(Assembler::EVEX_ETUP),
2304       _input_size_in_bits(Assembler::EVEX_NObit),
2305       _evex_encoding(0),
2306       _embedded_opmask_register_specifier(0), // hard code k0
2307       _current_assembler(NULL) { }
2308 
2309   ~InstructionAttr() {
2310     if (_current_assembler != NULL) {
2311       _current_assembler-&gt;clear_attributes();
2312     }
2313     _current_assembler = NULL;
2314   }
2315 
2316 private:
2317   bool _rex_vex_w;
2318   bool _legacy_mode;
2319   bool _no_reg_mask;
2320   bool _uses_vl;
2321   bool _rex_vex_w_reverted;
2322   bool _is_evex_instruction;
2323   bool _is_clear_context;
2324   bool _is_extended_context;
2325   int  _avx_vector_len;
2326   int  _tuple_type;
2327   int  _input_size_in_bits;
2328   int  _evex_encoding;
2329   int _embedded_opmask_register_specifier;
2330 
2331   Assembler *_current_assembler;
2332 
2333 public:
2334   // query functions for field accessors
2335   bool is_rex_vex_w(void) const { return _rex_vex_w; }
2336   bool is_legacy_mode(void) const { return _legacy_mode; }
2337   bool is_no_reg_mask(void) const { return _no_reg_mask; }
2338   bool uses_vl(void) const { return _uses_vl; }
2339   bool is_rex_vex_w_reverted(void) { return _rex_vex_w_reverted; }
2340   bool is_evex_instruction(void) const { return _is_evex_instruction; }
2341   bool is_clear_context(void) const { return _is_clear_context; }
2342   bool is_extended_context(void) const { return _is_extended_context; }
2343   int  get_vector_len(void) const { return _avx_vector_len; }
2344   int  get_tuple_type(void) const { return _tuple_type; }
2345   int  get_input_size(void) const { return _input_size_in_bits; }
2346   int  get_evex_encoding(void) const { return _evex_encoding; }
2347   int  get_embedded_opmask_register_specifier(void) const { return _embedded_opmask_register_specifier; }
2348 
2349   // Set the vector len manually
2350   void set_vector_len(int vector_len) { _avx_vector_len = vector_len; }
2351 
2352   // Set revert rex_vex_w for avx encoding
2353   void set_rex_vex_w_reverted(void) { _rex_vex_w_reverted = true; }
2354 
2355   // Set rex_vex_w based on state
2356   void set_rex_vex_w(bool state) { _rex_vex_w = state; }
2357 
2358   // Set the instruction to be encoded in AVX mode
2359   void set_is_legacy_mode(void) { _legacy_mode = true; }
2360 
2361   // Set the current instuction to be encoded as an EVEX instuction
2362   void set_is_evex_instruction(void) { _is_evex_instruction = true; }
2363 
2364   // Internal encoding data used in compressed immediate offset programming
2365   void set_evex_encoding(int value) { _evex_encoding = value; }
2366 
2367   // Set the Evex.Z field to be used to clear all non directed XMM/YMM/ZMM components
2368   void reset_is_clear_context(void) { _is_clear_context = false; }
2369 
2370   // Map back to current asembler so that we can manage object level assocation
2371   void set_current_assembler(Assembler *current_assembler) { _current_assembler = current_assembler; }
2372 
2373   // Address modifiers used for compressed displacement calculation
2374   void set_address_attributes(int tuple_type, int input_size_in_bits) {
2375     if (VM_Version::supports_evex()) {
2376       _tuple_type = tuple_type;
2377       _input_size_in_bits = input_size_in_bits;
2378     }
2379   }
2380 
2381   // Set embedded opmask register specifier.
2382   void set_embedded_opmask_register_specifier(KRegister mask) {
2383     _embedded_opmask_register_specifier = (*mask).encoding() &amp; 0x7;
2384   }
2385 
2386 };
2387 
2388 #endif // CPU_X86_ASSEMBLER_X86_HPP
    </pre>
  </body>
</html>