// Library name: tutorial_test
// Cell name: INVERTER
// View name: schematic
subckt INVERTER A Q VDD VSS
    M0 (Q A VDD VDD) pmos4
    M1 (Q A VSS VSS) nmos4
ends INVERTER
// End of subcircuit definition.

// Library name: tutorial_test
// Cell name: TRANSMISSION_GATE
// View name: schematic
subckt TRANSMISSION_GATE A B C VDD VSS
    M1 (A C B VSS) nmos4
    M13 (A net9 B VDD) pmos4
    I0 (C net9 VDD VSS) INVERTER
ends TRANSMISSION_GATE
// End of subcircuit definition.

// Library name: tutorial_test
// Cell name: 377
// View name: schematic
M4 (net015 net013 net25 VSS) nmos4
M1 (net013 net013 VSS VSS) nmos4
C1 (VSS net015) capacitor
C2 (net012 VSS) capacitor
I4 (net012 VSS VCLK2 VDD VSS) TRANSMISSION_GATE
I2 (net25 net012 VCLK1 VDD VSS) TRANSMISSION_GATE
M13 (net015 net015 VDD VDD) pmos4
M3 (net013 net015 VDD VDD) pmos4