0.7
2020.2
May  7 2023
15:10:42
/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/alu.v,1701708228,verilog,,/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/alu_control.v,/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/defines.v,alu,,,../../../../rv32-single.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/alu_control.v,1701715289,verilog,,/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/control_unit.v,,alu_control,,,../../../../rv32-single.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/control_unit.v,1701715830,verilog,,/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/data_memory.v,/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/defines.v,control_unit,,,../../../../rv32-single.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/data_memory.v,1701711797,verilog,,/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/immediate_generator.v,,data_memory,,,../../../../rv32-single.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/defines.v,1701702382,verilog,,/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/alu.v,,,,,../../../../rv32-single.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/immediate_generator.v,1701709026,verilog,,/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/instruction_memory.v,/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/defines.v,immediate_generator,,,../../../../rv32-single.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/instruction_memory.v,1701716605,verilog,,/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/register_file.v,,instruction_memory,,,../../../../rv32-single.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/register_file.v,1701714544,verilog,,/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/riscv_cpu.v,,register_file,,,../../../../rv32-single.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/riscv_cpu.v,1701713843,verilog,,/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/riscv_cpu_tb.v,,riscv_cpu,,,../../../../rv32-single.srcs/sources_1/new,,,,,
/home/thejoey/Projects/simple_cpus/rv32-single/rv32-single.srcs/sources_1/new/riscv_cpu_tb.v,1701710335,verilog,,,,riscv_cpu_tb,,,../../../../rv32-single.srcs/sources_1/new,,,,,
