-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--TC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

TC1_W_alu_result[5] = DFFEAS(TC1L312, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

TC1_W_alu_result[4] = DFFEAS(TC1L311, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

TC1_W_alu_result[6] = DFFEAS(TC1L313, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

TC1_W_alu_result[7] = DFFEAS(TC1L314, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

TC1_W_alu_result[11] = DFFEAS(TC1L318, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

TC1_W_alu_result[10] = DFFEAS(TC1L317, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

TC1_W_alu_result[9] = DFFEAS(TC1L316, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

TC1_W_alu_result[8] = DFFEAS(TC1L315, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

TC1_W_alu_result[12] = DFFEAS(TC1L319, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

TC1_W_alu_result[15] = DFFEAS(TC1L322, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

TC1_W_alu_result[14] = DFFEAS(TC1L321, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

TC1_W_alu_result[13] = DFFEAS(TC1L320, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

TC1_W_alu_result[3] = DFFEAS(TC1L310, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

TC1_W_alu_result[2] = DFFEAS(TC1L309, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--EB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

EB1_td_shift[0] = AMPP_FUNCTION(A1L10, EB1L69, !A1L2, !A1L8, EB1L57);


--PD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

PD1_sr[1] = DFFEAS(PD1L57, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--YC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[0]_PORT_A_data_in = TC1L799;
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = CLOCK_50;
YC2_q_b[0]_clock_1 = CLOCK_50;
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[0] = YC2_q_b[0]_PORT_B_data_out[0];


--TC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

TC1_E_shift_rot_result[5] = DFFEAS(TC1L436, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[5],  ,  , TC1_E_new_inst);


--TC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

TC1_E_src2[5] = DFFEAS(TC1_D_iw[11], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[5],  , TC1L505, !TC1_R_src2_use_imm);


--TC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
TC1L58_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[5]) ) + ( TC1_E_src1[5] ) + ( TC1L63 );
TC1L58 = SUM(TC1L58_adder_eqn);

--TC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
TC1L59_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[5]) ) + ( TC1_E_src1[5] ) + ( TC1L63 );
TC1L59 = CARRY(TC1L59_adder_eqn);


--TC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

TC1_E_shift_rot_result[4] = DFFEAS(TC1L435, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[4],  ,  , TC1_E_new_inst);


--TC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
TC1L62_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[4]) ) + ( TC1_E_src1[4] ) + ( TC1L107 );
TC1L62 = SUM(TC1L62_adder_eqn);

--TC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
TC1L63_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[4]) ) + ( TC1_E_src1[4] ) + ( TC1L107 );
TC1L63 = CARRY(TC1L63_adder_eqn);


--TC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

TC1_E_shift_rot_result[6] = DFFEAS(TC1L437, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[6],  ,  , TC1_E_new_inst);


--TC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

TC1_E_src2[6] = DFFEAS(TC1_D_iw[12], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[6],  , TC1L505, !TC1_R_src2_use_imm);


--TC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
TC1L66_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[6]) ) + ( TC1_E_src1[6] ) + ( TC1L59 );
TC1L66 = SUM(TC1L66_adder_eqn);

--TC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
TC1L67_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[6]) ) + ( TC1_E_src1[6] ) + ( TC1L59 );
TC1L67 = CARRY(TC1L67_adder_eqn);


--TC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

TC1_E_shift_rot_result[7] = DFFEAS(TC1L438, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[7],  ,  , TC1_E_new_inst);


--TC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

TC1_E_src2[7] = DFFEAS(TC1_D_iw[13], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[7],  , TC1L505, !TC1_R_src2_use_imm);


--TC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
TC1L70_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[7]) ) + ( TC1_E_src1[7] ) + ( TC1L67 );
TC1L70 = SUM(TC1L70_adder_eqn);

--TC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
TC1L71_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[7]) ) + ( TC1_E_src1[7] ) + ( TC1L67 );
TC1L71 = CARRY(TC1L71_adder_eqn);


--TC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

TC1_E_shift_rot_result[11] = DFFEAS(TC1L442, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[11],  ,  , TC1_E_new_inst);


--TC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

TC1_E_src2[11] = DFFEAS(TC1_D_iw[17], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[11],  , TC1L505, !TC1_R_src2_use_imm);


--TC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
TC1L74_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[11]) ) + ( TC1_E_src1[11] ) + ( TC1L79 );
TC1L74 = SUM(TC1L74_adder_eqn);

--TC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
TC1L75_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[11]) ) + ( TC1_E_src1[11] ) + ( TC1L79 );
TC1L75 = CARRY(TC1L75_adder_eqn);


--TC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

TC1_E_shift_rot_result[10] = DFFEAS(TC1L441, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[10],  ,  , TC1_E_new_inst);


--TC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

TC1_E_src2[10] = DFFEAS(TC1_D_iw[16], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[10],  , TC1L505, !TC1_R_src2_use_imm);


--TC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
TC1L78_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[10]) ) + ( TC1_E_src1[10] ) + ( TC1L83 );
TC1L78 = SUM(TC1L78_adder_eqn);

--TC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
TC1L79_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[10]) ) + ( TC1_E_src1[10] ) + ( TC1L83 );
TC1L79 = CARRY(TC1L79_adder_eqn);


--TC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

TC1_E_shift_rot_result[9] = DFFEAS(TC1L440, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[9],  ,  , TC1_E_new_inst);


--TC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

TC1_E_src2[9] = DFFEAS(TC1_D_iw[15], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[9],  , TC1L505, !TC1_R_src2_use_imm);


--TC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
TC1L82_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[9]) ) + ( TC1_E_src1[9] ) + ( TC1L87 );
TC1L82 = SUM(TC1L82_adder_eqn);

--TC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
TC1L83_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[9]) ) + ( TC1_E_src1[9] ) + ( TC1L87 );
TC1L83 = CARRY(TC1L83_adder_eqn);


--TC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

TC1_E_shift_rot_result[8] = DFFEAS(TC1L439, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[8],  ,  , TC1_E_new_inst);


--TC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

TC1_E_src2[8] = DFFEAS(TC1_D_iw[14], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[8],  , TC1L505, !TC1_R_src2_use_imm);


--TC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
TC1L86_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[8]) ) + ( TC1_E_src1[8] ) + ( TC1L71 );
TC1L86 = SUM(TC1L86_adder_eqn);

--TC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
TC1L87_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[8]) ) + ( TC1_E_src1[8] ) + ( TC1L71 );
TC1L87 = CARRY(TC1L87_adder_eqn);


--TC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

TC1_E_shift_rot_result[12] = DFFEAS(TC1L443, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[12],  ,  , TC1_E_new_inst);


--TC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

TC1_E_src2[12] = DFFEAS(TC1_D_iw[18], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[12],  , TC1L505, !TC1_R_src2_use_imm);


--TC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
TC1L90_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[12]) ) + ( TC1_E_src1[12] ) + ( TC1L75 );
TC1L90 = SUM(TC1L90_adder_eqn);

--TC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
TC1L91_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[12]) ) + ( TC1_E_src1[12] ) + ( TC1L75 );
TC1L91 = CARRY(TC1L91_adder_eqn);


--TC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

TC1_E_shift_rot_result[15] = DFFEAS(TC1L446, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[15],  ,  , TC1_E_new_inst);


--TC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

TC1_E_src2[15] = DFFEAS(TC1_D_iw[21], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[15],  , TC1L505, !TC1_R_src2_use_imm);


--TC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
TC1L94_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[15]) ) + ( TC1_E_src1[15] ) + ( TC1L99 );
TC1L94 = SUM(TC1L94_adder_eqn);

--TC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
TC1L95_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[15]) ) + ( TC1_E_src1[15] ) + ( TC1L99 );
TC1L95 = CARRY(TC1L95_adder_eqn);


--TC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

TC1_E_shift_rot_result[14] = DFFEAS(TC1L445, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[14],  ,  , TC1_E_new_inst);


--TC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

TC1_E_src2[14] = DFFEAS(TC1_D_iw[20], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[14],  , TC1L505, !TC1_R_src2_use_imm);


--TC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
TC1L98_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[14]) ) + ( TC1_E_src1[14] ) + ( TC1L103 );
TC1L98 = SUM(TC1L98_adder_eqn);

--TC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
TC1L99_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[14]) ) + ( TC1_E_src1[14] ) + ( TC1L103 );
TC1L99 = CARRY(TC1L99_adder_eqn);


--TC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

TC1_E_shift_rot_result[13] = DFFEAS(TC1L444, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[13],  ,  , TC1_E_new_inst);


--TC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

TC1_E_src2[13] = DFFEAS(TC1_D_iw[19], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[13],  , TC1L505, !TC1_R_src2_use_imm);


--TC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
TC1L102_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[13]) ) + ( TC1_E_src1[13] ) + ( TC1L91 );
TC1L102 = SUM(TC1L102_adder_eqn);

--TC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
TC1L103_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[13]) ) + ( TC1_E_src1[13] ) + ( TC1L91 );
TC1L103 = CARRY(TC1L103_adder_eqn);


--TC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

TC1_E_shift_rot_result[3] = DFFEAS(TC1L434, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[3],  ,  , TC1_E_new_inst);


--TC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
TC1L106_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[3]) ) + ( TC1_E_src1[3] ) + ( TC1L111 );
TC1L106 = SUM(TC1L106_adder_eqn);

--TC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
TC1L107_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[3]) ) + ( TC1_E_src1[3] ) + ( TC1L111 );
TC1L107 = CARRY(TC1L107_adder_eqn);


--TC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

TC1_E_shift_rot_result[2] = DFFEAS(TC1L433, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[2],  ,  , TC1_E_new_inst);


--TC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
TC1L110_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[2]) ) + ( TC1_E_src1[2] ) + ( TC1L115 );
TC1L110 = SUM(TC1L110_adder_eqn);

--TC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
TC1L111_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[2]) ) + ( TC1_E_src1[2] ) + ( TC1L115 );
TC1L111 = CARRY(TC1L111_adder_eqn);


--TC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

TC1_R_ctrl_st = DFFEAS(TC1L246, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , !TC1_D_iw[2],  );


--YC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[1]_PORT_A_data_in = TC1L803;
YC2_q_b[1]_PORT_A_data_in_reg = DFFE(YC2_q_b[1]_PORT_A_data_in, YC2_q_b[1]_clock_0, , , );
YC2_q_b[1]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[1]_PORT_A_address_reg = DFFE(YC2_q_b[1]_PORT_A_address, YC2_q_b[1]_clock_0, , , );
YC2_q_b[1]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[1]_PORT_B_address_reg = DFFE(YC2_q_b[1]_PORT_B_address, YC2_q_b[1]_clock_1, , , );
YC2_q_b[1]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[1]_PORT_A_write_enable_reg = DFFE(YC2_q_b[1]_PORT_A_write_enable, YC2_q_b[1]_clock_0, , , );
YC2_q_b[1]_PORT_B_read_enable = VCC;
YC2_q_b[1]_PORT_B_read_enable_reg = DFFE(YC2_q_b[1]_PORT_B_read_enable, YC2_q_b[1]_clock_1, , , );
YC2_q_b[1]_clock_0 = CLOCK_50;
YC2_q_b[1]_clock_1 = CLOCK_50;
YC2_q_b[1]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[1]_PORT_B_data_out = MEMORY(YC2_q_b[1]_PORT_A_data_in_reg, , YC2_q_b[1]_PORT_A_address_reg, YC2_q_b[1]_PORT_B_address_reg, YC2_q_b[1]_PORT_A_write_enable_reg, , , YC2_q_b[1]_PORT_B_read_enable_reg, , , YC2_q_b[1]_clock_0, YC2_q_b[1]_clock_1, YC2_q_b[1]_clock_enable_0, , , , , );
YC2_q_b[1] = YC2_q_b[1]_PORT_B_data_out[0];


--YC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[2]_PORT_A_data_in = TC1L804;
YC2_q_b[2]_PORT_A_data_in_reg = DFFE(YC2_q_b[2]_PORT_A_data_in, YC2_q_b[2]_clock_0, , , );
YC2_q_b[2]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[2]_PORT_A_address_reg = DFFE(YC2_q_b[2]_PORT_A_address, YC2_q_b[2]_clock_0, , , );
YC2_q_b[2]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[2]_PORT_B_address_reg = DFFE(YC2_q_b[2]_PORT_B_address, YC2_q_b[2]_clock_1, , , );
YC2_q_b[2]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[2]_PORT_A_write_enable_reg = DFFE(YC2_q_b[2]_PORT_A_write_enable, YC2_q_b[2]_clock_0, , , );
YC2_q_b[2]_PORT_B_read_enable = VCC;
YC2_q_b[2]_PORT_B_read_enable_reg = DFFE(YC2_q_b[2]_PORT_B_read_enable, YC2_q_b[2]_clock_1, , , );
YC2_q_b[2]_clock_0 = CLOCK_50;
YC2_q_b[2]_clock_1 = CLOCK_50;
YC2_q_b[2]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[2]_PORT_B_data_out = MEMORY(YC2_q_b[2]_PORT_A_data_in_reg, , YC2_q_b[2]_PORT_A_address_reg, YC2_q_b[2]_PORT_B_address_reg, YC2_q_b[2]_PORT_A_write_enable_reg, , , YC2_q_b[2]_PORT_B_read_enable_reg, , , YC2_q_b[2]_clock_0, YC2_q_b[2]_clock_1, YC2_q_b[2]_clock_enable_0, , , , , );
YC2_q_b[2] = YC2_q_b[2]_PORT_B_data_out[0];


--YC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[3]_PORT_A_data_in = TC1L805;
YC2_q_b[3]_PORT_A_data_in_reg = DFFE(YC2_q_b[3]_PORT_A_data_in, YC2_q_b[3]_clock_0, , , );
YC2_q_b[3]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[3]_PORT_A_address_reg = DFFE(YC2_q_b[3]_PORT_A_address, YC2_q_b[3]_clock_0, , , );
YC2_q_b[3]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[3]_PORT_B_address_reg = DFFE(YC2_q_b[3]_PORT_B_address, YC2_q_b[3]_clock_1, , , );
YC2_q_b[3]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[3]_PORT_A_write_enable_reg = DFFE(YC2_q_b[3]_PORT_A_write_enable, YC2_q_b[3]_clock_0, , , );
YC2_q_b[3]_PORT_B_read_enable = VCC;
YC2_q_b[3]_PORT_B_read_enable_reg = DFFE(YC2_q_b[3]_PORT_B_read_enable, YC2_q_b[3]_clock_1, , , );
YC2_q_b[3]_clock_0 = CLOCK_50;
YC2_q_b[3]_clock_1 = CLOCK_50;
YC2_q_b[3]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[3]_PORT_B_data_out = MEMORY(YC2_q_b[3]_PORT_A_data_in_reg, , YC2_q_b[3]_PORT_A_address_reg, YC2_q_b[3]_PORT_B_address_reg, YC2_q_b[3]_PORT_A_write_enable_reg, , , YC2_q_b[3]_PORT_B_read_enable_reg, , , YC2_q_b[3]_clock_0, YC2_q_b[3]_clock_1, YC2_q_b[3]_clock_enable_0, , , , , );
YC2_q_b[3] = YC2_q_b[3]_PORT_B_data_out[0];


--YC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[4]_PORT_A_data_in = TC1L806;
YC2_q_b[4]_PORT_A_data_in_reg = DFFE(YC2_q_b[4]_PORT_A_data_in, YC2_q_b[4]_clock_0, , , );
YC2_q_b[4]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[4]_PORT_A_address_reg = DFFE(YC2_q_b[4]_PORT_A_address, YC2_q_b[4]_clock_0, , , );
YC2_q_b[4]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[4]_PORT_B_address_reg = DFFE(YC2_q_b[4]_PORT_B_address, YC2_q_b[4]_clock_1, , , );
YC2_q_b[4]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[4]_PORT_A_write_enable_reg = DFFE(YC2_q_b[4]_PORT_A_write_enable, YC2_q_b[4]_clock_0, , , );
YC2_q_b[4]_PORT_B_read_enable = VCC;
YC2_q_b[4]_PORT_B_read_enable_reg = DFFE(YC2_q_b[4]_PORT_B_read_enable, YC2_q_b[4]_clock_1, , , );
YC2_q_b[4]_clock_0 = CLOCK_50;
YC2_q_b[4]_clock_1 = CLOCK_50;
YC2_q_b[4]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[4]_PORT_B_data_out = MEMORY(YC2_q_b[4]_PORT_A_data_in_reg, , YC2_q_b[4]_PORT_A_address_reg, YC2_q_b[4]_PORT_B_address_reg, YC2_q_b[4]_PORT_A_write_enable_reg, , , YC2_q_b[4]_PORT_B_read_enable_reg, , , YC2_q_b[4]_clock_0, YC2_q_b[4]_clock_1, YC2_q_b[4]_clock_enable_0, , , , , );
YC2_q_b[4] = YC2_q_b[4]_PORT_B_data_out[0];


--YC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[5]_PORT_A_data_in = TC1L807;
YC2_q_b[5]_PORT_A_data_in_reg = DFFE(YC2_q_b[5]_PORT_A_data_in, YC2_q_b[5]_clock_0, , , );
YC2_q_b[5]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[5]_PORT_A_address_reg = DFFE(YC2_q_b[5]_PORT_A_address, YC2_q_b[5]_clock_0, , , );
YC2_q_b[5]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[5]_PORT_B_address_reg = DFFE(YC2_q_b[5]_PORT_B_address, YC2_q_b[5]_clock_1, , , );
YC2_q_b[5]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[5]_PORT_A_write_enable_reg = DFFE(YC2_q_b[5]_PORT_A_write_enable, YC2_q_b[5]_clock_0, , , );
YC2_q_b[5]_PORT_B_read_enable = VCC;
YC2_q_b[5]_PORT_B_read_enable_reg = DFFE(YC2_q_b[5]_PORT_B_read_enable, YC2_q_b[5]_clock_1, , , );
YC2_q_b[5]_clock_0 = CLOCK_50;
YC2_q_b[5]_clock_1 = CLOCK_50;
YC2_q_b[5]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[5]_PORT_B_data_out = MEMORY(YC2_q_b[5]_PORT_A_data_in_reg, , YC2_q_b[5]_PORT_A_address_reg, YC2_q_b[5]_PORT_B_address_reg, YC2_q_b[5]_PORT_A_write_enable_reg, , , YC2_q_b[5]_PORT_B_read_enable_reg, , , YC2_q_b[5]_clock_0, YC2_q_b[5]_clock_1, YC2_q_b[5]_clock_enable_0, , , , , );
YC2_q_b[5] = YC2_q_b[5]_PORT_B_data_out[0];


--YC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[6]_PORT_A_data_in = TC1L808;
YC2_q_b[6]_PORT_A_data_in_reg = DFFE(YC2_q_b[6]_PORT_A_data_in, YC2_q_b[6]_clock_0, , , );
YC2_q_b[6]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[6]_PORT_A_address_reg = DFFE(YC2_q_b[6]_PORT_A_address, YC2_q_b[6]_clock_0, , , );
YC2_q_b[6]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[6]_PORT_B_address_reg = DFFE(YC2_q_b[6]_PORT_B_address, YC2_q_b[6]_clock_1, , , );
YC2_q_b[6]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[6]_PORT_A_write_enable_reg = DFFE(YC2_q_b[6]_PORT_A_write_enable, YC2_q_b[6]_clock_0, , , );
YC2_q_b[6]_PORT_B_read_enable = VCC;
YC2_q_b[6]_PORT_B_read_enable_reg = DFFE(YC2_q_b[6]_PORT_B_read_enable, YC2_q_b[6]_clock_1, , , );
YC2_q_b[6]_clock_0 = CLOCK_50;
YC2_q_b[6]_clock_1 = CLOCK_50;
YC2_q_b[6]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[6]_PORT_B_data_out = MEMORY(YC2_q_b[6]_PORT_A_data_in_reg, , YC2_q_b[6]_PORT_A_address_reg, YC2_q_b[6]_PORT_B_address_reg, YC2_q_b[6]_PORT_A_write_enable_reg, , , YC2_q_b[6]_PORT_B_read_enable_reg, , , YC2_q_b[6]_clock_0, YC2_q_b[6]_clock_1, YC2_q_b[6]_clock_enable_0, , , , , );
YC2_q_b[6] = YC2_q_b[6]_PORT_B_data_out[0];


--YC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[7]_PORT_A_data_in = TC1L809;
YC2_q_b[7]_PORT_A_data_in_reg = DFFE(YC2_q_b[7]_PORT_A_data_in, YC2_q_b[7]_clock_0, , , );
YC2_q_b[7]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[7]_PORT_A_address_reg = DFFE(YC2_q_b[7]_PORT_A_address, YC2_q_b[7]_clock_0, , , );
YC2_q_b[7]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[7]_PORT_B_address_reg = DFFE(YC2_q_b[7]_PORT_B_address, YC2_q_b[7]_clock_1, , , );
YC2_q_b[7]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[7]_PORT_A_write_enable_reg = DFFE(YC2_q_b[7]_PORT_A_write_enable, YC2_q_b[7]_clock_0, , , );
YC2_q_b[7]_PORT_B_read_enable = VCC;
YC2_q_b[7]_PORT_B_read_enable_reg = DFFE(YC2_q_b[7]_PORT_B_read_enable, YC2_q_b[7]_clock_1, , , );
YC2_q_b[7]_clock_0 = CLOCK_50;
YC2_q_b[7]_clock_1 = CLOCK_50;
YC2_q_b[7]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[7]_PORT_B_data_out = MEMORY(YC2_q_b[7]_PORT_A_data_in_reg, , YC2_q_b[7]_PORT_A_address_reg, YC2_q_b[7]_PORT_B_address_reg, YC2_q_b[7]_PORT_A_write_enable_reg, , , YC2_q_b[7]_PORT_B_read_enable_reg, , , YC2_q_b[7]_clock_0, YC2_q_b[7]_clock_1, YC2_q_b[7]_clock_enable_0, , , , , );
YC2_q_b[7] = YC2_q_b[7]_PORT_B_data_out[0];


--EB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

EB1_count[1] = AMPP_FUNCTION(A1L10, EB1_count[0], !A1L2, !A1L8, EB1L57);


--EB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

EB1_td_shift[9] = AMPP_FUNCTION(A1L10, EB1L70, !A1L2, !A1L8, EB1L57);


--PD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

PD1_sr[2] = DFFEAS(PD1L58, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--BD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

BD1_break_readreg[0] = DFFEAS(ND1_jdo[0], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

LD1_MonDReg[0] = DFFEAS(ND1_jdo[3], CLOCK_50,  ,  , LD1L50, XD1_q_a[0],  , LD1L62, !ND1_take_action_ocimem_b);


--TC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

TC1_av_ld_byte0_data[0] = DFFEAS(HC1_src_data[0], CLOCK_50, !ZD2_r_sync_rst,  , TC1L859, TC1_av_ld_byte1_data[0],  ,  , TC1L936);


--TC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

TC1_W_alu_result[0] = DFFEAS(TC1L307, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

TC1_D_iw[22] = DFFEAS(TC1L616, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

TC1_D_iw[23] = DFFEAS(TC1L617, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

TC1_D_iw[24] = DFFEAS(TC1L618, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

TC1_D_iw[25] = DFFEAS(TC1L619, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

TC1_D_iw[26] = DFFEAS(TC1L620, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

TC1_D_iw[12] = DFFEAS(TC1L606, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

TC1_D_iw[14] = DFFEAS(TC1L608, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

TC1_D_iw[0] = DFFEAS(TC1L594, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

TC1_D_iw[2] = DFFEAS(TC1L596, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

TC1_D_iw[9] = DFFEAS(TC1L603, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
TC1L2_adder_eqn = ( TC1_F_pc[3] ) + ( GND ) + ( TC1L7 );
TC1L2 = SUM(TC1L2_adder_eqn);

--TC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
TC1L3_adder_eqn = ( TC1_F_pc[3] ) + ( GND ) + ( TC1L7 );
TC1L3 = CARRY(TC1L3_adder_eqn);


--YC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[5]_PORT_A_data_in = TC1L807;
YC1_q_b[5]_PORT_A_data_in_reg = DFFE(YC1_q_b[5]_PORT_A_data_in, YC1_q_b[5]_clock_0, , , );
YC1_q_b[5]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[5]_PORT_A_address_reg = DFFE(YC1_q_b[5]_PORT_A_address, YC1_q_b[5]_clock_0, , , );
YC1_q_b[5]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[5]_PORT_B_address_reg = DFFE(YC1_q_b[5]_PORT_B_address, YC1_q_b[5]_clock_1, , , );
YC1_q_b[5]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[5]_PORT_A_write_enable_reg = DFFE(YC1_q_b[5]_PORT_A_write_enable, YC1_q_b[5]_clock_0, , , );
YC1_q_b[5]_PORT_B_read_enable = VCC;
YC1_q_b[5]_PORT_B_read_enable_reg = DFFE(YC1_q_b[5]_PORT_B_read_enable, YC1_q_b[5]_clock_1, , , );
YC1_q_b[5]_clock_0 = CLOCK_50;
YC1_q_b[5]_clock_1 = CLOCK_50;
YC1_q_b[5]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[5]_PORT_B_data_out = MEMORY(YC1_q_b[5]_PORT_A_data_in_reg, , YC1_q_b[5]_PORT_A_address_reg, YC1_q_b[5]_PORT_B_address_reg, YC1_q_b[5]_PORT_A_write_enable_reg, , , YC1_q_b[5]_PORT_B_read_enable_reg, , , YC1_q_b[5]_clock_0, YC1_q_b[5]_clock_1, YC1_q_b[5]_clock_enable_0, , , , , );
YC1_q_b[5] = YC1_q_b[5]_PORT_B_data_out[0];


--TC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

TC1_D_iw[10] = DFFEAS(TC1L604, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

TC1_D_iw[8] = DFFEAS(TC1L602, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
TC1L6_adder_eqn = ( TC1_F_pc[2] ) + ( GND ) + ( TC1L51 );
TC1L6 = SUM(TC1L6_adder_eqn);

--TC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
TC1L7_adder_eqn = ( TC1_F_pc[2] ) + ( GND ) + ( TC1L51 );
TC1L7 = CARRY(TC1L7_adder_eqn);


--YC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[4]_PORT_A_data_in = TC1L806;
YC1_q_b[4]_PORT_A_data_in_reg = DFFE(YC1_q_b[4]_PORT_A_data_in, YC1_q_b[4]_clock_0, , , );
YC1_q_b[4]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[4]_PORT_A_address_reg = DFFE(YC1_q_b[4]_PORT_A_address, YC1_q_b[4]_clock_0, , , );
YC1_q_b[4]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[4]_PORT_B_address_reg = DFFE(YC1_q_b[4]_PORT_B_address, YC1_q_b[4]_clock_1, , , );
YC1_q_b[4]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[4]_PORT_A_write_enable_reg = DFFE(YC1_q_b[4]_PORT_A_write_enable, YC1_q_b[4]_clock_0, , , );
YC1_q_b[4]_PORT_B_read_enable = VCC;
YC1_q_b[4]_PORT_B_read_enable_reg = DFFE(YC1_q_b[4]_PORT_B_read_enable, YC1_q_b[4]_clock_1, , , );
YC1_q_b[4]_clock_0 = CLOCK_50;
YC1_q_b[4]_clock_1 = CLOCK_50;
YC1_q_b[4]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[4]_PORT_B_data_out = MEMORY(YC1_q_b[4]_PORT_A_data_in_reg, , YC1_q_b[4]_PORT_A_address_reg, YC1_q_b[4]_PORT_B_address_reg, YC1_q_b[4]_PORT_A_write_enable_reg, , , YC1_q_b[4]_PORT_B_read_enable_reg, , , YC1_q_b[4]_clock_0, YC1_q_b[4]_clock_1, YC1_q_b[4]_clock_enable_0, , , , , );
YC1_q_b[4] = YC1_q_b[4]_PORT_B_data_out[0];


--TC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
TC1L10_adder_eqn = ( TC1_F_pc[4] ) + ( GND ) + ( TC1L3 );
TC1L10 = SUM(TC1L10_adder_eqn);

--TC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
TC1L11_adder_eqn = ( TC1_F_pc[4] ) + ( GND ) + ( TC1L3 );
TC1L11 = CARRY(TC1L11_adder_eqn);


--YC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[6]_PORT_A_data_in = TC1L808;
YC1_q_b[6]_PORT_A_data_in_reg = DFFE(YC1_q_b[6]_PORT_A_data_in, YC1_q_b[6]_clock_0, , , );
YC1_q_b[6]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[6]_PORT_A_address_reg = DFFE(YC1_q_b[6]_PORT_A_address, YC1_q_b[6]_clock_0, , , );
YC1_q_b[6]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[6]_PORT_B_address_reg = DFFE(YC1_q_b[6]_PORT_B_address, YC1_q_b[6]_clock_1, , , );
YC1_q_b[6]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[6]_PORT_A_write_enable_reg = DFFE(YC1_q_b[6]_PORT_A_write_enable, YC1_q_b[6]_clock_0, , , );
YC1_q_b[6]_PORT_B_read_enable = VCC;
YC1_q_b[6]_PORT_B_read_enable_reg = DFFE(YC1_q_b[6]_PORT_B_read_enable, YC1_q_b[6]_clock_1, , , );
YC1_q_b[6]_clock_0 = CLOCK_50;
YC1_q_b[6]_clock_1 = CLOCK_50;
YC1_q_b[6]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[6]_PORT_B_data_out = MEMORY(YC1_q_b[6]_PORT_A_data_in_reg, , YC1_q_b[6]_PORT_A_address_reg, YC1_q_b[6]_PORT_B_address_reg, YC1_q_b[6]_PORT_A_write_enable_reg, , , YC1_q_b[6]_PORT_B_read_enable_reg, , , YC1_q_b[6]_clock_0, YC1_q_b[6]_clock_1, YC1_q_b[6]_clock_enable_0, , , , , );
YC1_q_b[6] = YC1_q_b[6]_PORT_B_data_out[0];


--TC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
TC1L14_adder_eqn = ( TC1_F_pc[5] ) + ( GND ) + ( TC1L11 );
TC1L14 = SUM(TC1L14_adder_eqn);

--TC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
TC1L15_adder_eqn = ( TC1_F_pc[5] ) + ( GND ) + ( TC1L11 );
TC1L15 = CARRY(TC1L15_adder_eqn);


--YC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[7]_PORT_A_data_in = TC1L809;
YC1_q_b[7]_PORT_A_data_in_reg = DFFE(YC1_q_b[7]_PORT_A_data_in, YC1_q_b[7]_clock_0, , , );
YC1_q_b[7]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[7]_PORT_A_address_reg = DFFE(YC1_q_b[7]_PORT_A_address, YC1_q_b[7]_clock_0, , , );
YC1_q_b[7]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[7]_PORT_B_address_reg = DFFE(YC1_q_b[7]_PORT_B_address, YC1_q_b[7]_clock_1, , , );
YC1_q_b[7]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[7]_PORT_A_write_enable_reg = DFFE(YC1_q_b[7]_PORT_A_write_enable, YC1_q_b[7]_clock_0, , , );
YC1_q_b[7]_PORT_B_read_enable = VCC;
YC1_q_b[7]_PORT_B_read_enable_reg = DFFE(YC1_q_b[7]_PORT_B_read_enable, YC1_q_b[7]_clock_1, , , );
YC1_q_b[7]_clock_0 = CLOCK_50;
YC1_q_b[7]_clock_1 = CLOCK_50;
YC1_q_b[7]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[7]_PORT_B_data_out = MEMORY(YC1_q_b[7]_PORT_A_data_in_reg, , YC1_q_b[7]_PORT_A_address_reg, YC1_q_b[7]_PORT_B_address_reg, YC1_q_b[7]_PORT_A_write_enable_reg, , , YC1_q_b[7]_PORT_B_read_enable_reg, , , YC1_q_b[7]_clock_0, YC1_q_b[7]_clock_1, YC1_q_b[7]_clock_enable_0, , , , , );
YC1_q_b[7] = YC1_q_b[7]_PORT_B_data_out[0];


--TC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
TC1L18_adder_eqn = ( TC1_F_pc[9] ) + ( GND ) + ( TC1L23 );
TC1L18 = SUM(TC1L18_adder_eqn);

--TC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
TC1L19_adder_eqn = ( TC1_F_pc[9] ) + ( GND ) + ( TC1L23 );
TC1L19 = CARRY(TC1L19_adder_eqn);


--YC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[11]_PORT_A_data_in = TC1L813;
YC1_q_b[11]_PORT_A_data_in_reg = DFFE(YC1_q_b[11]_PORT_A_data_in, YC1_q_b[11]_clock_0, , , );
YC1_q_b[11]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[11]_PORT_A_address_reg = DFFE(YC1_q_b[11]_PORT_A_address, YC1_q_b[11]_clock_0, , , );
YC1_q_b[11]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[11]_PORT_B_address_reg = DFFE(YC1_q_b[11]_PORT_B_address, YC1_q_b[11]_clock_1, , , );
YC1_q_b[11]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[11]_PORT_A_write_enable_reg = DFFE(YC1_q_b[11]_PORT_A_write_enable, YC1_q_b[11]_clock_0, , , );
YC1_q_b[11]_PORT_B_read_enable = VCC;
YC1_q_b[11]_PORT_B_read_enable_reg = DFFE(YC1_q_b[11]_PORT_B_read_enable, YC1_q_b[11]_clock_1, , , );
YC1_q_b[11]_clock_0 = CLOCK_50;
YC1_q_b[11]_clock_1 = CLOCK_50;
YC1_q_b[11]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[11]_PORT_B_data_out = MEMORY(YC1_q_b[11]_PORT_A_data_in_reg, , YC1_q_b[11]_PORT_A_address_reg, YC1_q_b[11]_PORT_B_address_reg, YC1_q_b[11]_PORT_A_write_enable_reg, , , YC1_q_b[11]_PORT_B_read_enable_reg, , , YC1_q_b[11]_clock_0, YC1_q_b[11]_clock_1, YC1_q_b[11]_clock_enable_0, , , , , );
YC1_q_b[11] = YC1_q_b[11]_PORT_B_data_out[0];


--TC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

TC1_D_iw[17] = DFFEAS(TC1L611, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--YC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[11]_PORT_A_data_in = TC1L813;
YC2_q_b[11]_PORT_A_data_in_reg = DFFE(YC2_q_b[11]_PORT_A_data_in, YC2_q_b[11]_clock_0, , , );
YC2_q_b[11]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[11]_PORT_A_address_reg = DFFE(YC2_q_b[11]_PORT_A_address, YC2_q_b[11]_clock_0, , , );
YC2_q_b[11]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[11]_PORT_B_address_reg = DFFE(YC2_q_b[11]_PORT_B_address, YC2_q_b[11]_clock_1, , , );
YC2_q_b[11]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[11]_PORT_A_write_enable_reg = DFFE(YC2_q_b[11]_PORT_A_write_enable, YC2_q_b[11]_clock_0, , , );
YC2_q_b[11]_PORT_B_read_enable = VCC;
YC2_q_b[11]_PORT_B_read_enable_reg = DFFE(YC2_q_b[11]_PORT_B_read_enable, YC2_q_b[11]_clock_1, , , );
YC2_q_b[11]_clock_0 = CLOCK_50;
YC2_q_b[11]_clock_1 = CLOCK_50;
YC2_q_b[11]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[11]_PORT_B_data_out = MEMORY(YC2_q_b[11]_PORT_A_data_in_reg, , YC2_q_b[11]_PORT_A_address_reg, YC2_q_b[11]_PORT_B_address_reg, YC2_q_b[11]_PORT_A_write_enable_reg, , , YC2_q_b[11]_PORT_B_read_enable_reg, , , YC2_q_b[11]_clock_0, YC2_q_b[11]_clock_1, YC2_q_b[11]_clock_enable_0, , , , , );
YC2_q_b[11] = YC2_q_b[11]_PORT_B_data_out[0];


--YC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[10]_PORT_A_data_in = TC1L812;
YC2_q_b[10]_PORT_A_data_in_reg = DFFE(YC2_q_b[10]_PORT_A_data_in, YC2_q_b[10]_clock_0, , , );
YC2_q_b[10]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[10]_PORT_A_address_reg = DFFE(YC2_q_b[10]_PORT_A_address, YC2_q_b[10]_clock_0, , , );
YC2_q_b[10]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[10]_PORT_B_address_reg = DFFE(YC2_q_b[10]_PORT_B_address, YC2_q_b[10]_clock_1, , , );
YC2_q_b[10]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[10]_PORT_A_write_enable_reg = DFFE(YC2_q_b[10]_PORT_A_write_enable, YC2_q_b[10]_clock_0, , , );
YC2_q_b[10]_PORT_B_read_enable = VCC;
YC2_q_b[10]_PORT_B_read_enable_reg = DFFE(YC2_q_b[10]_PORT_B_read_enable, YC2_q_b[10]_clock_1, , , );
YC2_q_b[10]_clock_0 = CLOCK_50;
YC2_q_b[10]_clock_1 = CLOCK_50;
YC2_q_b[10]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[10]_PORT_B_data_out = MEMORY(YC2_q_b[10]_PORT_A_data_in_reg, , YC2_q_b[10]_PORT_A_address_reg, YC2_q_b[10]_PORT_B_address_reg, YC2_q_b[10]_PORT_A_write_enable_reg, , , YC2_q_b[10]_PORT_B_read_enable_reg, , , YC2_q_b[10]_clock_0, YC2_q_b[10]_clock_1, YC2_q_b[10]_clock_enable_0, , , , , );
YC2_q_b[10] = YC2_q_b[10]_PORT_B_data_out[0];


--TC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
TC1L22_adder_eqn = ( TC1_F_pc[8] ) + ( GND ) + ( TC1L27 );
TC1L22 = SUM(TC1L22_adder_eqn);

--TC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
TC1L23_adder_eqn = ( TC1_F_pc[8] ) + ( GND ) + ( TC1L27 );
TC1L23 = CARRY(TC1L23_adder_eqn);


--YC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[10]_PORT_A_data_in = TC1L812;
YC1_q_b[10]_PORT_A_data_in_reg = DFFE(YC1_q_b[10]_PORT_A_data_in, YC1_q_b[10]_clock_0, , , );
YC1_q_b[10]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[10]_PORT_A_address_reg = DFFE(YC1_q_b[10]_PORT_A_address, YC1_q_b[10]_clock_0, , , );
YC1_q_b[10]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[10]_PORT_B_address_reg = DFFE(YC1_q_b[10]_PORT_B_address, YC1_q_b[10]_clock_1, , , );
YC1_q_b[10]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[10]_PORT_A_write_enable_reg = DFFE(YC1_q_b[10]_PORT_A_write_enable, YC1_q_b[10]_clock_0, , , );
YC1_q_b[10]_PORT_B_read_enable = VCC;
YC1_q_b[10]_PORT_B_read_enable_reg = DFFE(YC1_q_b[10]_PORT_B_read_enable, YC1_q_b[10]_clock_1, , , );
YC1_q_b[10]_clock_0 = CLOCK_50;
YC1_q_b[10]_clock_1 = CLOCK_50;
YC1_q_b[10]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[10]_PORT_B_data_out = MEMORY(YC1_q_b[10]_PORT_A_data_in_reg, , YC1_q_b[10]_PORT_A_address_reg, YC1_q_b[10]_PORT_B_address_reg, YC1_q_b[10]_PORT_A_write_enable_reg, , , YC1_q_b[10]_PORT_B_read_enable_reg, , , YC1_q_b[10]_clock_0, YC1_q_b[10]_clock_1, YC1_q_b[10]_clock_enable_0, , , , , );
YC1_q_b[10] = YC1_q_b[10]_PORT_B_data_out[0];


--YC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[9]_PORT_A_data_in = TC1L811;
YC2_q_b[9]_PORT_A_data_in_reg = DFFE(YC2_q_b[9]_PORT_A_data_in, YC2_q_b[9]_clock_0, , , );
YC2_q_b[9]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[9]_PORT_A_address_reg = DFFE(YC2_q_b[9]_PORT_A_address, YC2_q_b[9]_clock_0, , , );
YC2_q_b[9]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[9]_PORT_B_address_reg = DFFE(YC2_q_b[9]_PORT_B_address, YC2_q_b[9]_clock_1, , , );
YC2_q_b[9]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[9]_PORT_A_write_enable_reg = DFFE(YC2_q_b[9]_PORT_A_write_enable, YC2_q_b[9]_clock_0, , , );
YC2_q_b[9]_PORT_B_read_enable = VCC;
YC2_q_b[9]_PORT_B_read_enable_reg = DFFE(YC2_q_b[9]_PORT_B_read_enable, YC2_q_b[9]_clock_1, , , );
YC2_q_b[9]_clock_0 = CLOCK_50;
YC2_q_b[9]_clock_1 = CLOCK_50;
YC2_q_b[9]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[9]_PORT_B_data_out = MEMORY(YC2_q_b[9]_PORT_A_data_in_reg, , YC2_q_b[9]_PORT_A_address_reg, YC2_q_b[9]_PORT_B_address_reg, YC2_q_b[9]_PORT_A_write_enable_reg, , , YC2_q_b[9]_PORT_B_read_enable_reg, , , YC2_q_b[9]_clock_0, YC2_q_b[9]_clock_1, YC2_q_b[9]_clock_enable_0, , , , , );
YC2_q_b[9] = YC2_q_b[9]_PORT_B_data_out[0];


--TC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
TC1L26_adder_eqn = ( TC1_F_pc[7] ) + ( GND ) + ( TC1L31 );
TC1L26 = SUM(TC1L26_adder_eqn);

--TC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
TC1L27_adder_eqn = ( TC1_F_pc[7] ) + ( GND ) + ( TC1L31 );
TC1L27 = CARRY(TC1L27_adder_eqn);


--YC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[9]_PORT_A_data_in = TC1L811;
YC1_q_b[9]_PORT_A_data_in_reg = DFFE(YC1_q_b[9]_PORT_A_data_in, YC1_q_b[9]_clock_0, , , );
YC1_q_b[9]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[9]_PORT_A_address_reg = DFFE(YC1_q_b[9]_PORT_A_address, YC1_q_b[9]_clock_0, , , );
YC1_q_b[9]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[9]_PORT_B_address_reg = DFFE(YC1_q_b[9]_PORT_B_address, YC1_q_b[9]_clock_1, , , );
YC1_q_b[9]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[9]_PORT_A_write_enable_reg = DFFE(YC1_q_b[9]_PORT_A_write_enable, YC1_q_b[9]_clock_0, , , );
YC1_q_b[9]_PORT_B_read_enable = VCC;
YC1_q_b[9]_PORT_B_read_enable_reg = DFFE(YC1_q_b[9]_PORT_B_read_enable, YC1_q_b[9]_clock_1, , , );
YC1_q_b[9]_clock_0 = CLOCK_50;
YC1_q_b[9]_clock_1 = CLOCK_50;
YC1_q_b[9]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[9]_PORT_B_data_out = MEMORY(YC1_q_b[9]_PORT_A_data_in_reg, , YC1_q_b[9]_PORT_A_address_reg, YC1_q_b[9]_PORT_B_address_reg, YC1_q_b[9]_PORT_A_write_enable_reg, , , YC1_q_b[9]_PORT_B_read_enable_reg, , , YC1_q_b[9]_clock_0, YC1_q_b[9]_clock_1, YC1_q_b[9]_clock_enable_0, , , , , );
YC1_q_b[9] = YC1_q_b[9]_PORT_B_data_out[0];


--YC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[8]_PORT_A_data_in = TC1L810;
YC2_q_b[8]_PORT_A_data_in_reg = DFFE(YC2_q_b[8]_PORT_A_data_in, YC2_q_b[8]_clock_0, , , );
YC2_q_b[8]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[8]_PORT_A_address_reg = DFFE(YC2_q_b[8]_PORT_A_address, YC2_q_b[8]_clock_0, , , );
YC2_q_b[8]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[8]_PORT_B_address_reg = DFFE(YC2_q_b[8]_PORT_B_address, YC2_q_b[8]_clock_1, , , );
YC2_q_b[8]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[8]_PORT_A_write_enable_reg = DFFE(YC2_q_b[8]_PORT_A_write_enable, YC2_q_b[8]_clock_0, , , );
YC2_q_b[8]_PORT_B_read_enable = VCC;
YC2_q_b[8]_PORT_B_read_enable_reg = DFFE(YC2_q_b[8]_PORT_B_read_enable, YC2_q_b[8]_clock_1, , , );
YC2_q_b[8]_clock_0 = CLOCK_50;
YC2_q_b[8]_clock_1 = CLOCK_50;
YC2_q_b[8]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[8]_PORT_B_data_out = MEMORY(YC2_q_b[8]_PORT_A_data_in_reg, , YC2_q_b[8]_PORT_A_address_reg, YC2_q_b[8]_PORT_B_address_reg, YC2_q_b[8]_PORT_A_write_enable_reg, , , YC2_q_b[8]_PORT_B_read_enable_reg, , , YC2_q_b[8]_clock_0, YC2_q_b[8]_clock_1, YC2_q_b[8]_clock_enable_0, , , , , );
YC2_q_b[8] = YC2_q_b[8]_PORT_B_data_out[0];


--TC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
TC1L30_adder_eqn = ( TC1_F_pc[6] ) + ( GND ) + ( TC1L15 );
TC1L30 = SUM(TC1L30_adder_eqn);

--TC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
TC1L31_adder_eqn = ( TC1_F_pc[6] ) + ( GND ) + ( TC1L15 );
TC1L31 = CARRY(TC1L31_adder_eqn);


--YC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[8]_PORT_A_data_in = TC1L810;
YC1_q_b[8]_PORT_A_data_in_reg = DFFE(YC1_q_b[8]_PORT_A_data_in, YC1_q_b[8]_clock_0, , , );
YC1_q_b[8]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[8]_PORT_A_address_reg = DFFE(YC1_q_b[8]_PORT_A_address, YC1_q_b[8]_clock_0, , , );
YC1_q_b[8]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[8]_PORT_B_address_reg = DFFE(YC1_q_b[8]_PORT_B_address, YC1_q_b[8]_clock_1, , , );
YC1_q_b[8]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[8]_PORT_A_write_enable_reg = DFFE(YC1_q_b[8]_PORT_A_write_enable, YC1_q_b[8]_clock_0, , , );
YC1_q_b[8]_PORT_B_read_enable = VCC;
YC1_q_b[8]_PORT_B_read_enable_reg = DFFE(YC1_q_b[8]_PORT_B_read_enable, YC1_q_b[8]_clock_1, , , );
YC1_q_b[8]_clock_0 = CLOCK_50;
YC1_q_b[8]_clock_1 = CLOCK_50;
YC1_q_b[8]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[8]_PORT_B_data_out = MEMORY(YC1_q_b[8]_PORT_A_data_in_reg, , YC1_q_b[8]_PORT_A_address_reg, YC1_q_b[8]_PORT_B_address_reg, YC1_q_b[8]_PORT_A_write_enable_reg, , , YC1_q_b[8]_PORT_B_read_enable_reg, , , YC1_q_b[8]_clock_0, YC1_q_b[8]_clock_1, YC1_q_b[8]_clock_enable_0, , , , , );
YC1_q_b[8] = YC1_q_b[8]_PORT_B_data_out[0];


--TC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
TC1L34_adder_eqn = ( TC1_F_pc[10] ) + ( GND ) + ( TC1L19 );
TC1L34 = SUM(TC1L34_adder_eqn);

--TC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
TC1L35_adder_eqn = ( TC1_F_pc[10] ) + ( GND ) + ( TC1L19 );
TC1L35 = CARRY(TC1L35_adder_eqn);


--YC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[12]_PORT_A_data_in = TC1L814;
YC1_q_b[12]_PORT_A_data_in_reg = DFFE(YC1_q_b[12]_PORT_A_data_in, YC1_q_b[12]_clock_0, , , );
YC1_q_b[12]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[12]_PORT_A_address_reg = DFFE(YC1_q_b[12]_PORT_A_address, YC1_q_b[12]_clock_0, , , );
YC1_q_b[12]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[12]_PORT_B_address_reg = DFFE(YC1_q_b[12]_PORT_B_address, YC1_q_b[12]_clock_1, , , );
YC1_q_b[12]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[12]_PORT_A_write_enable_reg = DFFE(YC1_q_b[12]_PORT_A_write_enable, YC1_q_b[12]_clock_0, , , );
YC1_q_b[12]_PORT_B_read_enable = VCC;
YC1_q_b[12]_PORT_B_read_enable_reg = DFFE(YC1_q_b[12]_PORT_B_read_enable, YC1_q_b[12]_clock_1, , , );
YC1_q_b[12]_clock_0 = CLOCK_50;
YC1_q_b[12]_clock_1 = CLOCK_50;
YC1_q_b[12]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[12]_PORT_B_data_out = MEMORY(YC1_q_b[12]_PORT_A_data_in_reg, , YC1_q_b[12]_PORT_A_address_reg, YC1_q_b[12]_PORT_B_address_reg, YC1_q_b[12]_PORT_A_write_enable_reg, , , YC1_q_b[12]_PORT_B_read_enable_reg, , , YC1_q_b[12]_clock_0, YC1_q_b[12]_clock_1, YC1_q_b[12]_clock_enable_0, , , , , );
YC1_q_b[12] = YC1_q_b[12]_PORT_B_data_out[0];


--YC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[12]_PORT_A_data_in = TC1L814;
YC2_q_b[12]_PORT_A_data_in_reg = DFFE(YC2_q_b[12]_PORT_A_data_in, YC2_q_b[12]_clock_0, , , );
YC2_q_b[12]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[12]_PORT_A_address_reg = DFFE(YC2_q_b[12]_PORT_A_address, YC2_q_b[12]_clock_0, , , );
YC2_q_b[12]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[12]_PORT_B_address_reg = DFFE(YC2_q_b[12]_PORT_B_address, YC2_q_b[12]_clock_1, , , );
YC2_q_b[12]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[12]_PORT_A_write_enable_reg = DFFE(YC2_q_b[12]_PORT_A_write_enable, YC2_q_b[12]_clock_0, , , );
YC2_q_b[12]_PORT_B_read_enable = VCC;
YC2_q_b[12]_PORT_B_read_enable_reg = DFFE(YC2_q_b[12]_PORT_B_read_enable, YC2_q_b[12]_clock_1, , , );
YC2_q_b[12]_clock_0 = CLOCK_50;
YC2_q_b[12]_clock_1 = CLOCK_50;
YC2_q_b[12]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[12]_PORT_B_data_out = MEMORY(YC2_q_b[12]_PORT_A_data_in_reg, , YC2_q_b[12]_PORT_A_address_reg, YC2_q_b[12]_PORT_B_address_reg, YC2_q_b[12]_PORT_A_write_enable_reg, , , YC2_q_b[12]_PORT_B_read_enable_reg, , , YC2_q_b[12]_clock_0, YC2_q_b[12]_clock_1, YC2_q_b[12]_clock_enable_0, , , , , );
YC2_q_b[12] = YC2_q_b[12]_PORT_B_data_out[0];


--TC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

TC1_E_shift_rot_result[16] = DFFEAS(TC1L447, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[16],  ,  , TC1_E_new_inst);


--TC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
TC1L38_adder_eqn = ( TC1_F_pc[13] ) + ( GND ) + ( TC1L43 );
TC1L38 = SUM(TC1L38_adder_eqn);


--YC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[15]_PORT_A_data_in = TC1L817;
YC1_q_b[15]_PORT_A_data_in_reg = DFFE(YC1_q_b[15]_PORT_A_data_in, YC1_q_b[15]_clock_0, , , );
YC1_q_b[15]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[15]_PORT_A_address_reg = DFFE(YC1_q_b[15]_PORT_A_address, YC1_q_b[15]_clock_0, , , );
YC1_q_b[15]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[15]_PORT_B_address_reg = DFFE(YC1_q_b[15]_PORT_B_address, YC1_q_b[15]_clock_1, , , );
YC1_q_b[15]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[15]_PORT_A_write_enable_reg = DFFE(YC1_q_b[15]_PORT_A_write_enable, YC1_q_b[15]_clock_0, , , );
YC1_q_b[15]_PORT_B_read_enable = VCC;
YC1_q_b[15]_PORT_B_read_enable_reg = DFFE(YC1_q_b[15]_PORT_B_read_enable, YC1_q_b[15]_clock_1, , , );
YC1_q_b[15]_clock_0 = CLOCK_50;
YC1_q_b[15]_clock_1 = CLOCK_50;
YC1_q_b[15]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[15]_PORT_B_data_out = MEMORY(YC1_q_b[15]_PORT_A_data_in_reg, , YC1_q_b[15]_PORT_A_address_reg, YC1_q_b[15]_PORT_B_address_reg, YC1_q_b[15]_PORT_A_write_enable_reg, , , YC1_q_b[15]_PORT_B_read_enable_reg, , , YC1_q_b[15]_clock_0, YC1_q_b[15]_clock_1, YC1_q_b[15]_clock_enable_0, , , , , );
YC1_q_b[15] = YC1_q_b[15]_PORT_B_data_out[0];


--YC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[15]_PORT_A_data_in = TC1L817;
YC2_q_b[15]_PORT_A_data_in_reg = DFFE(YC2_q_b[15]_PORT_A_data_in, YC2_q_b[15]_clock_0, , , );
YC2_q_b[15]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[15]_PORT_A_address_reg = DFFE(YC2_q_b[15]_PORT_A_address, YC2_q_b[15]_clock_0, , , );
YC2_q_b[15]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[15]_PORT_B_address_reg = DFFE(YC2_q_b[15]_PORT_B_address, YC2_q_b[15]_clock_1, , , );
YC2_q_b[15]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[15]_PORT_A_write_enable_reg = DFFE(YC2_q_b[15]_PORT_A_write_enable, YC2_q_b[15]_clock_0, , , );
YC2_q_b[15]_PORT_B_read_enable = VCC;
YC2_q_b[15]_PORT_B_read_enable_reg = DFFE(YC2_q_b[15]_PORT_B_read_enable, YC2_q_b[15]_clock_1, , , );
YC2_q_b[15]_clock_0 = CLOCK_50;
YC2_q_b[15]_clock_1 = CLOCK_50;
YC2_q_b[15]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[15]_PORT_B_data_out = MEMORY(YC2_q_b[15]_PORT_A_data_in_reg, , YC2_q_b[15]_PORT_A_address_reg, YC2_q_b[15]_PORT_B_address_reg, YC2_q_b[15]_PORT_A_write_enable_reg, , , YC2_q_b[15]_PORT_B_read_enable_reg, , , YC2_q_b[15]_clock_0, YC2_q_b[15]_clock_1, YC2_q_b[15]_clock_enable_0, , , , , );
YC2_q_b[15] = YC2_q_b[15]_PORT_B_data_out[0];


--YC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[14]_PORT_A_data_in = TC1L816;
YC2_q_b[14]_PORT_A_data_in_reg = DFFE(YC2_q_b[14]_PORT_A_data_in, YC2_q_b[14]_clock_0, , , );
YC2_q_b[14]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[14]_PORT_A_address_reg = DFFE(YC2_q_b[14]_PORT_A_address, YC2_q_b[14]_clock_0, , , );
YC2_q_b[14]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[14]_PORT_B_address_reg = DFFE(YC2_q_b[14]_PORT_B_address, YC2_q_b[14]_clock_1, , , );
YC2_q_b[14]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[14]_PORT_A_write_enable_reg = DFFE(YC2_q_b[14]_PORT_A_write_enable, YC2_q_b[14]_clock_0, , , );
YC2_q_b[14]_PORT_B_read_enable = VCC;
YC2_q_b[14]_PORT_B_read_enable_reg = DFFE(YC2_q_b[14]_PORT_B_read_enable, YC2_q_b[14]_clock_1, , , );
YC2_q_b[14]_clock_0 = CLOCK_50;
YC2_q_b[14]_clock_1 = CLOCK_50;
YC2_q_b[14]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[14]_PORT_B_data_out = MEMORY(YC2_q_b[14]_PORT_A_data_in_reg, , YC2_q_b[14]_PORT_A_address_reg, YC2_q_b[14]_PORT_B_address_reg, YC2_q_b[14]_PORT_A_write_enable_reg, , , YC2_q_b[14]_PORT_B_read_enable_reg, , , YC2_q_b[14]_clock_0, YC2_q_b[14]_clock_1, YC2_q_b[14]_clock_enable_0, , , , , );
YC2_q_b[14] = YC2_q_b[14]_PORT_B_data_out[0];


--TC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
TC1L42_adder_eqn = ( !TC1_F_pc[12] ) + ( GND ) + ( TC1L47 );
TC1L42 = SUM(TC1L42_adder_eqn);

--TC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
TC1L43_adder_eqn = ( !TC1_F_pc[12] ) + ( GND ) + ( TC1L47 );
TC1L43 = CARRY(TC1L43_adder_eqn);


--YC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[14]_PORT_A_data_in = TC1L816;
YC1_q_b[14]_PORT_A_data_in_reg = DFFE(YC1_q_b[14]_PORT_A_data_in, YC1_q_b[14]_clock_0, , , );
YC1_q_b[14]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[14]_PORT_A_address_reg = DFFE(YC1_q_b[14]_PORT_A_address, YC1_q_b[14]_clock_0, , , );
YC1_q_b[14]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[14]_PORT_B_address_reg = DFFE(YC1_q_b[14]_PORT_B_address, YC1_q_b[14]_clock_1, , , );
YC1_q_b[14]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[14]_PORT_A_write_enable_reg = DFFE(YC1_q_b[14]_PORT_A_write_enable, YC1_q_b[14]_clock_0, , , );
YC1_q_b[14]_PORT_B_read_enable = VCC;
YC1_q_b[14]_PORT_B_read_enable_reg = DFFE(YC1_q_b[14]_PORT_B_read_enable, YC1_q_b[14]_clock_1, , , );
YC1_q_b[14]_clock_0 = CLOCK_50;
YC1_q_b[14]_clock_1 = CLOCK_50;
YC1_q_b[14]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[14]_PORT_B_data_out = MEMORY(YC1_q_b[14]_PORT_A_data_in_reg, , YC1_q_b[14]_PORT_A_address_reg, YC1_q_b[14]_PORT_B_address_reg, YC1_q_b[14]_PORT_A_write_enable_reg, , , YC1_q_b[14]_PORT_B_read_enable_reg, , , YC1_q_b[14]_clock_0, YC1_q_b[14]_clock_1, YC1_q_b[14]_clock_enable_0, , , , , );
YC1_q_b[14] = YC1_q_b[14]_PORT_B_data_out[0];


--YC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[13]_PORT_A_data_in = TC1L815;
YC2_q_b[13]_PORT_A_data_in_reg = DFFE(YC2_q_b[13]_PORT_A_data_in, YC2_q_b[13]_clock_0, , , );
YC2_q_b[13]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[13]_PORT_A_address_reg = DFFE(YC2_q_b[13]_PORT_A_address, YC2_q_b[13]_clock_0, , , );
YC2_q_b[13]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[13]_PORT_B_address_reg = DFFE(YC2_q_b[13]_PORT_B_address, YC2_q_b[13]_clock_1, , , );
YC2_q_b[13]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[13]_PORT_A_write_enable_reg = DFFE(YC2_q_b[13]_PORT_A_write_enable, YC2_q_b[13]_clock_0, , , );
YC2_q_b[13]_PORT_B_read_enable = VCC;
YC2_q_b[13]_PORT_B_read_enable_reg = DFFE(YC2_q_b[13]_PORT_B_read_enable, YC2_q_b[13]_clock_1, , , );
YC2_q_b[13]_clock_0 = CLOCK_50;
YC2_q_b[13]_clock_1 = CLOCK_50;
YC2_q_b[13]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[13]_PORT_B_data_out = MEMORY(YC2_q_b[13]_PORT_A_data_in_reg, , YC2_q_b[13]_PORT_A_address_reg, YC2_q_b[13]_PORT_B_address_reg, YC2_q_b[13]_PORT_A_write_enable_reg, , , YC2_q_b[13]_PORT_B_read_enable_reg, , , YC2_q_b[13]_clock_0, YC2_q_b[13]_clock_1, YC2_q_b[13]_clock_enable_0, , , , , );
YC2_q_b[13] = YC2_q_b[13]_PORT_B_data_out[0];


--TC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
TC1L46_adder_eqn = ( TC1_F_pc[11] ) + ( GND ) + ( TC1L35 );
TC1L46 = SUM(TC1L46_adder_eqn);

--TC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
TC1L47_adder_eqn = ( TC1_F_pc[11] ) + ( GND ) + ( TC1L35 );
TC1L47 = CARRY(TC1L47_adder_eqn);


--YC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[13]_PORT_A_data_in = TC1L815;
YC1_q_b[13]_PORT_A_data_in_reg = DFFE(YC1_q_b[13]_PORT_A_data_in, YC1_q_b[13]_clock_0, , , );
YC1_q_b[13]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[13]_PORT_A_address_reg = DFFE(YC1_q_b[13]_PORT_A_address, YC1_q_b[13]_clock_0, , , );
YC1_q_b[13]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[13]_PORT_B_address_reg = DFFE(YC1_q_b[13]_PORT_B_address, YC1_q_b[13]_clock_1, , , );
YC1_q_b[13]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[13]_PORT_A_write_enable_reg = DFFE(YC1_q_b[13]_PORT_A_write_enable, YC1_q_b[13]_clock_0, , , );
YC1_q_b[13]_PORT_B_read_enable = VCC;
YC1_q_b[13]_PORT_B_read_enable_reg = DFFE(YC1_q_b[13]_PORT_B_read_enable, YC1_q_b[13]_clock_1, , , );
YC1_q_b[13]_clock_0 = CLOCK_50;
YC1_q_b[13]_clock_1 = CLOCK_50;
YC1_q_b[13]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[13]_PORT_B_data_out = MEMORY(YC1_q_b[13]_PORT_A_data_in_reg, , YC1_q_b[13]_PORT_A_address_reg, YC1_q_b[13]_PORT_B_address_reg, YC1_q_b[13]_PORT_A_write_enable_reg, , , YC1_q_b[13]_PORT_B_read_enable_reg, , , YC1_q_b[13]_clock_0, YC1_q_b[13]_clock_1, YC1_q_b[13]_clock_enable_0, , , , , );
YC1_q_b[13] = YC1_q_b[13]_PORT_B_data_out[0];


--TC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
TC1L50_adder_eqn = ( TC1_F_pc[1] ) + ( GND ) + ( TC1L55 );
TC1L50 = SUM(TC1L50_adder_eqn);

--TC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50
TC1L51_adder_eqn = ( TC1_F_pc[1] ) + ( GND ) + ( TC1L55 );
TC1L51 = CARRY(TC1L51_adder_eqn);


--TC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

TC1_D_iw[7] = DFFEAS(TC1L601, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--YC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[3]_PORT_A_data_in = TC1L805;
YC1_q_b[3]_PORT_A_data_in_reg = DFFE(YC1_q_b[3]_PORT_A_data_in, YC1_q_b[3]_clock_0, , , );
YC1_q_b[3]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[3]_PORT_A_address_reg = DFFE(YC1_q_b[3]_PORT_A_address, YC1_q_b[3]_clock_0, , , );
YC1_q_b[3]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[3]_PORT_B_address_reg = DFFE(YC1_q_b[3]_PORT_B_address, YC1_q_b[3]_clock_1, , , );
YC1_q_b[3]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[3]_PORT_A_write_enable_reg = DFFE(YC1_q_b[3]_PORT_A_write_enable, YC1_q_b[3]_clock_0, , , );
YC1_q_b[3]_PORT_B_read_enable = VCC;
YC1_q_b[3]_PORT_B_read_enable_reg = DFFE(YC1_q_b[3]_PORT_B_read_enable, YC1_q_b[3]_clock_1, , , );
YC1_q_b[3]_clock_0 = CLOCK_50;
YC1_q_b[3]_clock_1 = CLOCK_50;
YC1_q_b[3]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[3]_PORT_B_data_out = MEMORY(YC1_q_b[3]_PORT_A_data_in_reg, , YC1_q_b[3]_PORT_A_address_reg, YC1_q_b[3]_PORT_B_address_reg, YC1_q_b[3]_PORT_A_write_enable_reg, , , YC1_q_b[3]_PORT_B_read_enable_reg, , , YC1_q_b[3]_clock_0, YC1_q_b[3]_clock_1, YC1_q_b[3]_clock_enable_0, , , , , );
YC1_q_b[3] = YC1_q_b[3]_PORT_B_data_out[0];


--TC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

TC1_E_shift_rot_result[1] = DFFEAS(TC1L432, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[1],  ,  , TC1_E_new_inst);


--TC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
TC1L54_adder_eqn = ( TC1_F_pc[0] ) + ( VCC ) + ( !VCC );
TC1L54 = SUM(TC1L54_adder_eqn);

--TC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
TC1L55_adder_eqn = ( TC1_F_pc[0] ) + ( VCC ) + ( !VCC );
TC1L55 = CARRY(TC1L55_adder_eqn);


--TC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

TC1_D_iw[6] = DFFEAS(TC1L600, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--YC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[2]_PORT_A_data_in = TC1L804;
YC1_q_b[2]_PORT_A_data_in_reg = DFFE(YC1_q_b[2]_PORT_A_data_in, YC1_q_b[2]_clock_0, , , );
YC1_q_b[2]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[2]_PORT_A_address_reg = DFFE(YC1_q_b[2]_PORT_A_address, YC1_q_b[2]_clock_0, , , );
YC1_q_b[2]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[2]_PORT_B_address_reg = DFFE(YC1_q_b[2]_PORT_B_address, YC1_q_b[2]_clock_1, , , );
YC1_q_b[2]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[2]_PORT_A_write_enable_reg = DFFE(YC1_q_b[2]_PORT_A_write_enable, YC1_q_b[2]_clock_0, , , );
YC1_q_b[2]_PORT_B_read_enable = VCC;
YC1_q_b[2]_PORT_B_read_enable_reg = DFFE(YC1_q_b[2]_PORT_B_read_enable, YC1_q_b[2]_clock_1, , , );
YC1_q_b[2]_clock_0 = CLOCK_50;
YC1_q_b[2]_clock_1 = CLOCK_50;
YC1_q_b[2]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[2]_PORT_B_data_out = MEMORY(YC1_q_b[2]_PORT_A_data_in_reg, , YC1_q_b[2]_PORT_A_address_reg, YC1_q_b[2]_PORT_B_address_reg, YC1_q_b[2]_PORT_A_write_enable_reg, , , YC1_q_b[2]_PORT_B_read_enable_reg, , , YC1_q_b[2]_clock_0, YC1_q_b[2]_clock_1, YC1_q_b[2]_clock_enable_0, , , , , );
YC1_q_b[2] = YC1_q_b[2]_PORT_B_data_out[0];


--TC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
TC1L114_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[1]) ) + ( TC1_E_src1[1] ) + ( TC1L123 );
TC1L114 = SUM(TC1L114_adder_eqn);

--TC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
TC1L115_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[1]) ) + ( TC1_E_src1[1] ) + ( TC1L123 );
TC1L115 = CARRY(TC1L115_adder_eqn);


--TC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

TC1_F_pc[9] = DFFEAS(TC1L649, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

TC1_F_pc[10] = DFFEAS(TC1L650, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

TC1_F_pc[11] = DFFEAS(TC1L651, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

TC1_F_pc[13] = DFFEAS(TC1L653, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

TC1_av_ld_byte0_data[1] = DFFEAS(HC1_src_data[1], CLOCK_50, !ZD2_r_sync_rst,  , TC1L859, TC1_av_ld_byte1_data[1],  ,  , TC1L936);


--TC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

TC1_W_alu_result[1] = DFFEAS(TC1L308, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

TC1_av_ld_byte0_data[2] = DFFEAS(HC1_src_data[2], CLOCK_50, !ZD2_r_sync_rst,  , TC1L859, TC1_av_ld_byte1_data[2],  ,  , TC1L936);


--TC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

TC1_av_ld_byte0_data[3] = DFFEAS(HC1_src_data[3], CLOCK_50, !ZD2_r_sync_rst,  , TC1L859, TC1_av_ld_byte1_data[3],  ,  , TC1L936);


--TC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

TC1_av_ld_byte0_data[4] = DFFEAS(HC1_src_data[4], CLOCK_50, !ZD2_r_sync_rst,  , TC1L859, TC1_av_ld_byte1_data[4],  ,  , TC1L936);


--TC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

TC1_av_ld_byte0_data[5] = DFFEAS(HC1_src_data[5], CLOCK_50, !ZD2_r_sync_rst,  , TC1L859, TC1_av_ld_byte1_data[5],  ,  , TC1L936);


--TC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

TC1_av_ld_byte0_data[6] = DFFEAS(HC1_src_data[6], CLOCK_50, !ZD2_r_sync_rst,  , TC1L859, TC1_av_ld_byte1_data[6],  ,  , TC1L936);


--TC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

TC1_av_ld_byte0_data[7] = DFFEAS(HC1_src_data[7], CLOCK_50, !ZD2_r_sync_rst,  , TC1L859, TC1_av_ld_byte1_data[7],  ,  , TC1L936);


--EB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

EB1_count[0] = AMPP_FUNCTION(A1L10, EB1L16, !A1L2, !A1L8, EB1L57);


--EB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

EB1_td_shift[10] = AMPP_FUNCTION(A1L10, A1L11, !A1L2, !A1L8, EB1L57);


--EB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

EB1_count[8] = AMPP_FUNCTION(A1L10, EB1_count[7], !A1L2, !A1L8, EB1L57);


--PD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

PD1_sr[3] = DFFEAS(PD1L59, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--BD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

BD1_break_readreg[1] = DFFEAS(ND1_jdo[1], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

LD1_MonDReg[1] = DFFEAS(ND1_jdo[4], CLOCK_50,  ,  , LD1L50, XD1_q_a[1],  , LD1L62, !ND1_take_action_ocimem_b);


--XD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[0]_PORT_A_data_in = LD1L128;
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L161;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L161;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = LD1L123;
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = CLOCK_50;
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[0] = XD1_q_a[0]_PORT_A_data_out[0];


--TC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

TC1_E_shift_rot_cnt[4] = DFFEAS(TC1L193, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src2[4],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

TC1_E_shift_rot_cnt[3] = DFFEAS(TC1L194, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src2[3],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

TC1_E_shift_rot_cnt[2] = DFFEAS(TC1L195, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src2[2],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

TC1_E_shift_rot_cnt[1] = DFFEAS(TC1L196, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src2[1],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

TC1_E_shift_rot_cnt[0] = DFFEAS(TC1_E_src2[0], CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1L392,  ,  , !TC1_E_new_inst);


--YD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[0]_PORT_A_data_in = WB2L23;
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = !X1L2;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = X1L2;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = CLOCK_50;
YD1_q_a[0]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[0] = YD1_q_a[0]_PORT_A_data_out[0];


--ZB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

ZB1_av_readdata_pre[0] = DFFEAS(T1_ien_AF, CLOCK_50, !ZD2_r_sync_rst,  ,  , PB2_q_b[0],  ,  , T1_read_0);


--DB1_ram_block1a0 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_ram_block1a0_PORT_A_data_in = TC1_d_writedata[0];
DB1_ram_block1a0_PORT_A_data_in_reg = DFFE(DB1_ram_block1a0_PORT_A_data_in, DB1_ram_block1a0_clock_0, , , );
DB1_ram_block1a0_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a0_PORT_A_address_reg = DFFE(DB1_ram_block1a0_PORT_A_address, DB1_ram_block1a0_clock_0, , , );
DB1_ram_block1a0_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a0_PORT_B_address_reg = DFFE(DB1_ram_block1a0_PORT_B_address, DB1_ram_block1a0_clock_0, , , );
DB1_ram_block1a0_PORT_A_write_enable = R1L2;
DB1_ram_block1a0_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a0_PORT_A_write_enable, DB1_ram_block1a0_clock_0, , , );
DB1_ram_block1a0_PORT_B_read_enable = VCC;
DB1_ram_block1a0_PORT_B_read_enable_reg = DFFE(DB1_ram_block1a0_PORT_B_read_enable, DB1_ram_block1a0_clock_0, , , );
DB1_ram_block1a0_clock_0 = CLOCK_50;
DB1_ram_block1a0_PORT_B_data_out = MEMORY(DB1_ram_block1a0_PORT_A_data_in_reg, , DB1_ram_block1a0_PORT_A_address_reg, DB1_ram_block1a0_PORT_B_address_reg, DB1_ram_block1a0_PORT_A_write_enable_reg, , , DB1_ram_block1a0_PORT_B_read_enable_reg, , , DB1_ram_block1a0_clock_0, , , , , , , );
DB1_ram_block1a0 = DB1_ram_block1a0_PORT_B_data_out[0];


--TC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
TC1L118_adder_eqn = ( TC1_E_alu_sub ) + ( GND ) + ( TC1L127 );
TC1L118 = SUM(TC1L118_adder_eqn);


--TC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

TC1_E_src1[1] = DFFEAS(YC1_q_b[1], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

TC1_E_src2[24] = DFFEAS(TC1L723, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

TC1_E_src1[24] = DFFEAS(YC1_q_b[24], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

TC1_E_src2[21] = DFFEAS(TC1L720, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

TC1_E_src1[21] = DFFEAS(YC1_q_b[21], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

TC1_E_src2[20] = DFFEAS(TC1L719, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

TC1_E_src1[20] = DFFEAS(YC1_q_b[20], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

TC1_E_src2[19] = DFFEAS(TC1L718, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

TC1_E_src1[19] = DFFEAS(YC1_q_b[19], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

TC1_E_src2[18] = DFFEAS(TC1L717, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

TC1_E_src1[18] = DFFEAS(YC1_q_b[18], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

TC1_E_src2[17] = DFFEAS(TC1L716, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

TC1_E_src1[17] = DFFEAS(YC1_q_b[17], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

TC1_E_src2[16] = DFFEAS(TC1L715, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

TC1_E_src1[16] = DFFEAS(YC1_q_b[16], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

TC1_E_src2[23] = DFFEAS(TC1L722, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

TC1_E_src1[23] = DFFEAS(YC1_q_b[23], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

TC1_E_src2[22] = DFFEAS(TC1L721, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

TC1_E_src1[22] = DFFEAS(YC1_q_b[22], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

TC1_E_src2[26] = DFFEAS(TC1L725, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

TC1_E_src1[26] = DFFEAS(YC1_q_b[26], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

TC1_E_src2[25] = DFFEAS(TC1L724, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

TC1_E_src1[25] = DFFEAS(YC1_q_b[25], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

TC1_E_src2[28] = DFFEAS(TC1L727, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

TC1_E_src1[28] = DFFEAS(YC1_q_b[28], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

TC1_E_src2[27] = DFFEAS(TC1L726, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

TC1_E_src1[27] = DFFEAS(YC1_q_b[27], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

TC1_E_src1[0] = DFFEAS(YC1_q_b[0], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

TC1_E_src1[31] = DFFEAS(YC1_q_b[31], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

TC1_E_src2[30] = DFFEAS(TC1L729, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

TC1_E_src1[30] = DFFEAS(YC1_q_b[30], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

TC1_E_src2[29] = DFFEAS(TC1L728, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L731,  );


--TC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

TC1_E_src1[29] = DFFEAS(YC1_q_b[29], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L492,  );


--TC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

TC1_W_estatus_reg = DFFEAS(TC1L789, CLOCK_50, !ZD2_r_sync_rst,  , TC1_E_valid_from_R, TC1_W_status_reg_pie,  ,  , TC1_R_ctrl_exception);


--TC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

TC1_E_shift_rot_result[0] = DFFEAS(TC1L431, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[0],  ,  , TC1_E_new_inst);


--TC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
TC1L122_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[0]) ) + ( TC1_E_src1[0] ) + ( TC1L131 );
TC1L122 = SUM(TC1L122_adder_eqn);

--TC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66
TC1L123_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[0]) ) + ( TC1_E_src1[0] ) + ( TC1L131 );
TC1L123 = CARRY(TC1L123_adder_eqn);


--YD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[22]_PORT_A_data_in = WB2L24;
YD1_q_a[22]_PORT_A_data_in_reg = DFFE(YD1_q_a[22]_PORT_A_data_in, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[22]_PORT_A_address_reg = DFFE(YD1_q_a[22]_PORT_A_address, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_write_enable = !X1L2;
YD1_q_a[22]_PORT_A_write_enable_reg = DFFE(YD1_q_a[22]_PORT_A_write_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_read_enable = X1L2;
YD1_q_a[22]_PORT_A_read_enable_reg = DFFE(YD1_q_a[22]_PORT_A_read_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[22]_PORT_A_byte_mask, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_clock_0 = CLOCK_50;
YD1_q_a[22]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[22]_PORT_A_data_out = MEMORY(YD1_q_a[22]_PORT_A_data_in_reg, , YD1_q_a[22]_PORT_A_address_reg, , YD1_q_a[22]_PORT_A_write_enable_reg, YD1_q_a[22]_PORT_A_read_enable_reg, , , YD1_q_a[22]_PORT_A_byte_mask_reg, , YD1_q_a[22]_clock_0, , YD1_q_a[22]_clock_enable_0, , , , , );
YD1_q_a[22] = YD1_q_a[22]_PORT_A_data_out[0];


--YD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[23]_PORT_A_data_in = WB2L25;
YD1_q_a[23]_PORT_A_data_in_reg = DFFE(YD1_q_a[23]_PORT_A_data_in, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[23]_PORT_A_address_reg = DFFE(YD1_q_a[23]_PORT_A_address, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_write_enable = !X1L2;
YD1_q_a[23]_PORT_A_write_enable_reg = DFFE(YD1_q_a[23]_PORT_A_write_enable, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_read_enable = X1L2;
YD1_q_a[23]_PORT_A_read_enable_reg = DFFE(YD1_q_a[23]_PORT_A_read_enable, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[23]_PORT_A_byte_mask, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_clock_0 = CLOCK_50;
YD1_q_a[23]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[23]_PORT_A_data_out = MEMORY(YD1_q_a[23]_PORT_A_data_in_reg, , YD1_q_a[23]_PORT_A_address_reg, , YD1_q_a[23]_PORT_A_write_enable_reg, YD1_q_a[23]_PORT_A_read_enable_reg, , , YD1_q_a[23]_PORT_A_byte_mask_reg, , YD1_q_a[23]_clock_0, , YD1_q_a[23]_clock_enable_0, , , , , );
YD1_q_a[23] = YD1_q_a[23]_PORT_A_data_out[0];


--YD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[24]_PORT_A_data_in = WB2L26;
YD1_q_a[24]_PORT_A_data_in_reg = DFFE(YD1_q_a[24]_PORT_A_data_in, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[24]_PORT_A_address_reg = DFFE(YD1_q_a[24]_PORT_A_address, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_write_enable = !X1L2;
YD1_q_a[24]_PORT_A_write_enable_reg = DFFE(YD1_q_a[24]_PORT_A_write_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_read_enable = X1L2;
YD1_q_a[24]_PORT_A_read_enable_reg = DFFE(YD1_q_a[24]_PORT_A_read_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[24]_PORT_A_byte_mask, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_clock_0 = CLOCK_50;
YD1_q_a[24]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[24]_PORT_A_data_out = MEMORY(YD1_q_a[24]_PORT_A_data_in_reg, , YD1_q_a[24]_PORT_A_address_reg, , YD1_q_a[24]_PORT_A_write_enable_reg, YD1_q_a[24]_PORT_A_read_enable_reg, , , YD1_q_a[24]_PORT_A_byte_mask_reg, , YD1_q_a[24]_clock_0, , YD1_q_a[24]_clock_enable_0, , , , , );
YD1_q_a[24] = YD1_q_a[24]_PORT_A_data_out[0];


--YD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[25]_PORT_A_data_in = WB2L27;
YD1_q_a[25]_PORT_A_data_in_reg = DFFE(YD1_q_a[25]_PORT_A_data_in, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[25]_PORT_A_address_reg = DFFE(YD1_q_a[25]_PORT_A_address, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_write_enable = !X1L2;
YD1_q_a[25]_PORT_A_write_enable_reg = DFFE(YD1_q_a[25]_PORT_A_write_enable, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_read_enable = X1L2;
YD1_q_a[25]_PORT_A_read_enable_reg = DFFE(YD1_q_a[25]_PORT_A_read_enable, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[25]_PORT_A_byte_mask, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_clock_0 = CLOCK_50;
YD1_q_a[25]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[25]_PORT_A_data_out = MEMORY(YD1_q_a[25]_PORT_A_data_in_reg, , YD1_q_a[25]_PORT_A_address_reg, , YD1_q_a[25]_PORT_A_write_enable_reg, YD1_q_a[25]_PORT_A_read_enable_reg, , , YD1_q_a[25]_PORT_A_byte_mask_reg, , YD1_q_a[25]_clock_0, , YD1_q_a[25]_clock_enable_0, , , , , );
YD1_q_a[25] = YD1_q_a[25]_PORT_A_data_out[0];


--YD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[26]_PORT_A_data_in = WB2L28;
YD1_q_a[26]_PORT_A_data_in_reg = DFFE(YD1_q_a[26]_PORT_A_data_in, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[26]_PORT_A_address_reg = DFFE(YD1_q_a[26]_PORT_A_address, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_write_enable = !X1L2;
YD1_q_a[26]_PORT_A_write_enable_reg = DFFE(YD1_q_a[26]_PORT_A_write_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_read_enable = X1L2;
YD1_q_a[26]_PORT_A_read_enable_reg = DFFE(YD1_q_a[26]_PORT_A_read_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[26]_PORT_A_byte_mask, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_clock_0 = CLOCK_50;
YD1_q_a[26]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[26]_PORT_A_data_out = MEMORY(YD1_q_a[26]_PORT_A_data_in_reg, , YD1_q_a[26]_PORT_A_address_reg, , YD1_q_a[26]_PORT_A_write_enable_reg, YD1_q_a[26]_PORT_A_read_enable_reg, , , YD1_q_a[26]_PORT_A_byte_mask_reg, , YD1_q_a[26]_clock_0, , YD1_q_a[26]_clock_enable_0, , , , , );
YD1_q_a[26] = YD1_q_a[26]_PORT_A_data_out[0];


--YD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[11]_PORT_A_data_in = WB2L29;
YD1_q_a[11]_PORT_A_data_in_reg = DFFE(YD1_q_a[11]_PORT_A_data_in, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[11]_PORT_A_address_reg = DFFE(YD1_q_a[11]_PORT_A_address, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_write_enable = !X1L2;
YD1_q_a[11]_PORT_A_write_enable_reg = DFFE(YD1_q_a[11]_PORT_A_write_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_read_enable = X1L2;
YD1_q_a[11]_PORT_A_read_enable_reg = DFFE(YD1_q_a[11]_PORT_A_read_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[11]_PORT_A_byte_mask, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_clock_0 = CLOCK_50;
YD1_q_a[11]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[11]_PORT_A_data_out = MEMORY(YD1_q_a[11]_PORT_A_data_in_reg, , YD1_q_a[11]_PORT_A_address_reg, , YD1_q_a[11]_PORT_A_write_enable_reg, YD1_q_a[11]_PORT_A_read_enable_reg, , , YD1_q_a[11]_PORT_A_byte_mask_reg, , YD1_q_a[11]_clock_0, , YD1_q_a[11]_clock_enable_0, , , , , );
YD1_q_a[11] = YD1_q_a[11]_PORT_A_data_out[0];


--YD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[12]_PORT_A_data_in = WB2L30;
YD1_q_a[12]_PORT_A_data_in_reg = DFFE(YD1_q_a[12]_PORT_A_data_in, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[12]_PORT_A_address_reg = DFFE(YD1_q_a[12]_PORT_A_address, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_write_enable = !X1L2;
YD1_q_a[12]_PORT_A_write_enable_reg = DFFE(YD1_q_a[12]_PORT_A_write_enable, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_read_enable = X1L2;
YD1_q_a[12]_PORT_A_read_enable_reg = DFFE(YD1_q_a[12]_PORT_A_read_enable, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[12]_PORT_A_byte_mask, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_clock_0 = CLOCK_50;
YD1_q_a[12]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[12]_PORT_A_data_out = MEMORY(YD1_q_a[12]_PORT_A_data_in_reg, , YD1_q_a[12]_PORT_A_address_reg, , YD1_q_a[12]_PORT_A_write_enable_reg, YD1_q_a[12]_PORT_A_read_enable_reg, , , YD1_q_a[12]_PORT_A_byte_mask_reg, , YD1_q_a[12]_clock_0, , YD1_q_a[12]_clock_enable_0, , , , , );
YD1_q_a[12] = YD1_q_a[12]_PORT_A_data_out[0];


--YD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[13]_PORT_A_data_in = WB2L31;
YD1_q_a[13]_PORT_A_data_in_reg = DFFE(YD1_q_a[13]_PORT_A_data_in, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[13]_PORT_A_address_reg = DFFE(YD1_q_a[13]_PORT_A_address, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_write_enable = !X1L2;
YD1_q_a[13]_PORT_A_write_enable_reg = DFFE(YD1_q_a[13]_PORT_A_write_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_read_enable = X1L2;
YD1_q_a[13]_PORT_A_read_enable_reg = DFFE(YD1_q_a[13]_PORT_A_read_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[13]_PORT_A_byte_mask, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_clock_0 = CLOCK_50;
YD1_q_a[13]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[13]_PORT_A_data_out = MEMORY(YD1_q_a[13]_PORT_A_data_in_reg, , YD1_q_a[13]_PORT_A_address_reg, , YD1_q_a[13]_PORT_A_write_enable_reg, YD1_q_a[13]_PORT_A_read_enable_reg, , , YD1_q_a[13]_PORT_A_byte_mask_reg, , YD1_q_a[13]_clock_0, , YD1_q_a[13]_clock_enable_0, , , , , );
YD1_q_a[13] = YD1_q_a[13]_PORT_A_data_out[0];


--YD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[14]_PORT_A_data_in = WB2L32;
YD1_q_a[14]_PORT_A_data_in_reg = DFFE(YD1_q_a[14]_PORT_A_data_in, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[14]_PORT_A_address_reg = DFFE(YD1_q_a[14]_PORT_A_address, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_write_enable = !X1L2;
YD1_q_a[14]_PORT_A_write_enable_reg = DFFE(YD1_q_a[14]_PORT_A_write_enable, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_read_enable = X1L2;
YD1_q_a[14]_PORT_A_read_enable_reg = DFFE(YD1_q_a[14]_PORT_A_read_enable, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[14]_PORT_A_byte_mask, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_clock_0 = CLOCK_50;
YD1_q_a[14]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[14]_PORT_A_data_out = MEMORY(YD1_q_a[14]_PORT_A_data_in_reg, , YD1_q_a[14]_PORT_A_address_reg, , YD1_q_a[14]_PORT_A_write_enable_reg, YD1_q_a[14]_PORT_A_read_enable_reg, , , YD1_q_a[14]_PORT_A_byte_mask_reg, , YD1_q_a[14]_clock_0, , YD1_q_a[14]_clock_enable_0, , , , , );
YD1_q_a[14] = YD1_q_a[14]_PORT_A_data_out[0];


--YD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[15]_PORT_A_data_in = WB2L33;
YD1_q_a[15]_PORT_A_data_in_reg = DFFE(YD1_q_a[15]_PORT_A_data_in, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[15]_PORT_A_address_reg = DFFE(YD1_q_a[15]_PORT_A_address, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_write_enable = !X1L2;
YD1_q_a[15]_PORT_A_write_enable_reg = DFFE(YD1_q_a[15]_PORT_A_write_enable, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_read_enable = X1L2;
YD1_q_a[15]_PORT_A_read_enable_reg = DFFE(YD1_q_a[15]_PORT_A_read_enable, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[15]_PORT_A_byte_mask, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_clock_0 = CLOCK_50;
YD1_q_a[15]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[15]_PORT_A_data_out = MEMORY(YD1_q_a[15]_PORT_A_data_in_reg, , YD1_q_a[15]_PORT_A_address_reg, , YD1_q_a[15]_PORT_A_write_enable_reg, YD1_q_a[15]_PORT_A_read_enable_reg, , , YD1_q_a[15]_PORT_A_byte_mask_reg, , YD1_q_a[15]_clock_0, , YD1_q_a[15]_clock_enable_0, , , , , );
YD1_q_a[15] = YD1_q_a[15]_PORT_A_data_out[0];


--YD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[16]_PORT_A_data_in = WB2L34;
YD1_q_a[16]_PORT_A_data_in_reg = DFFE(YD1_q_a[16]_PORT_A_data_in, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[16]_PORT_A_address_reg = DFFE(YD1_q_a[16]_PORT_A_address, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_write_enable = !X1L2;
YD1_q_a[16]_PORT_A_write_enable_reg = DFFE(YD1_q_a[16]_PORT_A_write_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_read_enable = X1L2;
YD1_q_a[16]_PORT_A_read_enable_reg = DFFE(YD1_q_a[16]_PORT_A_read_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[16]_PORT_A_byte_mask, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_clock_0 = CLOCK_50;
YD1_q_a[16]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[16]_PORT_A_data_out = MEMORY(YD1_q_a[16]_PORT_A_data_in_reg, , YD1_q_a[16]_PORT_A_address_reg, , YD1_q_a[16]_PORT_A_write_enable_reg, YD1_q_a[16]_PORT_A_read_enable_reg, , , YD1_q_a[16]_PORT_A_byte_mask_reg, , YD1_q_a[16]_clock_0, , YD1_q_a[16]_clock_enable_0, , , , , );
YD1_q_a[16] = YD1_q_a[16]_PORT_A_data_out[0];


--YD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[1]_PORT_A_data_in = WB2L35;
YD1_q_a[1]_PORT_A_data_in_reg = DFFE(YD1_q_a[1]_PORT_A_data_in, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[1]_PORT_A_address_reg = DFFE(YD1_q_a[1]_PORT_A_address, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_write_enable = !X1L2;
YD1_q_a[1]_PORT_A_write_enable_reg = DFFE(YD1_q_a[1]_PORT_A_write_enable, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_read_enable = X1L2;
YD1_q_a[1]_PORT_A_read_enable_reg = DFFE(YD1_q_a[1]_PORT_A_read_enable, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[1]_PORT_A_byte_mask, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_clock_0 = CLOCK_50;
YD1_q_a[1]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[1]_PORT_A_data_out = MEMORY(YD1_q_a[1]_PORT_A_data_in_reg, , YD1_q_a[1]_PORT_A_address_reg, , YD1_q_a[1]_PORT_A_write_enable_reg, YD1_q_a[1]_PORT_A_read_enable_reg, , , YD1_q_a[1]_PORT_A_byte_mask_reg, , YD1_q_a[1]_clock_0, , YD1_q_a[1]_clock_enable_0, , , , , );
YD1_q_a[1] = YD1_q_a[1]_PORT_A_data_out[0];


--YD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[2]_PORT_A_data_in = WB2L36;
YD1_q_a[2]_PORT_A_data_in_reg = DFFE(YD1_q_a[2]_PORT_A_data_in, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[2]_PORT_A_address_reg = DFFE(YD1_q_a[2]_PORT_A_address, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_write_enable = !X1L2;
YD1_q_a[2]_PORT_A_write_enable_reg = DFFE(YD1_q_a[2]_PORT_A_write_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_read_enable = X1L2;
YD1_q_a[2]_PORT_A_read_enable_reg = DFFE(YD1_q_a[2]_PORT_A_read_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[2]_PORT_A_byte_mask, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_clock_0 = CLOCK_50;
YD1_q_a[2]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[2]_PORT_A_data_out = MEMORY(YD1_q_a[2]_PORT_A_data_in_reg, , YD1_q_a[2]_PORT_A_address_reg, , YD1_q_a[2]_PORT_A_write_enable_reg, YD1_q_a[2]_PORT_A_read_enable_reg, , , YD1_q_a[2]_PORT_A_byte_mask_reg, , YD1_q_a[2]_clock_0, , YD1_q_a[2]_clock_enable_0, , , , , );
YD1_q_a[2] = YD1_q_a[2]_PORT_A_data_out[0];


--YD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[3]_PORT_A_data_in = WB2L37;
YD1_q_a[3]_PORT_A_data_in_reg = DFFE(YD1_q_a[3]_PORT_A_data_in, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[3]_PORT_A_address_reg = DFFE(YD1_q_a[3]_PORT_A_address, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_write_enable = !X1L2;
YD1_q_a[3]_PORT_A_write_enable_reg = DFFE(YD1_q_a[3]_PORT_A_write_enable, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_read_enable = X1L2;
YD1_q_a[3]_PORT_A_read_enable_reg = DFFE(YD1_q_a[3]_PORT_A_read_enable, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[3]_PORT_A_byte_mask, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_clock_0 = CLOCK_50;
YD1_q_a[3]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[3]_PORT_A_data_out = MEMORY(YD1_q_a[3]_PORT_A_data_in_reg, , YD1_q_a[3]_PORT_A_address_reg, , YD1_q_a[3]_PORT_A_write_enable_reg, YD1_q_a[3]_PORT_A_read_enable_reg, , , YD1_q_a[3]_PORT_A_byte_mask_reg, , YD1_q_a[3]_clock_0, , YD1_q_a[3]_clock_enable_0, , , , , );
YD1_q_a[3] = YD1_q_a[3]_PORT_A_data_out[0];


--YD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[4]_PORT_A_data_in = WB2L38;
YD1_q_a[4]_PORT_A_data_in_reg = DFFE(YD1_q_a[4]_PORT_A_data_in, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[4]_PORT_A_address_reg = DFFE(YD1_q_a[4]_PORT_A_address, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_write_enable = !X1L2;
YD1_q_a[4]_PORT_A_write_enable_reg = DFFE(YD1_q_a[4]_PORT_A_write_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_read_enable = X1L2;
YD1_q_a[4]_PORT_A_read_enable_reg = DFFE(YD1_q_a[4]_PORT_A_read_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[4]_PORT_A_byte_mask, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_clock_0 = CLOCK_50;
YD1_q_a[4]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[4]_PORT_A_data_out = MEMORY(YD1_q_a[4]_PORT_A_data_in_reg, , YD1_q_a[4]_PORT_A_address_reg, , YD1_q_a[4]_PORT_A_write_enable_reg, YD1_q_a[4]_PORT_A_read_enable_reg, , , YD1_q_a[4]_PORT_A_byte_mask_reg, , YD1_q_a[4]_clock_0, , YD1_q_a[4]_clock_enable_0, , , , , );
YD1_q_a[4] = YD1_q_a[4]_PORT_A_data_out[0];


--YD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[5]_PORT_A_data_in = WB2L39;
YD1_q_a[5]_PORT_A_data_in_reg = DFFE(YD1_q_a[5]_PORT_A_data_in, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[5]_PORT_A_address_reg = DFFE(YD1_q_a[5]_PORT_A_address, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_write_enable = !X1L2;
YD1_q_a[5]_PORT_A_write_enable_reg = DFFE(YD1_q_a[5]_PORT_A_write_enable, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_read_enable = X1L2;
YD1_q_a[5]_PORT_A_read_enable_reg = DFFE(YD1_q_a[5]_PORT_A_read_enable, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[5]_PORT_A_byte_mask, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_clock_0 = CLOCK_50;
YD1_q_a[5]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[5]_PORT_A_data_out = MEMORY(YD1_q_a[5]_PORT_A_data_in_reg, , YD1_q_a[5]_PORT_A_address_reg, , YD1_q_a[5]_PORT_A_write_enable_reg, YD1_q_a[5]_PORT_A_read_enable_reg, , , YD1_q_a[5]_PORT_A_byte_mask_reg, , YD1_q_a[5]_clock_0, , YD1_q_a[5]_clock_enable_0, , , , , );
YD1_q_a[5] = YD1_q_a[5]_PORT_A_data_out[0];


--YD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[9]_PORT_A_data_in = WB2L40;
YD1_q_a[9]_PORT_A_data_in_reg = DFFE(YD1_q_a[9]_PORT_A_data_in, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[9]_PORT_A_address_reg = DFFE(YD1_q_a[9]_PORT_A_address, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_write_enable = !X1L2;
YD1_q_a[9]_PORT_A_write_enable_reg = DFFE(YD1_q_a[9]_PORT_A_write_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_read_enable = X1L2;
YD1_q_a[9]_PORT_A_read_enable_reg = DFFE(YD1_q_a[9]_PORT_A_read_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[9]_PORT_A_byte_mask, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_clock_0 = CLOCK_50;
YD1_q_a[9]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[9]_PORT_A_data_out = MEMORY(YD1_q_a[9]_PORT_A_data_in_reg, , YD1_q_a[9]_PORT_A_address_reg, , YD1_q_a[9]_PORT_A_write_enable_reg, YD1_q_a[9]_PORT_A_read_enable_reg, , , YD1_q_a[9]_PORT_A_byte_mask_reg, , YD1_q_a[9]_clock_0, , YD1_q_a[9]_clock_enable_0, , , , , );
YD1_q_a[9] = YD1_q_a[9]_PORT_A_data_out[0];


--TC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

TC1_F_pc[3] = DFFEAS(TC1L654, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid, VCC,  ,  , TC1_R_ctrl_exception);


--TC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

TC1_D_iw[27] = DFFEAS(TC1L621, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

TC1_D_iw[28] = DFFEAS(TC1L622, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

TC1_D_iw[29] = DFFEAS(TC1L623, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

TC1_D_iw[30] = DFFEAS(TC1L624, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--TC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

TC1_D_iw[31] = DFFEAS(TC1L625, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  , TC1L985,  );


--YD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[10]_PORT_A_data_in = WB2L41;
YD1_q_a[10]_PORT_A_data_in_reg = DFFE(YD1_q_a[10]_PORT_A_data_in, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[10]_PORT_A_address_reg = DFFE(YD1_q_a[10]_PORT_A_address, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_write_enable = !X1L2;
YD1_q_a[10]_PORT_A_write_enable_reg = DFFE(YD1_q_a[10]_PORT_A_write_enable, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_read_enable = X1L2;
YD1_q_a[10]_PORT_A_read_enable_reg = DFFE(YD1_q_a[10]_PORT_A_read_enable, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[10]_PORT_A_byte_mask, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_clock_0 = CLOCK_50;
YD1_q_a[10]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[10]_PORT_A_data_out = MEMORY(YD1_q_a[10]_PORT_A_data_in_reg, , YD1_q_a[10]_PORT_A_address_reg, , YD1_q_a[10]_PORT_A_write_enable_reg, YD1_q_a[10]_PORT_A_read_enable_reg, , , YD1_q_a[10]_PORT_A_byte_mask_reg, , YD1_q_a[10]_clock_0, , YD1_q_a[10]_clock_enable_0, , , , , );
YD1_q_a[10] = YD1_q_a[10]_PORT_A_data_out[0];


--YD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[8]_PORT_A_data_in = WB2L42;
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = !X1L2;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = X1L2;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = CLOCK_50;
YD1_q_a[8]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[8] = YD1_q_a[8]_PORT_A_data_out[0];


--TC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

TC1_F_pc[2] = DFFEAS(TC1L643, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

TC1_F_pc[4] = DFFEAS(TC1L644, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

TC1_F_pc[5] = DFFEAS(TC1L645, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--YD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[17]_PORT_A_data_in = WB2L43;
YD1_q_a[17]_PORT_A_data_in_reg = DFFE(YD1_q_a[17]_PORT_A_data_in, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[17]_PORT_A_address_reg = DFFE(YD1_q_a[17]_PORT_A_address, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_write_enable = !X1L2;
YD1_q_a[17]_PORT_A_write_enable_reg = DFFE(YD1_q_a[17]_PORT_A_write_enable, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_read_enable = X1L2;
YD1_q_a[17]_PORT_A_read_enable_reg = DFFE(YD1_q_a[17]_PORT_A_read_enable, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[17]_PORT_A_byte_mask, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_clock_0 = CLOCK_50;
YD1_q_a[17]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[17]_PORT_A_data_out = MEMORY(YD1_q_a[17]_PORT_A_data_in_reg, , YD1_q_a[17]_PORT_A_address_reg, , YD1_q_a[17]_PORT_A_write_enable_reg, YD1_q_a[17]_PORT_A_read_enable_reg, , , YD1_q_a[17]_PORT_A_byte_mask_reg, , YD1_q_a[17]_clock_0, , YD1_q_a[17]_clock_enable_0, , , , , );
YD1_q_a[17] = YD1_q_a[17]_PORT_A_data_out[0];


--TC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

TC1_F_pc[8] = DFFEAS(TC1L648, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

TC1_F_pc[7] = DFFEAS(TC1L647, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

TC1_F_pc[6] = DFFEAS(TC1L646, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--YD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[18]_PORT_A_data_in = WB2L44;
YD1_q_a[18]_PORT_A_data_in_reg = DFFE(YD1_q_a[18]_PORT_A_data_in, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[18]_PORT_A_address_reg = DFFE(YD1_q_a[18]_PORT_A_address, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_write_enable = !X1L2;
YD1_q_a[18]_PORT_A_write_enable_reg = DFFE(YD1_q_a[18]_PORT_A_write_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_read_enable = X1L2;
YD1_q_a[18]_PORT_A_read_enable_reg = DFFE(YD1_q_a[18]_PORT_A_read_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[18]_PORT_A_byte_mask, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_clock_0 = CLOCK_50;
YD1_q_a[18]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[18]_PORT_A_data_out = MEMORY(YD1_q_a[18]_PORT_A_data_in_reg, , YD1_q_a[18]_PORT_A_address_reg, , YD1_q_a[18]_PORT_A_write_enable_reg, YD1_q_a[18]_PORT_A_read_enable_reg, , , YD1_q_a[18]_PORT_A_byte_mask_reg, , YD1_q_a[18]_clock_0, , YD1_q_a[18]_clock_enable_0, , , , , );
YD1_q_a[18] = YD1_q_a[18]_PORT_A_data_out[0];


--TC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

TC1_E_shift_rot_result[17] = DFFEAS(TC1L448, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[17],  ,  , TC1_E_new_inst);


--YD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[19]_PORT_A_data_in = WB2L45;
YD1_q_a[19]_PORT_A_data_in_reg = DFFE(YD1_q_a[19]_PORT_A_data_in, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[19]_PORT_A_address_reg = DFFE(YD1_q_a[19]_PORT_A_address, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_write_enable = !X1L2;
YD1_q_a[19]_PORT_A_write_enable_reg = DFFE(YD1_q_a[19]_PORT_A_write_enable, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_read_enable = X1L2;
YD1_q_a[19]_PORT_A_read_enable_reg = DFFE(YD1_q_a[19]_PORT_A_read_enable, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[19]_PORT_A_byte_mask, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_clock_0 = CLOCK_50;
YD1_q_a[19]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[19]_PORT_A_data_out = MEMORY(YD1_q_a[19]_PORT_A_data_in_reg, , YD1_q_a[19]_PORT_A_address_reg, , YD1_q_a[19]_PORT_A_write_enable_reg, YD1_q_a[19]_PORT_A_read_enable_reg, , , YD1_q_a[19]_PORT_A_byte_mask_reg, , YD1_q_a[19]_clock_0, , YD1_q_a[19]_clock_enable_0, , , , , );
YD1_q_a[19] = YD1_q_a[19]_PORT_A_data_out[0];


--YD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[21]_PORT_A_data_in = WB2L46;
YD1_q_a[21]_PORT_A_data_in_reg = DFFE(YD1_q_a[21]_PORT_A_data_in, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[21]_PORT_A_address_reg = DFFE(YD1_q_a[21]_PORT_A_address, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_write_enable = !X1L2;
YD1_q_a[21]_PORT_A_write_enable_reg = DFFE(YD1_q_a[21]_PORT_A_write_enable, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_read_enable = X1L2;
YD1_q_a[21]_PORT_A_read_enable_reg = DFFE(YD1_q_a[21]_PORT_A_read_enable, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[21]_PORT_A_byte_mask, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_clock_0 = CLOCK_50;
YD1_q_a[21]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[21]_PORT_A_data_out = MEMORY(YD1_q_a[21]_PORT_A_data_in_reg, , YD1_q_a[21]_PORT_A_address_reg, , YD1_q_a[21]_PORT_A_write_enable_reg, YD1_q_a[21]_PORT_A_read_enable_reg, , , YD1_q_a[21]_PORT_A_byte_mask_reg, , YD1_q_a[21]_clock_0, , YD1_q_a[21]_clock_enable_0, , , , , );
YD1_q_a[21] = YD1_q_a[21]_PORT_A_data_out[0];


--YD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[20]_PORT_A_data_in = WB2L47;
YD1_q_a[20]_PORT_A_data_in_reg = DFFE(YD1_q_a[20]_PORT_A_data_in, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[20]_PORT_A_address_reg = DFFE(YD1_q_a[20]_PORT_A_address, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_write_enable = !X1L2;
YD1_q_a[20]_PORT_A_write_enable_reg = DFFE(YD1_q_a[20]_PORT_A_write_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_read_enable = X1L2;
YD1_q_a[20]_PORT_A_read_enable_reg = DFFE(YD1_q_a[20]_PORT_A_read_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[20]_PORT_A_byte_mask, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_clock_0 = CLOCK_50;
YD1_q_a[20]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[20]_PORT_A_data_out = MEMORY(YD1_q_a[20]_PORT_A_data_in_reg, , YD1_q_a[20]_PORT_A_address_reg, , YD1_q_a[20]_PORT_A_write_enable_reg, YD1_q_a[20]_PORT_A_read_enable_reg, , , YD1_q_a[20]_PORT_A_byte_mask_reg, , YD1_q_a[20]_clock_0, , YD1_q_a[20]_clock_enable_0, , , , , );
YD1_q_a[20] = YD1_q_a[20]_PORT_A_data_out[0];


--TC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

TC1_F_pc[1] = DFFEAS(TC1L642, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--YD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[7]_PORT_A_data_in = WB2L48;
YD1_q_a[7]_PORT_A_data_in_reg = DFFE(YD1_q_a[7]_PORT_A_data_in, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[7]_PORT_A_address_reg = DFFE(YD1_q_a[7]_PORT_A_address, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_write_enable = !X1L2;
YD1_q_a[7]_PORT_A_write_enable_reg = DFFE(YD1_q_a[7]_PORT_A_write_enable, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_read_enable = X1L2;
YD1_q_a[7]_PORT_A_read_enable_reg = DFFE(YD1_q_a[7]_PORT_A_read_enable, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[7]_PORT_A_byte_mask, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_clock_0 = CLOCK_50;
YD1_q_a[7]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[7]_PORT_A_data_out = MEMORY(YD1_q_a[7]_PORT_A_data_in_reg, , YD1_q_a[7]_PORT_A_address_reg, , YD1_q_a[7]_PORT_A_write_enable_reg, YD1_q_a[7]_PORT_A_read_enable_reg, , , YD1_q_a[7]_PORT_A_byte_mask_reg, , YD1_q_a[7]_clock_0, , YD1_q_a[7]_clock_enable_0, , , , , );
YD1_q_a[7] = YD1_q_a[7]_PORT_A_data_out[0];


--TC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

TC1_F_pc[0] = DFFEAS(TC1L641, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--YD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[6]_PORT_A_data_in = WB2L49;
YD1_q_a[6]_PORT_A_data_in_reg = DFFE(YD1_q_a[6]_PORT_A_data_in, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[6]_PORT_A_address_reg = DFFE(YD1_q_a[6]_PORT_A_address, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_write_enable = !X1L2;
YD1_q_a[6]_PORT_A_write_enable_reg = DFFE(YD1_q_a[6]_PORT_A_write_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_read_enable = X1L2;
YD1_q_a[6]_PORT_A_read_enable_reg = DFFE(YD1_q_a[6]_PORT_A_read_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[6]_PORT_A_byte_mask, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_clock_0 = CLOCK_50;
YD1_q_a[6]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[6]_PORT_A_data_out = MEMORY(YD1_q_a[6]_PORT_A_data_in_reg, , YD1_q_a[6]_PORT_A_address_reg, , YD1_q_a[6]_PORT_A_write_enable_reg, YD1_q_a[6]_PORT_A_read_enable_reg, , , YD1_q_a[6]_PORT_A_byte_mask_reg, , YD1_q_a[6]_clock_0, , YD1_q_a[6]_clock_enable_0, , , , , );
YD1_q_a[6] = YD1_q_a[6]_PORT_A_data_out[0];


--LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
LD1L2_adder_eqn = ( LD1_MonAReg[10] ) + ( VCC ) + ( LD1L8 );
LD1L2 = SUM(LD1L2_adder_eqn);


--DB1_ram_block1a1 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_ram_block1a1_PORT_A_data_in = TC1_d_writedata[1];
DB1_ram_block1a1_PORT_A_data_in_reg = DFFE(DB1_ram_block1a1_PORT_A_data_in, DB1_ram_block1a1_clock_0, , , );
DB1_ram_block1a1_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a1_PORT_A_address_reg = DFFE(DB1_ram_block1a1_PORT_A_address, DB1_ram_block1a1_clock_0, , , );
DB1_ram_block1a1_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a1_PORT_B_address_reg = DFFE(DB1_ram_block1a1_PORT_B_address, DB1_ram_block1a1_clock_0, , , );
DB1_ram_block1a1_PORT_A_write_enable = R1L2;
DB1_ram_block1a1_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a1_PORT_A_write_enable, DB1_ram_block1a1_clock_0, , , );
DB1_ram_block1a1_PORT_B_read_enable = VCC;
DB1_ram_block1a1_PORT_B_read_enable_reg = DFFE(DB1_ram_block1a1_PORT_B_read_enable, DB1_ram_block1a1_clock_0, , , );
DB1_ram_block1a1_clock_0 = CLOCK_50;
DB1_ram_block1a1_PORT_B_data_out = MEMORY(DB1_ram_block1a1_PORT_A_data_in_reg, , DB1_ram_block1a1_PORT_A_address_reg, DB1_ram_block1a1_PORT_B_address_reg, DB1_ram_block1a1_PORT_A_write_enable_reg, , , DB1_ram_block1a1_PORT_B_read_enable_reg, , , DB1_ram_block1a1_clock_0, , , , , , , );
DB1_ram_block1a1 = DB1_ram_block1a1_PORT_B_data_out[0];


--ZB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

ZB1_av_readdata_pre[1] = DFFEAS(T1_ien_AE, CLOCK_50, !ZD2_r_sync_rst,  ,  , PB2_q_b[1],  ,  , T1_read_0);


--DB1_ram_block1a2 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_ram_block1a2_PORT_A_data_in = TC1_d_writedata[2];
DB1_ram_block1a2_PORT_A_data_in_reg = DFFE(DB1_ram_block1a2_PORT_A_data_in, DB1_ram_block1a2_clock_0, , , );
DB1_ram_block1a2_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a2_PORT_A_address_reg = DFFE(DB1_ram_block1a2_PORT_A_address, DB1_ram_block1a2_clock_0, , , );
DB1_ram_block1a2_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a2_PORT_B_address_reg = DFFE(DB1_ram_block1a2_PORT_B_address, DB1_ram_block1a2_clock_0, , , );
DB1_ram_block1a2_PORT_A_write_enable = R1L2;
DB1_ram_block1a2_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a2_PORT_A_write_enable, DB1_ram_block1a2_clock_0, , , );
DB1_ram_block1a2_PORT_B_read_enable = VCC;
DB1_ram_block1a2_PORT_B_read_enable_reg = DFFE(DB1_ram_block1a2_PORT_B_read_enable, DB1_ram_block1a2_clock_0, , , );
DB1_ram_block1a2_clock_0 = CLOCK_50;
DB1_ram_block1a2_PORT_B_data_out = MEMORY(DB1_ram_block1a2_PORT_A_data_in_reg, , DB1_ram_block1a2_PORT_A_address_reg, DB1_ram_block1a2_PORT_B_address_reg, DB1_ram_block1a2_PORT_A_write_enable_reg, , , DB1_ram_block1a2_PORT_B_read_enable_reg, , , DB1_ram_block1a2_clock_0, , , , , , , );
DB1_ram_block1a2 = DB1_ram_block1a2_PORT_B_data_out[0];


--ZB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

ZB1_av_readdata_pre[2] = DFFEAS(A1L63, CLOCK_50, !ZD2_r_sync_rst,  ,  , PB2_q_b[2],  ,  , T1_read_0);


--ZB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

ZB1_av_readdata_pre[3] = DFFEAS(A1L63, CLOCK_50, !ZD2_r_sync_rst,  ,  , PB2_q_b[3],  ,  , T1_read_0);


--DB1_ram_block1a3 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_ram_block1a3_PORT_A_data_in = TC1_d_writedata[3];
DB1_ram_block1a3_PORT_A_data_in_reg = DFFE(DB1_ram_block1a3_PORT_A_data_in, DB1_ram_block1a3_clock_0, , , );
DB1_ram_block1a3_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a3_PORT_A_address_reg = DFFE(DB1_ram_block1a3_PORT_A_address, DB1_ram_block1a3_clock_0, , , );
DB1_ram_block1a3_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a3_PORT_B_address_reg = DFFE(DB1_ram_block1a3_PORT_B_address, DB1_ram_block1a3_clock_0, , , );
DB1_ram_block1a3_PORT_A_write_enable = R1L2;
DB1_ram_block1a3_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a3_PORT_A_write_enable, DB1_ram_block1a3_clock_0, , , );
DB1_ram_block1a3_PORT_B_read_enable = VCC;
DB1_ram_block1a3_PORT_B_read_enable_reg = DFFE(DB1_ram_block1a3_PORT_B_read_enable, DB1_ram_block1a3_clock_0, , , );
DB1_ram_block1a3_clock_0 = CLOCK_50;
DB1_ram_block1a3_PORT_B_data_out = MEMORY(DB1_ram_block1a3_PORT_A_data_in_reg, , DB1_ram_block1a3_PORT_A_address_reg, DB1_ram_block1a3_PORT_B_address_reg, DB1_ram_block1a3_PORT_A_write_enable_reg, , , DB1_ram_block1a3_PORT_B_read_enable_reg, , , DB1_ram_block1a3_clock_0, , , , , , , );
DB1_ram_block1a3 = DB1_ram_block1a3_PORT_B_data_out[0];


--DB1_ram_block1a4 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_ram_block1a4_PORT_A_data_in = TC1_d_writedata[4];
DB1_ram_block1a4_PORT_A_data_in_reg = DFFE(DB1_ram_block1a4_PORT_A_data_in, DB1_ram_block1a4_clock_0, , , );
DB1_ram_block1a4_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a4_PORT_A_address_reg = DFFE(DB1_ram_block1a4_PORT_A_address, DB1_ram_block1a4_clock_0, , , );
DB1_ram_block1a4_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a4_PORT_B_address_reg = DFFE(DB1_ram_block1a4_PORT_B_address, DB1_ram_block1a4_clock_0, , , );
DB1_ram_block1a4_PORT_A_write_enable = R1L2;
DB1_ram_block1a4_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a4_PORT_A_write_enable, DB1_ram_block1a4_clock_0, , , );
DB1_ram_block1a4_PORT_B_read_enable = VCC;
DB1_ram_block1a4_PORT_B_read_enable_reg = DFFE(DB1_ram_block1a4_PORT_B_read_enable, DB1_ram_block1a4_clock_0, , , );
DB1_ram_block1a4_clock_0 = CLOCK_50;
DB1_ram_block1a4_PORT_B_data_out = MEMORY(DB1_ram_block1a4_PORT_A_data_in_reg, , DB1_ram_block1a4_PORT_A_address_reg, DB1_ram_block1a4_PORT_B_address_reg, DB1_ram_block1a4_PORT_A_write_enable_reg, , , DB1_ram_block1a4_PORT_B_read_enable_reg, , , DB1_ram_block1a4_clock_0, , , , , , , );
DB1_ram_block1a4 = DB1_ram_block1a4_PORT_B_data_out[0];


--ZB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

ZB1_av_readdata_pre[4] = DFFEAS(A1L63, CLOCK_50, !ZD2_r_sync_rst,  ,  , PB2_q_b[4],  ,  , T1_read_0);


--DB1_ram_block1a5 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_ram_block1a5_PORT_A_data_in = TC1_d_writedata[5];
DB1_ram_block1a5_PORT_A_data_in_reg = DFFE(DB1_ram_block1a5_PORT_A_data_in, DB1_ram_block1a5_clock_0, , , );
DB1_ram_block1a5_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a5_PORT_A_address_reg = DFFE(DB1_ram_block1a5_PORT_A_address, DB1_ram_block1a5_clock_0, , , );
DB1_ram_block1a5_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a5_PORT_B_address_reg = DFFE(DB1_ram_block1a5_PORT_B_address, DB1_ram_block1a5_clock_0, , , );
DB1_ram_block1a5_PORT_A_write_enable = R1L2;
DB1_ram_block1a5_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a5_PORT_A_write_enable, DB1_ram_block1a5_clock_0, , , );
DB1_ram_block1a5_PORT_B_read_enable = VCC;
DB1_ram_block1a5_PORT_B_read_enable_reg = DFFE(DB1_ram_block1a5_PORT_B_read_enable, DB1_ram_block1a5_clock_0, , , );
DB1_ram_block1a5_clock_0 = CLOCK_50;
DB1_ram_block1a5_PORT_B_data_out = MEMORY(DB1_ram_block1a5_PORT_A_data_in_reg, , DB1_ram_block1a5_PORT_A_address_reg, DB1_ram_block1a5_PORT_B_address_reg, DB1_ram_block1a5_PORT_A_write_enable_reg, , , DB1_ram_block1a5_PORT_B_read_enable_reg, , , DB1_ram_block1a5_clock_0, , , , , , , );
DB1_ram_block1a5 = DB1_ram_block1a5_PORT_B_data_out[0];


--ZB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

ZB1_av_readdata_pre[5] = DFFEAS(A1L63, CLOCK_50, !ZD2_r_sync_rst,  ,  , PB2_q_b[5],  ,  , T1_read_0);


--DB1_ram_block1a6 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_ram_block1a6_PORT_A_data_in = TC1_d_writedata[6];
DB1_ram_block1a6_PORT_A_data_in_reg = DFFE(DB1_ram_block1a6_PORT_A_data_in, DB1_ram_block1a6_clock_0, , , );
DB1_ram_block1a6_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a6_PORT_A_address_reg = DFFE(DB1_ram_block1a6_PORT_A_address, DB1_ram_block1a6_clock_0, , , );
DB1_ram_block1a6_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a6_PORT_B_address_reg = DFFE(DB1_ram_block1a6_PORT_B_address, DB1_ram_block1a6_clock_0, , , );
DB1_ram_block1a6_PORT_A_write_enable = R1L2;
DB1_ram_block1a6_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a6_PORT_A_write_enable, DB1_ram_block1a6_clock_0, , , );
DB1_ram_block1a6_PORT_B_read_enable = VCC;
DB1_ram_block1a6_PORT_B_read_enable_reg = DFFE(DB1_ram_block1a6_PORT_B_read_enable, DB1_ram_block1a6_clock_0, , , );
DB1_ram_block1a6_clock_0 = CLOCK_50;
DB1_ram_block1a6_PORT_B_data_out = MEMORY(DB1_ram_block1a6_PORT_A_data_in_reg, , DB1_ram_block1a6_PORT_A_address_reg, DB1_ram_block1a6_PORT_B_address_reg, DB1_ram_block1a6_PORT_A_write_enable_reg, , , DB1_ram_block1a6_PORT_B_read_enable_reg, , , DB1_ram_block1a6_clock_0, , , , , , , );
DB1_ram_block1a6 = DB1_ram_block1a6_PORT_B_data_out[0];


--ZB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

ZB1_av_readdata_pre[6] = DFFEAS(A1L63, CLOCK_50, !ZD2_r_sync_rst,  ,  , PB2_q_b[6],  ,  , T1_read_0);


--DB1_ram_block1a7 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_ram_block1a7_PORT_A_data_in = TC1_d_writedata[7];
DB1_ram_block1a7_PORT_A_data_in_reg = DFFE(DB1_ram_block1a7_PORT_A_data_in, DB1_ram_block1a7_clock_0, , , );
DB1_ram_block1a7_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a7_PORT_A_address_reg = DFFE(DB1_ram_block1a7_PORT_A_address, DB1_ram_block1a7_clock_0, , , );
DB1_ram_block1a7_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB1_ram_block1a7_PORT_B_address_reg = DFFE(DB1_ram_block1a7_PORT_B_address, DB1_ram_block1a7_clock_0, , , );
DB1_ram_block1a7_PORT_A_write_enable = R1L2;
DB1_ram_block1a7_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a7_PORT_A_write_enable, DB1_ram_block1a7_clock_0, , , );
DB1_ram_block1a7_PORT_B_read_enable = VCC;
DB1_ram_block1a7_PORT_B_read_enable_reg = DFFE(DB1_ram_block1a7_PORT_B_read_enable, DB1_ram_block1a7_clock_0, , , );
DB1_ram_block1a7_clock_0 = CLOCK_50;
DB1_ram_block1a7_PORT_B_data_out = MEMORY(DB1_ram_block1a7_PORT_A_data_in_reg, , DB1_ram_block1a7_PORT_A_address_reg, DB1_ram_block1a7_PORT_B_address_reg, DB1_ram_block1a7_PORT_A_write_enable_reg, , , DB1_ram_block1a7_PORT_B_read_enable_reg, , , DB1_ram_block1a7_clock_0, , , , , , , );
DB1_ram_block1a7 = DB1_ram_block1a7_PORT_B_data_out[0];


--ZB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

ZB1_av_readdata_pre[7] = DFFEAS(A1L63, CLOCK_50, !ZD2_r_sync_rst,  ,  , PB2_q_b[7],  ,  , T1_read_0);


--PB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[7]_PORT_A_data_in = TC1_d_writedata[7];
PB1_q_b[7]_PORT_A_data_in_reg = DFFE(PB1_q_b[7]_PORT_A_data_in, PB1_q_b[7]_clock_0, , , );
PB1_q_b[7]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[7]_PORT_A_address_reg = DFFE(PB1_q_b[7]_PORT_A_address, PB1_q_b[7]_clock_0, , , );
PB1_q_b[7]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[7]_PORT_B_address_reg = DFFE(PB1_q_b[7]_PORT_B_address, PB1_q_b[7]_clock_1, , , PB1_q_b[7]_clock_enable_1);
PB1_q_b[7]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[7]_PORT_A_write_enable_reg = DFFE(PB1_q_b[7]_PORT_A_write_enable, PB1_q_b[7]_clock_0, , , );
PB1_q_b[7]_PORT_B_read_enable = VCC;
PB1_q_b[7]_PORT_B_read_enable_reg = DFFE(PB1_q_b[7]_PORT_B_read_enable, PB1_q_b[7]_clock_1, , , PB1_q_b[7]_clock_enable_1);
PB1_q_b[7]_clock_0 = CLOCK_50;
PB1_q_b[7]_clock_1 = CLOCK_50;
PB1_q_b[7]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[7]_clock_enable_1 = T1L84;
PB1_q_b[7]_PORT_B_data_out = MEMORY(PB1_q_b[7]_PORT_A_data_in_reg, , PB1_q_b[7]_PORT_A_address_reg, PB1_q_b[7]_PORT_B_address_reg, PB1_q_b[7]_PORT_A_write_enable_reg, , , PB1_q_b[7]_PORT_B_read_enable_reg, , , PB1_q_b[7]_clock_0, PB1_q_b[7]_clock_1, PB1_q_b[7]_clock_enable_0, PB1_q_b[7]_clock_enable_1, , , , );
PB1_q_b[7] = PB1_q_b[7]_PORT_B_data_out[0];


--EB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

EB1_count[7] = AMPP_FUNCTION(A1L10, EB1_count[6], !A1L2, !A1L8, EB1L57);


--PD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

PD1_sr[4] = DFFEAS(PD1L60, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--BD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

BD1_break_readreg[2] = DFFEAS(ND1_jdo[2], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

LD1_MonDReg[2] = DFFEAS(ND1_jdo[5], CLOCK_50,  ,  , LD1L50, XD1_q_a[2],  , LD1L62, !ND1_take_action_ocimem_b);


--XD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[1]_PORT_A_data_in = LD1L129;
XD1_q_a[1]_PORT_A_data_in_reg = DFFE(XD1_q_a[1]_PORT_A_data_in, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[1]_PORT_A_address_reg = DFFE(XD1_q_a[1]_PORT_A_address, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_write_enable = LD1L161;
XD1_q_a[1]_PORT_A_write_enable_reg = DFFE(XD1_q_a[1]_PORT_A_write_enable, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_read_enable = !LD1L161;
XD1_q_a[1]_PORT_A_read_enable_reg = DFFE(XD1_q_a[1]_PORT_A_read_enable, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_byte_mask = LD1L123;
XD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[1]_PORT_A_byte_mask, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_clock_0 = CLOCK_50;
XD1_q_a[1]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[1]_PORT_A_data_out = MEMORY(XD1_q_a[1]_PORT_A_data_in_reg, , XD1_q_a[1]_PORT_A_address_reg, , XD1_q_a[1]_PORT_A_write_enable_reg, XD1_q_a[1]_PORT_A_read_enable_reg, , , XD1_q_a[1]_PORT_A_byte_mask_reg, , XD1_q_a[1]_clock_0, , XD1_q_a[1]_clock_enable_0, , , , , );
XD1_q_a[1] = XD1_q_a[1]_PORT_A_data_out[0];


--LD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

LD1_MonAReg[2] = DFFEAS(LD1L11, CLOCK_50,  ,  , ND1L49, ND1_jdo[26],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

LD1_MonAReg[3] = DFFEAS(LD1L15, CLOCK_50,  ,  , ND1L49, ND1_jdo[27],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

LD1_MonAReg[4] = DFFEAS(LD1L19, CLOCK_50,  ,  , ND1L49, ND1_jdo[28],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

LD1_MonAReg[5] = DFFEAS(LD1L23, CLOCK_50,  ,  , ND1L49, ND1_jdo[29],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

LD1_MonAReg[6] = DFFEAS(LD1L27, CLOCK_50,  ,  , ND1L49, ND1_jdo[30],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

LD1_MonAReg[7] = DFFEAS(LD1L31, CLOCK_50,  ,  , ND1L49, ND1_jdo[31],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

LD1_MonAReg[8] = DFFEAS(LD1L35, CLOCK_50,  ,  , ND1L49, ND1_jdo[32],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

LD1_MonAReg[9] = DFFEAS(LD1L7, CLOCK_50,  ,  , ND1L49, ND1_jdo[33],  ,  , ND1_take_action_ocimem_a);


--PB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[0]_PORT_A_data_in = EB1_wdata[0];
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = CLOCK_50;
PB2_q_b[0]_clock_1 = CLOCK_50;
PB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = T1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[0] = PB2_q_b[0]_PORT_B_data_out[0];


--DB2_ram_block1a0 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_ram_block1a0_PORT_A_data_in = TC1_d_writedata[8];
DB2_ram_block1a0_PORT_A_data_in_reg = DFFE(DB2_ram_block1a0_PORT_A_data_in, DB2_ram_block1a0_clock_0, , , );
DB2_ram_block1a0_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a0_PORT_A_address_reg = DFFE(DB2_ram_block1a0_PORT_A_address, DB2_ram_block1a0_clock_0, , , );
DB2_ram_block1a0_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a0_PORT_B_address_reg = DFFE(DB2_ram_block1a0_PORT_B_address, DB2_ram_block1a0_clock_0, , , );
DB2_ram_block1a0_PORT_A_write_enable = ZB2_av_writebyteenable[1];
DB2_ram_block1a0_PORT_A_write_enable_reg = DFFE(DB2_ram_block1a0_PORT_A_write_enable, DB2_ram_block1a0_clock_0, , , );
DB2_ram_block1a0_PORT_B_read_enable = VCC;
DB2_ram_block1a0_PORT_B_read_enable_reg = DFFE(DB2_ram_block1a0_PORT_B_read_enable, DB2_ram_block1a0_clock_0, , , );
DB2_ram_block1a0_clock_0 = CLOCK_50;
DB2_ram_block1a0_PORT_B_data_out = MEMORY(DB2_ram_block1a0_PORT_A_data_in_reg, , DB2_ram_block1a0_PORT_A_address_reg, DB2_ram_block1a0_PORT_B_address_reg, DB2_ram_block1a0_PORT_A_write_enable_reg, , , DB2_ram_block1a0_PORT_B_read_enable_reg, , , DB2_ram_block1a0_clock_0, , , , , , , );
DB2_ram_block1a0 = DB2_ram_block1a0_PORT_B_data_out[0];


--TC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
TC1L126_adder_eqn = ( !TC1_E_invert_arith_src_msb $ (!TC1_E_alu_sub $ (TC1_E_src2[31])) ) + ( !TC1_E_invert_arith_src_msb $ (!TC1_E_src1[31]) ) + ( TC1L135 );
TC1L126 = SUM(TC1L126_adder_eqn);

--TC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
TC1L127_adder_eqn = ( !TC1_E_invert_arith_src_msb $ (!TC1_E_alu_sub $ (TC1_E_src2[31])) ) + ( !TC1_E_invert_arith_src_msb $ (!TC1_E_src1[31]) ) + ( TC1L135 );
TC1L127 = CARRY(TC1L127_adder_eqn);


--YC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[1]_PORT_A_data_in = TC1L803;
YC1_q_b[1]_PORT_A_data_in_reg = DFFE(YC1_q_b[1]_PORT_A_data_in, YC1_q_b[1]_clock_0, , , );
YC1_q_b[1]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[1]_PORT_A_address_reg = DFFE(YC1_q_b[1]_PORT_A_address, YC1_q_b[1]_clock_0, , , );
YC1_q_b[1]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[1]_PORT_B_address_reg = DFFE(YC1_q_b[1]_PORT_B_address, YC1_q_b[1]_clock_1, , , );
YC1_q_b[1]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[1]_PORT_A_write_enable_reg = DFFE(YC1_q_b[1]_PORT_A_write_enable, YC1_q_b[1]_clock_0, , , );
YC1_q_b[1]_PORT_B_read_enable = VCC;
YC1_q_b[1]_PORT_B_read_enable_reg = DFFE(YC1_q_b[1]_PORT_B_read_enable, YC1_q_b[1]_clock_1, , , );
YC1_q_b[1]_clock_0 = CLOCK_50;
YC1_q_b[1]_clock_1 = CLOCK_50;
YC1_q_b[1]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[1]_PORT_B_data_out = MEMORY(YC1_q_b[1]_PORT_A_data_in_reg, , YC1_q_b[1]_PORT_A_address_reg, YC1_q_b[1]_PORT_B_address_reg, YC1_q_b[1]_PORT_A_write_enable_reg, , , YC1_q_b[1]_PORT_B_read_enable_reg, , , YC1_q_b[1]_clock_0, YC1_q_b[1]_clock_1, YC1_q_b[1]_clock_enable_0, , , , , );
YC1_q_b[1] = YC1_q_b[1]_PORT_B_data_out[0];


--YC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[24]_PORT_A_data_in = TC1L826;
YC2_q_b[24]_PORT_A_data_in_reg = DFFE(YC2_q_b[24]_PORT_A_data_in, YC2_q_b[24]_clock_0, , , );
YC2_q_b[24]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[24]_PORT_A_address_reg = DFFE(YC2_q_b[24]_PORT_A_address, YC2_q_b[24]_clock_0, , , );
YC2_q_b[24]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[24]_PORT_B_address_reg = DFFE(YC2_q_b[24]_PORT_B_address, YC2_q_b[24]_clock_1, , , );
YC2_q_b[24]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[24]_PORT_A_write_enable_reg = DFFE(YC2_q_b[24]_PORT_A_write_enable, YC2_q_b[24]_clock_0, , , );
YC2_q_b[24]_PORT_B_read_enable = VCC;
YC2_q_b[24]_PORT_B_read_enable_reg = DFFE(YC2_q_b[24]_PORT_B_read_enable, YC2_q_b[24]_clock_1, , , );
YC2_q_b[24]_clock_0 = CLOCK_50;
YC2_q_b[24]_clock_1 = CLOCK_50;
YC2_q_b[24]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[24]_PORT_B_data_out = MEMORY(YC2_q_b[24]_PORT_A_data_in_reg, , YC2_q_b[24]_PORT_A_address_reg, YC2_q_b[24]_PORT_B_address_reg, YC2_q_b[24]_PORT_A_write_enable_reg, , , YC2_q_b[24]_PORT_B_read_enable_reg, , , YC2_q_b[24]_clock_0, YC2_q_b[24]_clock_1, YC2_q_b[24]_clock_enable_0, , , , , );
YC2_q_b[24] = YC2_q_b[24]_PORT_B_data_out[0];


--YC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[24]_PORT_A_data_in = TC1L826;
YC1_q_b[24]_PORT_A_data_in_reg = DFFE(YC1_q_b[24]_PORT_A_data_in, YC1_q_b[24]_clock_0, , , );
YC1_q_b[24]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[24]_PORT_A_address_reg = DFFE(YC1_q_b[24]_PORT_A_address, YC1_q_b[24]_clock_0, , , );
YC1_q_b[24]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[24]_PORT_B_address_reg = DFFE(YC1_q_b[24]_PORT_B_address, YC1_q_b[24]_clock_1, , , );
YC1_q_b[24]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[24]_PORT_A_write_enable_reg = DFFE(YC1_q_b[24]_PORT_A_write_enable, YC1_q_b[24]_clock_0, , , );
YC1_q_b[24]_PORT_B_read_enable = VCC;
YC1_q_b[24]_PORT_B_read_enable_reg = DFFE(YC1_q_b[24]_PORT_B_read_enable, YC1_q_b[24]_clock_1, , , );
YC1_q_b[24]_clock_0 = CLOCK_50;
YC1_q_b[24]_clock_1 = CLOCK_50;
YC1_q_b[24]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[24]_PORT_B_data_out = MEMORY(YC1_q_b[24]_PORT_A_data_in_reg, , YC1_q_b[24]_PORT_A_address_reg, YC1_q_b[24]_PORT_B_address_reg, YC1_q_b[24]_PORT_A_write_enable_reg, , , YC1_q_b[24]_PORT_B_read_enable_reg, , , YC1_q_b[24]_clock_0, YC1_q_b[24]_clock_1, YC1_q_b[24]_clock_enable_0, , , , , );
YC1_q_b[24] = YC1_q_b[24]_PORT_B_data_out[0];


--YC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[21]_PORT_A_data_in = TC1L823;
YC2_q_b[21]_PORT_A_data_in_reg = DFFE(YC2_q_b[21]_PORT_A_data_in, YC2_q_b[21]_clock_0, , , );
YC2_q_b[21]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[21]_PORT_A_address_reg = DFFE(YC2_q_b[21]_PORT_A_address, YC2_q_b[21]_clock_0, , , );
YC2_q_b[21]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[21]_PORT_B_address_reg = DFFE(YC2_q_b[21]_PORT_B_address, YC2_q_b[21]_clock_1, , , );
YC2_q_b[21]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[21]_PORT_A_write_enable_reg = DFFE(YC2_q_b[21]_PORT_A_write_enable, YC2_q_b[21]_clock_0, , , );
YC2_q_b[21]_PORT_B_read_enable = VCC;
YC2_q_b[21]_PORT_B_read_enable_reg = DFFE(YC2_q_b[21]_PORT_B_read_enable, YC2_q_b[21]_clock_1, , , );
YC2_q_b[21]_clock_0 = CLOCK_50;
YC2_q_b[21]_clock_1 = CLOCK_50;
YC2_q_b[21]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[21]_PORT_B_data_out = MEMORY(YC2_q_b[21]_PORT_A_data_in_reg, , YC2_q_b[21]_PORT_A_address_reg, YC2_q_b[21]_PORT_B_address_reg, YC2_q_b[21]_PORT_A_write_enable_reg, , , YC2_q_b[21]_PORT_B_read_enable_reg, , , YC2_q_b[21]_clock_0, YC2_q_b[21]_clock_1, YC2_q_b[21]_clock_enable_0, , , , , );
YC2_q_b[21] = YC2_q_b[21]_PORT_B_data_out[0];


--YC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[21]_PORT_A_data_in = TC1L823;
YC1_q_b[21]_PORT_A_data_in_reg = DFFE(YC1_q_b[21]_PORT_A_data_in, YC1_q_b[21]_clock_0, , , );
YC1_q_b[21]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[21]_PORT_A_address_reg = DFFE(YC1_q_b[21]_PORT_A_address, YC1_q_b[21]_clock_0, , , );
YC1_q_b[21]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[21]_PORT_B_address_reg = DFFE(YC1_q_b[21]_PORT_B_address, YC1_q_b[21]_clock_1, , , );
YC1_q_b[21]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[21]_PORT_A_write_enable_reg = DFFE(YC1_q_b[21]_PORT_A_write_enable, YC1_q_b[21]_clock_0, , , );
YC1_q_b[21]_PORT_B_read_enable = VCC;
YC1_q_b[21]_PORT_B_read_enable_reg = DFFE(YC1_q_b[21]_PORT_B_read_enable, YC1_q_b[21]_clock_1, , , );
YC1_q_b[21]_clock_0 = CLOCK_50;
YC1_q_b[21]_clock_1 = CLOCK_50;
YC1_q_b[21]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[21]_PORT_B_data_out = MEMORY(YC1_q_b[21]_PORT_A_data_in_reg, , YC1_q_b[21]_PORT_A_address_reg, YC1_q_b[21]_PORT_B_address_reg, YC1_q_b[21]_PORT_A_write_enable_reg, , , YC1_q_b[21]_PORT_B_read_enable_reg, , , YC1_q_b[21]_clock_0, YC1_q_b[21]_clock_1, YC1_q_b[21]_clock_enable_0, , , , , );
YC1_q_b[21] = YC1_q_b[21]_PORT_B_data_out[0];


--YC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[20]_PORT_A_data_in = TC1L822;
YC2_q_b[20]_PORT_A_data_in_reg = DFFE(YC2_q_b[20]_PORT_A_data_in, YC2_q_b[20]_clock_0, , , );
YC2_q_b[20]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[20]_PORT_A_address_reg = DFFE(YC2_q_b[20]_PORT_A_address, YC2_q_b[20]_clock_0, , , );
YC2_q_b[20]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[20]_PORT_B_address_reg = DFFE(YC2_q_b[20]_PORT_B_address, YC2_q_b[20]_clock_1, , , );
YC2_q_b[20]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[20]_PORT_A_write_enable_reg = DFFE(YC2_q_b[20]_PORT_A_write_enable, YC2_q_b[20]_clock_0, , , );
YC2_q_b[20]_PORT_B_read_enable = VCC;
YC2_q_b[20]_PORT_B_read_enable_reg = DFFE(YC2_q_b[20]_PORT_B_read_enable, YC2_q_b[20]_clock_1, , , );
YC2_q_b[20]_clock_0 = CLOCK_50;
YC2_q_b[20]_clock_1 = CLOCK_50;
YC2_q_b[20]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[20]_PORT_B_data_out = MEMORY(YC2_q_b[20]_PORT_A_data_in_reg, , YC2_q_b[20]_PORT_A_address_reg, YC2_q_b[20]_PORT_B_address_reg, YC2_q_b[20]_PORT_A_write_enable_reg, , , YC2_q_b[20]_PORT_B_read_enable_reg, , , YC2_q_b[20]_clock_0, YC2_q_b[20]_clock_1, YC2_q_b[20]_clock_enable_0, , , , , );
YC2_q_b[20] = YC2_q_b[20]_PORT_B_data_out[0];


--YC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[20]_PORT_A_data_in = TC1L822;
YC1_q_b[20]_PORT_A_data_in_reg = DFFE(YC1_q_b[20]_PORT_A_data_in, YC1_q_b[20]_clock_0, , , );
YC1_q_b[20]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[20]_PORT_A_address_reg = DFFE(YC1_q_b[20]_PORT_A_address, YC1_q_b[20]_clock_0, , , );
YC1_q_b[20]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[20]_PORT_B_address_reg = DFFE(YC1_q_b[20]_PORT_B_address, YC1_q_b[20]_clock_1, , , );
YC1_q_b[20]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[20]_PORT_A_write_enable_reg = DFFE(YC1_q_b[20]_PORT_A_write_enable, YC1_q_b[20]_clock_0, , , );
YC1_q_b[20]_PORT_B_read_enable = VCC;
YC1_q_b[20]_PORT_B_read_enable_reg = DFFE(YC1_q_b[20]_PORT_B_read_enable, YC1_q_b[20]_clock_1, , , );
YC1_q_b[20]_clock_0 = CLOCK_50;
YC1_q_b[20]_clock_1 = CLOCK_50;
YC1_q_b[20]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[20]_PORT_B_data_out = MEMORY(YC1_q_b[20]_PORT_A_data_in_reg, , YC1_q_b[20]_PORT_A_address_reg, YC1_q_b[20]_PORT_B_address_reg, YC1_q_b[20]_PORT_A_write_enable_reg, , , YC1_q_b[20]_PORT_B_read_enable_reg, , , YC1_q_b[20]_clock_0, YC1_q_b[20]_clock_1, YC1_q_b[20]_clock_enable_0, , , , , );
YC1_q_b[20] = YC1_q_b[20]_PORT_B_data_out[0];


--YC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[19]_PORT_A_data_in = TC1L821;
YC2_q_b[19]_PORT_A_data_in_reg = DFFE(YC2_q_b[19]_PORT_A_data_in, YC2_q_b[19]_clock_0, , , );
YC2_q_b[19]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[19]_PORT_A_address_reg = DFFE(YC2_q_b[19]_PORT_A_address, YC2_q_b[19]_clock_0, , , );
YC2_q_b[19]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[19]_PORT_B_address_reg = DFFE(YC2_q_b[19]_PORT_B_address, YC2_q_b[19]_clock_1, , , );
YC2_q_b[19]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[19]_PORT_A_write_enable_reg = DFFE(YC2_q_b[19]_PORT_A_write_enable, YC2_q_b[19]_clock_0, , , );
YC2_q_b[19]_PORT_B_read_enable = VCC;
YC2_q_b[19]_PORT_B_read_enable_reg = DFFE(YC2_q_b[19]_PORT_B_read_enable, YC2_q_b[19]_clock_1, , , );
YC2_q_b[19]_clock_0 = CLOCK_50;
YC2_q_b[19]_clock_1 = CLOCK_50;
YC2_q_b[19]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[19]_PORT_B_data_out = MEMORY(YC2_q_b[19]_PORT_A_data_in_reg, , YC2_q_b[19]_PORT_A_address_reg, YC2_q_b[19]_PORT_B_address_reg, YC2_q_b[19]_PORT_A_write_enable_reg, , , YC2_q_b[19]_PORT_B_read_enable_reg, , , YC2_q_b[19]_clock_0, YC2_q_b[19]_clock_1, YC2_q_b[19]_clock_enable_0, , , , , );
YC2_q_b[19] = YC2_q_b[19]_PORT_B_data_out[0];


--YC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[19]_PORT_A_data_in = TC1L821;
YC1_q_b[19]_PORT_A_data_in_reg = DFFE(YC1_q_b[19]_PORT_A_data_in, YC1_q_b[19]_clock_0, , , );
YC1_q_b[19]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[19]_PORT_A_address_reg = DFFE(YC1_q_b[19]_PORT_A_address, YC1_q_b[19]_clock_0, , , );
YC1_q_b[19]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[19]_PORT_B_address_reg = DFFE(YC1_q_b[19]_PORT_B_address, YC1_q_b[19]_clock_1, , , );
YC1_q_b[19]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[19]_PORT_A_write_enable_reg = DFFE(YC1_q_b[19]_PORT_A_write_enable, YC1_q_b[19]_clock_0, , , );
YC1_q_b[19]_PORT_B_read_enable = VCC;
YC1_q_b[19]_PORT_B_read_enable_reg = DFFE(YC1_q_b[19]_PORT_B_read_enable, YC1_q_b[19]_clock_1, , , );
YC1_q_b[19]_clock_0 = CLOCK_50;
YC1_q_b[19]_clock_1 = CLOCK_50;
YC1_q_b[19]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[19]_PORT_B_data_out = MEMORY(YC1_q_b[19]_PORT_A_data_in_reg, , YC1_q_b[19]_PORT_A_address_reg, YC1_q_b[19]_PORT_B_address_reg, YC1_q_b[19]_PORT_A_write_enable_reg, , , YC1_q_b[19]_PORT_B_read_enable_reg, , , YC1_q_b[19]_clock_0, YC1_q_b[19]_clock_1, YC1_q_b[19]_clock_enable_0, , , , , );
YC1_q_b[19] = YC1_q_b[19]_PORT_B_data_out[0];


--YC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[18]_PORT_A_data_in = TC1L820;
YC2_q_b[18]_PORT_A_data_in_reg = DFFE(YC2_q_b[18]_PORT_A_data_in, YC2_q_b[18]_clock_0, , , );
YC2_q_b[18]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[18]_PORT_A_address_reg = DFFE(YC2_q_b[18]_PORT_A_address, YC2_q_b[18]_clock_0, , , );
YC2_q_b[18]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[18]_PORT_B_address_reg = DFFE(YC2_q_b[18]_PORT_B_address, YC2_q_b[18]_clock_1, , , );
YC2_q_b[18]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[18]_PORT_A_write_enable_reg = DFFE(YC2_q_b[18]_PORT_A_write_enable, YC2_q_b[18]_clock_0, , , );
YC2_q_b[18]_PORT_B_read_enable = VCC;
YC2_q_b[18]_PORT_B_read_enable_reg = DFFE(YC2_q_b[18]_PORT_B_read_enable, YC2_q_b[18]_clock_1, , , );
YC2_q_b[18]_clock_0 = CLOCK_50;
YC2_q_b[18]_clock_1 = CLOCK_50;
YC2_q_b[18]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[18]_PORT_B_data_out = MEMORY(YC2_q_b[18]_PORT_A_data_in_reg, , YC2_q_b[18]_PORT_A_address_reg, YC2_q_b[18]_PORT_B_address_reg, YC2_q_b[18]_PORT_A_write_enable_reg, , , YC2_q_b[18]_PORT_B_read_enable_reg, , , YC2_q_b[18]_clock_0, YC2_q_b[18]_clock_1, YC2_q_b[18]_clock_enable_0, , , , , );
YC2_q_b[18] = YC2_q_b[18]_PORT_B_data_out[0];


--YC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[18]_PORT_A_data_in = TC1L820;
YC1_q_b[18]_PORT_A_data_in_reg = DFFE(YC1_q_b[18]_PORT_A_data_in, YC1_q_b[18]_clock_0, , , );
YC1_q_b[18]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[18]_PORT_A_address_reg = DFFE(YC1_q_b[18]_PORT_A_address, YC1_q_b[18]_clock_0, , , );
YC1_q_b[18]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[18]_PORT_B_address_reg = DFFE(YC1_q_b[18]_PORT_B_address, YC1_q_b[18]_clock_1, , , );
YC1_q_b[18]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[18]_PORT_A_write_enable_reg = DFFE(YC1_q_b[18]_PORT_A_write_enable, YC1_q_b[18]_clock_0, , , );
YC1_q_b[18]_PORT_B_read_enable = VCC;
YC1_q_b[18]_PORT_B_read_enable_reg = DFFE(YC1_q_b[18]_PORT_B_read_enable, YC1_q_b[18]_clock_1, , , );
YC1_q_b[18]_clock_0 = CLOCK_50;
YC1_q_b[18]_clock_1 = CLOCK_50;
YC1_q_b[18]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[18]_PORT_B_data_out = MEMORY(YC1_q_b[18]_PORT_A_data_in_reg, , YC1_q_b[18]_PORT_A_address_reg, YC1_q_b[18]_PORT_B_address_reg, YC1_q_b[18]_PORT_A_write_enable_reg, , , YC1_q_b[18]_PORT_B_read_enable_reg, , , YC1_q_b[18]_clock_0, YC1_q_b[18]_clock_1, YC1_q_b[18]_clock_enable_0, , , , , );
YC1_q_b[18] = YC1_q_b[18]_PORT_B_data_out[0];


--YC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[17]_PORT_A_data_in = TC1L819;
YC2_q_b[17]_PORT_A_data_in_reg = DFFE(YC2_q_b[17]_PORT_A_data_in, YC2_q_b[17]_clock_0, , , );
YC2_q_b[17]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[17]_PORT_A_address_reg = DFFE(YC2_q_b[17]_PORT_A_address, YC2_q_b[17]_clock_0, , , );
YC2_q_b[17]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[17]_PORT_B_address_reg = DFFE(YC2_q_b[17]_PORT_B_address, YC2_q_b[17]_clock_1, , , );
YC2_q_b[17]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[17]_PORT_A_write_enable_reg = DFFE(YC2_q_b[17]_PORT_A_write_enable, YC2_q_b[17]_clock_0, , , );
YC2_q_b[17]_PORT_B_read_enable = VCC;
YC2_q_b[17]_PORT_B_read_enable_reg = DFFE(YC2_q_b[17]_PORT_B_read_enable, YC2_q_b[17]_clock_1, , , );
YC2_q_b[17]_clock_0 = CLOCK_50;
YC2_q_b[17]_clock_1 = CLOCK_50;
YC2_q_b[17]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[17]_PORT_B_data_out = MEMORY(YC2_q_b[17]_PORT_A_data_in_reg, , YC2_q_b[17]_PORT_A_address_reg, YC2_q_b[17]_PORT_B_address_reg, YC2_q_b[17]_PORT_A_write_enable_reg, , , YC2_q_b[17]_PORT_B_read_enable_reg, , , YC2_q_b[17]_clock_0, YC2_q_b[17]_clock_1, YC2_q_b[17]_clock_enable_0, , , , , );
YC2_q_b[17] = YC2_q_b[17]_PORT_B_data_out[0];


--YC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[17]_PORT_A_data_in = TC1L819;
YC1_q_b[17]_PORT_A_data_in_reg = DFFE(YC1_q_b[17]_PORT_A_data_in, YC1_q_b[17]_clock_0, , , );
YC1_q_b[17]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[17]_PORT_A_address_reg = DFFE(YC1_q_b[17]_PORT_A_address, YC1_q_b[17]_clock_0, , , );
YC1_q_b[17]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[17]_PORT_B_address_reg = DFFE(YC1_q_b[17]_PORT_B_address, YC1_q_b[17]_clock_1, , , );
YC1_q_b[17]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[17]_PORT_A_write_enable_reg = DFFE(YC1_q_b[17]_PORT_A_write_enable, YC1_q_b[17]_clock_0, , , );
YC1_q_b[17]_PORT_B_read_enable = VCC;
YC1_q_b[17]_PORT_B_read_enable_reg = DFFE(YC1_q_b[17]_PORT_B_read_enable, YC1_q_b[17]_clock_1, , , );
YC1_q_b[17]_clock_0 = CLOCK_50;
YC1_q_b[17]_clock_1 = CLOCK_50;
YC1_q_b[17]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[17]_PORT_B_data_out = MEMORY(YC1_q_b[17]_PORT_A_data_in_reg, , YC1_q_b[17]_PORT_A_address_reg, YC1_q_b[17]_PORT_B_address_reg, YC1_q_b[17]_PORT_A_write_enable_reg, , , YC1_q_b[17]_PORT_B_read_enable_reg, , , YC1_q_b[17]_clock_0, YC1_q_b[17]_clock_1, YC1_q_b[17]_clock_enable_0, , , , , );
YC1_q_b[17] = YC1_q_b[17]_PORT_B_data_out[0];


--YC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[16]_PORT_A_data_in = TC1L818;
YC2_q_b[16]_PORT_A_data_in_reg = DFFE(YC2_q_b[16]_PORT_A_data_in, YC2_q_b[16]_clock_0, , , );
YC2_q_b[16]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[16]_PORT_A_address_reg = DFFE(YC2_q_b[16]_PORT_A_address, YC2_q_b[16]_clock_0, , , );
YC2_q_b[16]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[16]_PORT_B_address_reg = DFFE(YC2_q_b[16]_PORT_B_address, YC2_q_b[16]_clock_1, , , );
YC2_q_b[16]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[16]_PORT_A_write_enable_reg = DFFE(YC2_q_b[16]_PORT_A_write_enable, YC2_q_b[16]_clock_0, , , );
YC2_q_b[16]_PORT_B_read_enable = VCC;
YC2_q_b[16]_PORT_B_read_enable_reg = DFFE(YC2_q_b[16]_PORT_B_read_enable, YC2_q_b[16]_clock_1, , , );
YC2_q_b[16]_clock_0 = CLOCK_50;
YC2_q_b[16]_clock_1 = CLOCK_50;
YC2_q_b[16]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[16]_PORT_B_data_out = MEMORY(YC2_q_b[16]_PORT_A_data_in_reg, , YC2_q_b[16]_PORT_A_address_reg, YC2_q_b[16]_PORT_B_address_reg, YC2_q_b[16]_PORT_A_write_enable_reg, , , YC2_q_b[16]_PORT_B_read_enable_reg, , , YC2_q_b[16]_clock_0, YC2_q_b[16]_clock_1, YC2_q_b[16]_clock_enable_0, , , , , );
YC2_q_b[16] = YC2_q_b[16]_PORT_B_data_out[0];


--YC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[16]_PORT_A_data_in = TC1L818;
YC1_q_b[16]_PORT_A_data_in_reg = DFFE(YC1_q_b[16]_PORT_A_data_in, YC1_q_b[16]_clock_0, , , );
YC1_q_b[16]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[16]_PORT_A_address_reg = DFFE(YC1_q_b[16]_PORT_A_address, YC1_q_b[16]_clock_0, , , );
YC1_q_b[16]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[16]_PORT_B_address_reg = DFFE(YC1_q_b[16]_PORT_B_address, YC1_q_b[16]_clock_1, , , );
YC1_q_b[16]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[16]_PORT_A_write_enable_reg = DFFE(YC1_q_b[16]_PORT_A_write_enable, YC1_q_b[16]_clock_0, , , );
YC1_q_b[16]_PORT_B_read_enable = VCC;
YC1_q_b[16]_PORT_B_read_enable_reg = DFFE(YC1_q_b[16]_PORT_B_read_enable, YC1_q_b[16]_clock_1, , , );
YC1_q_b[16]_clock_0 = CLOCK_50;
YC1_q_b[16]_clock_1 = CLOCK_50;
YC1_q_b[16]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[16]_PORT_B_data_out = MEMORY(YC1_q_b[16]_PORT_A_data_in_reg, , YC1_q_b[16]_PORT_A_address_reg, YC1_q_b[16]_PORT_B_address_reg, YC1_q_b[16]_PORT_A_write_enable_reg, , , YC1_q_b[16]_PORT_B_read_enable_reg, , , YC1_q_b[16]_clock_0, YC1_q_b[16]_clock_1, YC1_q_b[16]_clock_enable_0, , , , , );
YC1_q_b[16] = YC1_q_b[16]_PORT_B_data_out[0];


--YC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[23]_PORT_A_data_in = TC1L825;
YC2_q_b[23]_PORT_A_data_in_reg = DFFE(YC2_q_b[23]_PORT_A_data_in, YC2_q_b[23]_clock_0, , , );
YC2_q_b[23]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[23]_PORT_A_address_reg = DFFE(YC2_q_b[23]_PORT_A_address, YC2_q_b[23]_clock_0, , , );
YC2_q_b[23]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[23]_PORT_B_address_reg = DFFE(YC2_q_b[23]_PORT_B_address, YC2_q_b[23]_clock_1, , , );
YC2_q_b[23]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[23]_PORT_A_write_enable_reg = DFFE(YC2_q_b[23]_PORT_A_write_enable, YC2_q_b[23]_clock_0, , , );
YC2_q_b[23]_PORT_B_read_enable = VCC;
YC2_q_b[23]_PORT_B_read_enable_reg = DFFE(YC2_q_b[23]_PORT_B_read_enable, YC2_q_b[23]_clock_1, , , );
YC2_q_b[23]_clock_0 = CLOCK_50;
YC2_q_b[23]_clock_1 = CLOCK_50;
YC2_q_b[23]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[23]_PORT_B_data_out = MEMORY(YC2_q_b[23]_PORT_A_data_in_reg, , YC2_q_b[23]_PORT_A_address_reg, YC2_q_b[23]_PORT_B_address_reg, YC2_q_b[23]_PORT_A_write_enable_reg, , , YC2_q_b[23]_PORT_B_read_enable_reg, , , YC2_q_b[23]_clock_0, YC2_q_b[23]_clock_1, YC2_q_b[23]_clock_enable_0, , , , , );
YC2_q_b[23] = YC2_q_b[23]_PORT_B_data_out[0];


--YC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[23]_PORT_A_data_in = TC1L825;
YC1_q_b[23]_PORT_A_data_in_reg = DFFE(YC1_q_b[23]_PORT_A_data_in, YC1_q_b[23]_clock_0, , , );
YC1_q_b[23]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[23]_PORT_A_address_reg = DFFE(YC1_q_b[23]_PORT_A_address, YC1_q_b[23]_clock_0, , , );
YC1_q_b[23]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[23]_PORT_B_address_reg = DFFE(YC1_q_b[23]_PORT_B_address, YC1_q_b[23]_clock_1, , , );
YC1_q_b[23]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[23]_PORT_A_write_enable_reg = DFFE(YC1_q_b[23]_PORT_A_write_enable, YC1_q_b[23]_clock_0, , , );
YC1_q_b[23]_PORT_B_read_enable = VCC;
YC1_q_b[23]_PORT_B_read_enable_reg = DFFE(YC1_q_b[23]_PORT_B_read_enable, YC1_q_b[23]_clock_1, , , );
YC1_q_b[23]_clock_0 = CLOCK_50;
YC1_q_b[23]_clock_1 = CLOCK_50;
YC1_q_b[23]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[23]_PORT_B_data_out = MEMORY(YC1_q_b[23]_PORT_A_data_in_reg, , YC1_q_b[23]_PORT_A_address_reg, YC1_q_b[23]_PORT_B_address_reg, YC1_q_b[23]_PORT_A_write_enable_reg, , , YC1_q_b[23]_PORT_B_read_enable_reg, , , YC1_q_b[23]_clock_0, YC1_q_b[23]_clock_1, YC1_q_b[23]_clock_enable_0, , , , , );
YC1_q_b[23] = YC1_q_b[23]_PORT_B_data_out[0];


--YC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[22]_PORT_A_data_in = TC1L824;
YC2_q_b[22]_PORT_A_data_in_reg = DFFE(YC2_q_b[22]_PORT_A_data_in, YC2_q_b[22]_clock_0, , , );
YC2_q_b[22]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[22]_PORT_A_address_reg = DFFE(YC2_q_b[22]_PORT_A_address, YC2_q_b[22]_clock_0, , , );
YC2_q_b[22]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[22]_PORT_B_address_reg = DFFE(YC2_q_b[22]_PORT_B_address, YC2_q_b[22]_clock_1, , , );
YC2_q_b[22]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[22]_PORT_A_write_enable_reg = DFFE(YC2_q_b[22]_PORT_A_write_enable, YC2_q_b[22]_clock_0, , , );
YC2_q_b[22]_PORT_B_read_enable = VCC;
YC2_q_b[22]_PORT_B_read_enable_reg = DFFE(YC2_q_b[22]_PORT_B_read_enable, YC2_q_b[22]_clock_1, , , );
YC2_q_b[22]_clock_0 = CLOCK_50;
YC2_q_b[22]_clock_1 = CLOCK_50;
YC2_q_b[22]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[22]_PORT_B_data_out = MEMORY(YC2_q_b[22]_PORT_A_data_in_reg, , YC2_q_b[22]_PORT_A_address_reg, YC2_q_b[22]_PORT_B_address_reg, YC2_q_b[22]_PORT_A_write_enable_reg, , , YC2_q_b[22]_PORT_B_read_enable_reg, , , YC2_q_b[22]_clock_0, YC2_q_b[22]_clock_1, YC2_q_b[22]_clock_enable_0, , , , , );
YC2_q_b[22] = YC2_q_b[22]_PORT_B_data_out[0];


--YC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[22]_PORT_A_data_in = TC1L824;
YC1_q_b[22]_PORT_A_data_in_reg = DFFE(YC1_q_b[22]_PORT_A_data_in, YC1_q_b[22]_clock_0, , , );
YC1_q_b[22]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[22]_PORT_A_address_reg = DFFE(YC1_q_b[22]_PORT_A_address, YC1_q_b[22]_clock_0, , , );
YC1_q_b[22]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[22]_PORT_B_address_reg = DFFE(YC1_q_b[22]_PORT_B_address, YC1_q_b[22]_clock_1, , , );
YC1_q_b[22]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[22]_PORT_A_write_enable_reg = DFFE(YC1_q_b[22]_PORT_A_write_enable, YC1_q_b[22]_clock_0, , , );
YC1_q_b[22]_PORT_B_read_enable = VCC;
YC1_q_b[22]_PORT_B_read_enable_reg = DFFE(YC1_q_b[22]_PORT_B_read_enable, YC1_q_b[22]_clock_1, , , );
YC1_q_b[22]_clock_0 = CLOCK_50;
YC1_q_b[22]_clock_1 = CLOCK_50;
YC1_q_b[22]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[22]_PORT_B_data_out = MEMORY(YC1_q_b[22]_PORT_A_data_in_reg, , YC1_q_b[22]_PORT_A_address_reg, YC1_q_b[22]_PORT_B_address_reg, YC1_q_b[22]_PORT_A_write_enable_reg, , , YC1_q_b[22]_PORT_B_read_enable_reg, , , YC1_q_b[22]_clock_0, YC1_q_b[22]_clock_1, YC1_q_b[22]_clock_enable_0, , , , , );
YC1_q_b[22] = YC1_q_b[22]_PORT_B_data_out[0];


--YC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[26]_PORT_A_data_in = TC1L828;
YC2_q_b[26]_PORT_A_data_in_reg = DFFE(YC2_q_b[26]_PORT_A_data_in, YC2_q_b[26]_clock_0, , , );
YC2_q_b[26]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[26]_PORT_A_address_reg = DFFE(YC2_q_b[26]_PORT_A_address, YC2_q_b[26]_clock_0, , , );
YC2_q_b[26]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[26]_PORT_B_address_reg = DFFE(YC2_q_b[26]_PORT_B_address, YC2_q_b[26]_clock_1, , , );
YC2_q_b[26]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[26]_PORT_A_write_enable_reg = DFFE(YC2_q_b[26]_PORT_A_write_enable, YC2_q_b[26]_clock_0, , , );
YC2_q_b[26]_PORT_B_read_enable = VCC;
YC2_q_b[26]_PORT_B_read_enable_reg = DFFE(YC2_q_b[26]_PORT_B_read_enable, YC2_q_b[26]_clock_1, , , );
YC2_q_b[26]_clock_0 = CLOCK_50;
YC2_q_b[26]_clock_1 = CLOCK_50;
YC2_q_b[26]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[26]_PORT_B_data_out = MEMORY(YC2_q_b[26]_PORT_A_data_in_reg, , YC2_q_b[26]_PORT_A_address_reg, YC2_q_b[26]_PORT_B_address_reg, YC2_q_b[26]_PORT_A_write_enable_reg, , , YC2_q_b[26]_PORT_B_read_enable_reg, , , YC2_q_b[26]_clock_0, YC2_q_b[26]_clock_1, YC2_q_b[26]_clock_enable_0, , , , , );
YC2_q_b[26] = YC2_q_b[26]_PORT_B_data_out[0];


--YC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[26]_PORT_A_data_in = TC1L828;
YC1_q_b[26]_PORT_A_data_in_reg = DFFE(YC1_q_b[26]_PORT_A_data_in, YC1_q_b[26]_clock_0, , , );
YC1_q_b[26]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[26]_PORT_A_address_reg = DFFE(YC1_q_b[26]_PORT_A_address, YC1_q_b[26]_clock_0, , , );
YC1_q_b[26]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[26]_PORT_B_address_reg = DFFE(YC1_q_b[26]_PORT_B_address, YC1_q_b[26]_clock_1, , , );
YC1_q_b[26]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[26]_PORT_A_write_enable_reg = DFFE(YC1_q_b[26]_PORT_A_write_enable, YC1_q_b[26]_clock_0, , , );
YC1_q_b[26]_PORT_B_read_enable = VCC;
YC1_q_b[26]_PORT_B_read_enable_reg = DFFE(YC1_q_b[26]_PORT_B_read_enable, YC1_q_b[26]_clock_1, , , );
YC1_q_b[26]_clock_0 = CLOCK_50;
YC1_q_b[26]_clock_1 = CLOCK_50;
YC1_q_b[26]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[26]_PORT_B_data_out = MEMORY(YC1_q_b[26]_PORT_A_data_in_reg, , YC1_q_b[26]_PORT_A_address_reg, YC1_q_b[26]_PORT_B_address_reg, YC1_q_b[26]_PORT_A_write_enable_reg, , , YC1_q_b[26]_PORT_B_read_enable_reg, , , YC1_q_b[26]_clock_0, YC1_q_b[26]_clock_1, YC1_q_b[26]_clock_enable_0, , , , , );
YC1_q_b[26] = YC1_q_b[26]_PORT_B_data_out[0];


--YC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[25]_PORT_A_data_in = TC1L827;
YC2_q_b[25]_PORT_A_data_in_reg = DFFE(YC2_q_b[25]_PORT_A_data_in, YC2_q_b[25]_clock_0, , , );
YC2_q_b[25]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[25]_PORT_A_address_reg = DFFE(YC2_q_b[25]_PORT_A_address, YC2_q_b[25]_clock_0, , , );
YC2_q_b[25]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[25]_PORT_B_address_reg = DFFE(YC2_q_b[25]_PORT_B_address, YC2_q_b[25]_clock_1, , , );
YC2_q_b[25]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[25]_PORT_A_write_enable_reg = DFFE(YC2_q_b[25]_PORT_A_write_enable, YC2_q_b[25]_clock_0, , , );
YC2_q_b[25]_PORT_B_read_enable = VCC;
YC2_q_b[25]_PORT_B_read_enable_reg = DFFE(YC2_q_b[25]_PORT_B_read_enable, YC2_q_b[25]_clock_1, , , );
YC2_q_b[25]_clock_0 = CLOCK_50;
YC2_q_b[25]_clock_1 = CLOCK_50;
YC2_q_b[25]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[25]_PORT_B_data_out = MEMORY(YC2_q_b[25]_PORT_A_data_in_reg, , YC2_q_b[25]_PORT_A_address_reg, YC2_q_b[25]_PORT_B_address_reg, YC2_q_b[25]_PORT_A_write_enable_reg, , , YC2_q_b[25]_PORT_B_read_enable_reg, , , YC2_q_b[25]_clock_0, YC2_q_b[25]_clock_1, YC2_q_b[25]_clock_enable_0, , , , , );
YC2_q_b[25] = YC2_q_b[25]_PORT_B_data_out[0];


--YC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[25]_PORT_A_data_in = TC1L827;
YC1_q_b[25]_PORT_A_data_in_reg = DFFE(YC1_q_b[25]_PORT_A_data_in, YC1_q_b[25]_clock_0, , , );
YC1_q_b[25]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[25]_PORT_A_address_reg = DFFE(YC1_q_b[25]_PORT_A_address, YC1_q_b[25]_clock_0, , , );
YC1_q_b[25]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[25]_PORT_B_address_reg = DFFE(YC1_q_b[25]_PORT_B_address, YC1_q_b[25]_clock_1, , , );
YC1_q_b[25]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[25]_PORT_A_write_enable_reg = DFFE(YC1_q_b[25]_PORT_A_write_enable, YC1_q_b[25]_clock_0, , , );
YC1_q_b[25]_PORT_B_read_enable = VCC;
YC1_q_b[25]_PORT_B_read_enable_reg = DFFE(YC1_q_b[25]_PORT_B_read_enable, YC1_q_b[25]_clock_1, , , );
YC1_q_b[25]_clock_0 = CLOCK_50;
YC1_q_b[25]_clock_1 = CLOCK_50;
YC1_q_b[25]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[25]_PORT_B_data_out = MEMORY(YC1_q_b[25]_PORT_A_data_in_reg, , YC1_q_b[25]_PORT_A_address_reg, YC1_q_b[25]_PORT_B_address_reg, YC1_q_b[25]_PORT_A_write_enable_reg, , , YC1_q_b[25]_PORT_B_read_enable_reg, , , YC1_q_b[25]_clock_0, YC1_q_b[25]_clock_1, YC1_q_b[25]_clock_enable_0, , , , , );
YC1_q_b[25] = YC1_q_b[25]_PORT_B_data_out[0];


--YC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[28]_PORT_A_data_in = TC1L830;
YC2_q_b[28]_PORT_A_data_in_reg = DFFE(YC2_q_b[28]_PORT_A_data_in, YC2_q_b[28]_clock_0, , , );
YC2_q_b[28]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[28]_PORT_A_address_reg = DFFE(YC2_q_b[28]_PORT_A_address, YC2_q_b[28]_clock_0, , , );
YC2_q_b[28]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[28]_PORT_B_address_reg = DFFE(YC2_q_b[28]_PORT_B_address, YC2_q_b[28]_clock_1, , , );
YC2_q_b[28]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[28]_PORT_A_write_enable_reg = DFFE(YC2_q_b[28]_PORT_A_write_enable, YC2_q_b[28]_clock_0, , , );
YC2_q_b[28]_PORT_B_read_enable = VCC;
YC2_q_b[28]_PORT_B_read_enable_reg = DFFE(YC2_q_b[28]_PORT_B_read_enable, YC2_q_b[28]_clock_1, , , );
YC2_q_b[28]_clock_0 = CLOCK_50;
YC2_q_b[28]_clock_1 = CLOCK_50;
YC2_q_b[28]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[28]_PORT_B_data_out = MEMORY(YC2_q_b[28]_PORT_A_data_in_reg, , YC2_q_b[28]_PORT_A_address_reg, YC2_q_b[28]_PORT_B_address_reg, YC2_q_b[28]_PORT_A_write_enable_reg, , , YC2_q_b[28]_PORT_B_read_enable_reg, , , YC2_q_b[28]_clock_0, YC2_q_b[28]_clock_1, YC2_q_b[28]_clock_enable_0, , , , , );
YC2_q_b[28] = YC2_q_b[28]_PORT_B_data_out[0];


--YC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[28]_PORT_A_data_in = TC1L830;
YC1_q_b[28]_PORT_A_data_in_reg = DFFE(YC1_q_b[28]_PORT_A_data_in, YC1_q_b[28]_clock_0, , , );
YC1_q_b[28]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[28]_PORT_A_address_reg = DFFE(YC1_q_b[28]_PORT_A_address, YC1_q_b[28]_clock_0, , , );
YC1_q_b[28]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[28]_PORT_B_address_reg = DFFE(YC1_q_b[28]_PORT_B_address, YC1_q_b[28]_clock_1, , , );
YC1_q_b[28]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[28]_PORT_A_write_enable_reg = DFFE(YC1_q_b[28]_PORT_A_write_enable, YC1_q_b[28]_clock_0, , , );
YC1_q_b[28]_PORT_B_read_enable = VCC;
YC1_q_b[28]_PORT_B_read_enable_reg = DFFE(YC1_q_b[28]_PORT_B_read_enable, YC1_q_b[28]_clock_1, , , );
YC1_q_b[28]_clock_0 = CLOCK_50;
YC1_q_b[28]_clock_1 = CLOCK_50;
YC1_q_b[28]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[28]_PORT_B_data_out = MEMORY(YC1_q_b[28]_PORT_A_data_in_reg, , YC1_q_b[28]_PORT_A_address_reg, YC1_q_b[28]_PORT_B_address_reg, YC1_q_b[28]_PORT_A_write_enable_reg, , , YC1_q_b[28]_PORT_B_read_enable_reg, , , YC1_q_b[28]_clock_0, YC1_q_b[28]_clock_1, YC1_q_b[28]_clock_enable_0, , , , , );
YC1_q_b[28] = YC1_q_b[28]_PORT_B_data_out[0];


--YC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[27]_PORT_A_data_in = TC1L829;
YC2_q_b[27]_PORT_A_data_in_reg = DFFE(YC2_q_b[27]_PORT_A_data_in, YC2_q_b[27]_clock_0, , , );
YC2_q_b[27]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[27]_PORT_A_address_reg = DFFE(YC2_q_b[27]_PORT_A_address, YC2_q_b[27]_clock_0, , , );
YC2_q_b[27]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[27]_PORT_B_address_reg = DFFE(YC2_q_b[27]_PORT_B_address, YC2_q_b[27]_clock_1, , , );
YC2_q_b[27]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[27]_PORT_A_write_enable_reg = DFFE(YC2_q_b[27]_PORT_A_write_enable, YC2_q_b[27]_clock_0, , , );
YC2_q_b[27]_PORT_B_read_enable = VCC;
YC2_q_b[27]_PORT_B_read_enable_reg = DFFE(YC2_q_b[27]_PORT_B_read_enable, YC2_q_b[27]_clock_1, , , );
YC2_q_b[27]_clock_0 = CLOCK_50;
YC2_q_b[27]_clock_1 = CLOCK_50;
YC2_q_b[27]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[27]_PORT_B_data_out = MEMORY(YC2_q_b[27]_PORT_A_data_in_reg, , YC2_q_b[27]_PORT_A_address_reg, YC2_q_b[27]_PORT_B_address_reg, YC2_q_b[27]_PORT_A_write_enable_reg, , , YC2_q_b[27]_PORT_B_read_enable_reg, , , YC2_q_b[27]_clock_0, YC2_q_b[27]_clock_1, YC2_q_b[27]_clock_enable_0, , , , , );
YC2_q_b[27] = YC2_q_b[27]_PORT_B_data_out[0];


--YC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[27]_PORT_A_data_in = TC1L829;
YC1_q_b[27]_PORT_A_data_in_reg = DFFE(YC1_q_b[27]_PORT_A_data_in, YC1_q_b[27]_clock_0, , , );
YC1_q_b[27]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[27]_PORT_A_address_reg = DFFE(YC1_q_b[27]_PORT_A_address, YC1_q_b[27]_clock_0, , , );
YC1_q_b[27]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[27]_PORT_B_address_reg = DFFE(YC1_q_b[27]_PORT_B_address, YC1_q_b[27]_clock_1, , , );
YC1_q_b[27]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[27]_PORT_A_write_enable_reg = DFFE(YC1_q_b[27]_PORT_A_write_enable, YC1_q_b[27]_clock_0, , , );
YC1_q_b[27]_PORT_B_read_enable = VCC;
YC1_q_b[27]_PORT_B_read_enable_reg = DFFE(YC1_q_b[27]_PORT_B_read_enable, YC1_q_b[27]_clock_1, , , );
YC1_q_b[27]_clock_0 = CLOCK_50;
YC1_q_b[27]_clock_1 = CLOCK_50;
YC1_q_b[27]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[27]_PORT_B_data_out = MEMORY(YC1_q_b[27]_PORT_A_data_in_reg, , YC1_q_b[27]_PORT_A_address_reg, YC1_q_b[27]_PORT_B_address_reg, YC1_q_b[27]_PORT_A_write_enable_reg, , , YC1_q_b[27]_PORT_B_read_enable_reg, , , YC1_q_b[27]_clock_0, YC1_q_b[27]_clock_1, YC1_q_b[27]_clock_enable_0, , , , , );
YC1_q_b[27] = YC1_q_b[27]_PORT_B_data_out[0];


--YC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[0]_PORT_A_data_in = TC1L799;
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = CLOCK_50;
YC1_q_b[0]_clock_1 = CLOCK_50;
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[0] = YC1_q_b[0]_PORT_B_data_out[0];


--YC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[31]_PORT_A_data_in = TC1L833;
YC2_q_b[31]_PORT_A_data_in_reg = DFFE(YC2_q_b[31]_PORT_A_data_in, YC2_q_b[31]_clock_0, , , );
YC2_q_b[31]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[31]_PORT_A_address_reg = DFFE(YC2_q_b[31]_PORT_A_address, YC2_q_b[31]_clock_0, , , );
YC2_q_b[31]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[31]_PORT_B_address_reg = DFFE(YC2_q_b[31]_PORT_B_address, YC2_q_b[31]_clock_1, , , );
YC2_q_b[31]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[31]_PORT_A_write_enable_reg = DFFE(YC2_q_b[31]_PORT_A_write_enable, YC2_q_b[31]_clock_0, , , );
YC2_q_b[31]_PORT_B_read_enable = VCC;
YC2_q_b[31]_PORT_B_read_enable_reg = DFFE(YC2_q_b[31]_PORT_B_read_enable, YC2_q_b[31]_clock_1, , , );
YC2_q_b[31]_clock_0 = CLOCK_50;
YC2_q_b[31]_clock_1 = CLOCK_50;
YC2_q_b[31]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[31]_PORT_B_data_out = MEMORY(YC2_q_b[31]_PORT_A_data_in_reg, , YC2_q_b[31]_PORT_A_address_reg, YC2_q_b[31]_PORT_B_address_reg, YC2_q_b[31]_PORT_A_write_enable_reg, , , YC2_q_b[31]_PORT_B_read_enable_reg, , , YC2_q_b[31]_clock_0, YC2_q_b[31]_clock_1, YC2_q_b[31]_clock_enable_0, , , , , );
YC2_q_b[31] = YC2_q_b[31]_PORT_B_data_out[0];


--YC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[31]_PORT_A_data_in = TC1L833;
YC1_q_b[31]_PORT_A_data_in_reg = DFFE(YC1_q_b[31]_PORT_A_data_in, YC1_q_b[31]_clock_0, , , );
YC1_q_b[31]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[31]_PORT_A_address_reg = DFFE(YC1_q_b[31]_PORT_A_address, YC1_q_b[31]_clock_0, , , );
YC1_q_b[31]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[31]_PORT_B_address_reg = DFFE(YC1_q_b[31]_PORT_B_address, YC1_q_b[31]_clock_1, , , );
YC1_q_b[31]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[31]_PORT_A_write_enable_reg = DFFE(YC1_q_b[31]_PORT_A_write_enable, YC1_q_b[31]_clock_0, , , );
YC1_q_b[31]_PORT_B_read_enable = VCC;
YC1_q_b[31]_PORT_B_read_enable_reg = DFFE(YC1_q_b[31]_PORT_B_read_enable, YC1_q_b[31]_clock_1, , , );
YC1_q_b[31]_clock_0 = CLOCK_50;
YC1_q_b[31]_clock_1 = CLOCK_50;
YC1_q_b[31]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[31]_PORT_B_data_out = MEMORY(YC1_q_b[31]_PORT_A_data_in_reg, , YC1_q_b[31]_PORT_A_address_reg, YC1_q_b[31]_PORT_B_address_reg, YC1_q_b[31]_PORT_A_write_enable_reg, , , YC1_q_b[31]_PORT_B_read_enable_reg, , , YC1_q_b[31]_clock_0, YC1_q_b[31]_clock_1, YC1_q_b[31]_clock_enable_0, , , , , );
YC1_q_b[31] = YC1_q_b[31]_PORT_B_data_out[0];


--YC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[30]_PORT_A_data_in = TC1L832;
YC2_q_b[30]_PORT_A_data_in_reg = DFFE(YC2_q_b[30]_PORT_A_data_in, YC2_q_b[30]_clock_0, , , );
YC2_q_b[30]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[30]_PORT_A_address_reg = DFFE(YC2_q_b[30]_PORT_A_address, YC2_q_b[30]_clock_0, , , );
YC2_q_b[30]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[30]_PORT_B_address_reg = DFFE(YC2_q_b[30]_PORT_B_address, YC2_q_b[30]_clock_1, , , );
YC2_q_b[30]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[30]_PORT_A_write_enable_reg = DFFE(YC2_q_b[30]_PORT_A_write_enable, YC2_q_b[30]_clock_0, , , );
YC2_q_b[30]_PORT_B_read_enable = VCC;
YC2_q_b[30]_PORT_B_read_enable_reg = DFFE(YC2_q_b[30]_PORT_B_read_enable, YC2_q_b[30]_clock_1, , , );
YC2_q_b[30]_clock_0 = CLOCK_50;
YC2_q_b[30]_clock_1 = CLOCK_50;
YC2_q_b[30]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[30]_PORT_B_data_out = MEMORY(YC2_q_b[30]_PORT_A_data_in_reg, , YC2_q_b[30]_PORT_A_address_reg, YC2_q_b[30]_PORT_B_address_reg, YC2_q_b[30]_PORT_A_write_enable_reg, , , YC2_q_b[30]_PORT_B_read_enable_reg, , , YC2_q_b[30]_clock_0, YC2_q_b[30]_clock_1, YC2_q_b[30]_clock_enable_0, , , , , );
YC2_q_b[30] = YC2_q_b[30]_PORT_B_data_out[0];


--YC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[30]_PORT_A_data_in = TC1L832;
YC1_q_b[30]_PORT_A_data_in_reg = DFFE(YC1_q_b[30]_PORT_A_data_in, YC1_q_b[30]_clock_0, , , );
YC1_q_b[30]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[30]_PORT_A_address_reg = DFFE(YC1_q_b[30]_PORT_A_address, YC1_q_b[30]_clock_0, , , );
YC1_q_b[30]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[30]_PORT_B_address_reg = DFFE(YC1_q_b[30]_PORT_B_address, YC1_q_b[30]_clock_1, , , );
YC1_q_b[30]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[30]_PORT_A_write_enable_reg = DFFE(YC1_q_b[30]_PORT_A_write_enable, YC1_q_b[30]_clock_0, , , );
YC1_q_b[30]_PORT_B_read_enable = VCC;
YC1_q_b[30]_PORT_B_read_enable_reg = DFFE(YC1_q_b[30]_PORT_B_read_enable, YC1_q_b[30]_clock_1, , , );
YC1_q_b[30]_clock_0 = CLOCK_50;
YC1_q_b[30]_clock_1 = CLOCK_50;
YC1_q_b[30]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[30]_PORT_B_data_out = MEMORY(YC1_q_b[30]_PORT_A_data_in_reg, , YC1_q_b[30]_PORT_A_address_reg, YC1_q_b[30]_PORT_B_address_reg, YC1_q_b[30]_PORT_A_write_enable_reg, , , YC1_q_b[30]_PORT_B_read_enable_reg, , , YC1_q_b[30]_clock_0, YC1_q_b[30]_clock_1, YC1_q_b[30]_clock_enable_0, , , , , );
YC1_q_b[30] = YC1_q_b[30]_PORT_B_data_out[0];


--YC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[29]_PORT_A_data_in = TC1L831;
YC2_q_b[29]_PORT_A_data_in_reg = DFFE(YC2_q_b[29]_PORT_A_data_in, YC2_q_b[29]_clock_0, , , );
YC2_q_b[29]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[29]_PORT_A_address_reg = DFFE(YC2_q_b[29]_PORT_A_address, YC2_q_b[29]_clock_0, , , );
YC2_q_b[29]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[29]_PORT_B_address_reg = DFFE(YC2_q_b[29]_PORT_B_address, YC2_q_b[29]_clock_1, , , );
YC2_q_b[29]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[29]_PORT_A_write_enable_reg = DFFE(YC2_q_b[29]_PORT_A_write_enable, YC2_q_b[29]_clock_0, , , );
YC2_q_b[29]_PORT_B_read_enable = VCC;
YC2_q_b[29]_PORT_B_read_enable_reg = DFFE(YC2_q_b[29]_PORT_B_read_enable, YC2_q_b[29]_clock_1, , , );
YC2_q_b[29]_clock_0 = CLOCK_50;
YC2_q_b[29]_clock_1 = CLOCK_50;
YC2_q_b[29]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[29]_PORT_B_data_out = MEMORY(YC2_q_b[29]_PORT_A_data_in_reg, , YC2_q_b[29]_PORT_A_address_reg, YC2_q_b[29]_PORT_B_address_reg, YC2_q_b[29]_PORT_A_write_enable_reg, , , YC2_q_b[29]_PORT_B_read_enable_reg, , , YC2_q_b[29]_clock_0, YC2_q_b[29]_clock_1, YC2_q_b[29]_clock_enable_0, , , , , );
YC2_q_b[29] = YC2_q_b[29]_PORT_B_data_out[0];


--YC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[29]_PORT_A_data_in = TC1L831;
YC1_q_b[29]_PORT_A_data_in_reg = DFFE(YC1_q_b[29]_PORT_A_data_in, YC1_q_b[29]_clock_0, , , );
YC1_q_b[29]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[29]_PORT_A_address_reg = DFFE(YC1_q_b[29]_PORT_A_address, YC1_q_b[29]_clock_0, , , );
YC1_q_b[29]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[29]_PORT_B_address_reg = DFFE(YC1_q_b[29]_PORT_B_address, YC1_q_b[29]_clock_1, , , );
YC1_q_b[29]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[29]_PORT_A_write_enable_reg = DFFE(YC1_q_b[29]_PORT_A_write_enable, YC1_q_b[29]_clock_0, , , );
YC1_q_b[29]_PORT_B_read_enable = VCC;
YC1_q_b[29]_PORT_B_read_enable_reg = DFFE(YC1_q_b[29]_PORT_B_read_enable, YC1_q_b[29]_clock_1, , , );
YC1_q_b[29]_clock_0 = CLOCK_50;
YC1_q_b[29]_clock_1 = CLOCK_50;
YC1_q_b[29]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[29]_PORT_B_data_out = MEMORY(YC1_q_b[29]_PORT_A_data_in_reg, , YC1_q_b[29]_PORT_A_address_reg, YC1_q_b[29]_PORT_B_address_reg, YC1_q_b[29]_PORT_A_write_enable_reg, , , YC1_q_b[29]_PORT_B_read_enable_reg, , , YC1_q_b[29]_clock_0, YC1_q_b[29]_clock_1, YC1_q_b[29]_clock_enable_0, , , , , );
YC1_q_b[29] = YC1_q_b[29]_PORT_B_data_out[0];


--TC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

TC1_E_shift_rot_result[31] = DFFEAS(TC1L462, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[31],  ,  , TC1_E_new_inst);


--TC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
TC1L131_adder_eqn = ( TC1_E_alu_sub ) + ( VCC ) + ( !VCC );
TC1L131 = CARRY(TC1L131_adder_eqn);


--WC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

WC1_readdata[22] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[22],  ,  , !WC1_address[8]);


--TC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

TC1_d_writedata[22] = DFFEAS(YC2_q_b[6], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[22],  ,  , TC1L531);


--WC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

WC1_readdata[23] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[23],  ,  , !WC1_address[8]);


--TC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

TC1_d_writedata[23] = DFFEAS(YC2_q_b[7], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[23],  ,  , TC1L531);


--WC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

WC1_readdata[24] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[24],  ,  , !WC1_address[8]);


--WC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

WC1_readdata[25] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[25],  ,  , !WC1_address[8]);


--WC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

WC1_readdata[26] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[26],  ,  , !WC1_address[8]);


--WC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

WC1_readdata[11] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[11],  ,  , !WC1_address[8]);


--TC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

TC1_d_writedata[11] = DFFEAS(YC2_q_b[3], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[11],  ,  , TC1L230);


--WC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

WC1_readdata[12] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[12],  ,  , !WC1_address[8]);


--TC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

TC1_d_writedata[12] = DFFEAS(YC2_q_b[4], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[12],  ,  , TC1L230);


--WC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

WC1_readdata[13] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[13],  ,  , !WC1_address[8]);


--TC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

TC1_d_writedata[13] = DFFEAS(YC2_q_b[5], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[13],  ,  , TC1L230);


--WC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

WC1_readdata[14] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[14],  ,  , !WC1_address[8]);


--TC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

TC1_d_writedata[14] = DFFEAS(YC2_q_b[6], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[14],  ,  , TC1L230);


--WC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

WC1_readdata[15] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[15],  ,  , !WC1_address[8]);


--TC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

TC1_d_writedata[15] = DFFEAS(YC2_q_b[7], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[15],  ,  , TC1L230);


--WC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

WC1_readdata[16] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[16],  ,  , !WC1_address[8]);


--TC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

TC1_d_writedata[16] = DFFEAS(YC2_q_b[0], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[16],  ,  , TC1L531);


--WC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

WC1_readdata[2] = DFFEAS(WC1L53, CLOCK_50,  ,  ,  , XD1_q_a[2],  ,  , !WC1_address[8]);


--WC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

WC1_readdata[3] = DFFEAS(WC1L54, CLOCK_50,  ,  ,  , XD1_q_a[3],  ,  , !WC1_address[8]);


--WC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

WC1_readdata[4] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[4],  ,  , !WC1_address[8]);


--WC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

WC1_readdata[5] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[5],  ,  , !WC1_address[8]);


--WC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

WC1_readdata[9] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[9],  ,  , !WC1_address[8]);


--TC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

TC1_d_writedata[9] = DFFEAS(YC2_q_b[1], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[9],  ,  , TC1L230);


--YD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[27]_PORT_A_data_in = WB2L50;
YD1_q_a[27]_PORT_A_data_in_reg = DFFE(YD1_q_a[27]_PORT_A_data_in, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[27]_PORT_A_address_reg = DFFE(YD1_q_a[27]_PORT_A_address, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_write_enable = !X1L2;
YD1_q_a[27]_PORT_A_write_enable_reg = DFFE(YD1_q_a[27]_PORT_A_write_enable, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_read_enable = X1L2;
YD1_q_a[27]_PORT_A_read_enable_reg = DFFE(YD1_q_a[27]_PORT_A_read_enable, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[27]_PORT_A_byte_mask, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_clock_0 = CLOCK_50;
YD1_q_a[27]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[27]_PORT_A_data_out = MEMORY(YD1_q_a[27]_PORT_A_data_in_reg, , YD1_q_a[27]_PORT_A_address_reg, , YD1_q_a[27]_PORT_A_write_enable_reg, YD1_q_a[27]_PORT_A_read_enable_reg, , , YD1_q_a[27]_PORT_A_byte_mask_reg, , YD1_q_a[27]_clock_0, , YD1_q_a[27]_clock_enable_0, , , , , );
YD1_q_a[27] = YD1_q_a[27]_PORT_A_data_out[0];


--YD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[28]_PORT_A_data_in = WB2L51;
YD1_q_a[28]_PORT_A_data_in_reg = DFFE(YD1_q_a[28]_PORT_A_data_in, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[28]_PORT_A_address_reg = DFFE(YD1_q_a[28]_PORT_A_address, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_write_enable = !X1L2;
YD1_q_a[28]_PORT_A_write_enable_reg = DFFE(YD1_q_a[28]_PORT_A_write_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_read_enable = X1L2;
YD1_q_a[28]_PORT_A_read_enable_reg = DFFE(YD1_q_a[28]_PORT_A_read_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[28]_PORT_A_byte_mask, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_clock_0 = CLOCK_50;
YD1_q_a[28]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[28]_PORT_A_data_out = MEMORY(YD1_q_a[28]_PORT_A_data_in_reg, , YD1_q_a[28]_PORT_A_address_reg, , YD1_q_a[28]_PORT_A_write_enable_reg, YD1_q_a[28]_PORT_A_read_enable_reg, , , YD1_q_a[28]_PORT_A_byte_mask_reg, , YD1_q_a[28]_clock_0, , YD1_q_a[28]_clock_enable_0, , , , , );
YD1_q_a[28] = YD1_q_a[28]_PORT_A_data_out[0];


--YD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[29]_PORT_A_data_in = WB2L52;
YD1_q_a[29]_PORT_A_data_in_reg = DFFE(YD1_q_a[29]_PORT_A_data_in, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[29]_PORT_A_address_reg = DFFE(YD1_q_a[29]_PORT_A_address, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_write_enable = !X1L2;
YD1_q_a[29]_PORT_A_write_enable_reg = DFFE(YD1_q_a[29]_PORT_A_write_enable, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_read_enable = X1L2;
YD1_q_a[29]_PORT_A_read_enable_reg = DFFE(YD1_q_a[29]_PORT_A_read_enable, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[29]_PORT_A_byte_mask, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_clock_0 = CLOCK_50;
YD1_q_a[29]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[29]_PORT_A_data_out = MEMORY(YD1_q_a[29]_PORT_A_data_in_reg, , YD1_q_a[29]_PORT_A_address_reg, , YD1_q_a[29]_PORT_A_write_enable_reg, YD1_q_a[29]_PORT_A_read_enable_reg, , , YD1_q_a[29]_PORT_A_byte_mask_reg, , YD1_q_a[29]_clock_0, , YD1_q_a[29]_clock_enable_0, , , , , );
YD1_q_a[29] = YD1_q_a[29]_PORT_A_data_out[0];


--YD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[30]_PORT_A_data_in = WB2L53;
YD1_q_a[30]_PORT_A_data_in_reg = DFFE(YD1_q_a[30]_PORT_A_data_in, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[30]_PORT_A_address_reg = DFFE(YD1_q_a[30]_PORT_A_address, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_write_enable = !X1L2;
YD1_q_a[30]_PORT_A_write_enable_reg = DFFE(YD1_q_a[30]_PORT_A_write_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_read_enable = X1L2;
YD1_q_a[30]_PORT_A_read_enable_reg = DFFE(YD1_q_a[30]_PORT_A_read_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[30]_PORT_A_byte_mask, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_clock_0 = CLOCK_50;
YD1_q_a[30]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[30]_PORT_A_data_out = MEMORY(YD1_q_a[30]_PORT_A_data_in_reg, , YD1_q_a[30]_PORT_A_address_reg, , YD1_q_a[30]_PORT_A_write_enable_reg, YD1_q_a[30]_PORT_A_read_enable_reg, , , YD1_q_a[30]_PORT_A_byte_mask_reg, , YD1_q_a[30]_clock_0, , YD1_q_a[30]_clock_enable_0, , , , , );
YD1_q_a[30] = YD1_q_a[30]_PORT_A_data_out[0];


--YD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[31]_PORT_A_data_in = WB2L54;
YD1_q_a[31]_PORT_A_data_in_reg = DFFE(YD1_q_a[31]_PORT_A_data_in, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[31]_PORT_A_address_reg = DFFE(YD1_q_a[31]_PORT_A_address, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_write_enable = !X1L2;
YD1_q_a[31]_PORT_A_write_enable_reg = DFFE(YD1_q_a[31]_PORT_A_write_enable, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_read_enable = X1L2;
YD1_q_a[31]_PORT_A_read_enable_reg = DFFE(YD1_q_a[31]_PORT_A_read_enable, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[31]_PORT_A_byte_mask, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_clock_0 = CLOCK_50;
YD1_q_a[31]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[31]_PORT_A_data_out = MEMORY(YD1_q_a[31]_PORT_A_data_in_reg, , YD1_q_a[31]_PORT_A_address_reg, , YD1_q_a[31]_PORT_A_write_enable_reg, YD1_q_a[31]_PORT_A_read_enable_reg, , , YD1_q_a[31]_PORT_A_byte_mask_reg, , YD1_q_a[31]_clock_0, , YD1_q_a[31]_clock_enable_0, , , , , );
YD1_q_a[31] = YD1_q_a[31]_PORT_A_data_out[0];


--WC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

WC1_readdata[10] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[10],  ,  , !WC1_address[8]);


--TC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

TC1_d_writedata[10] = DFFEAS(YC2_q_b[2], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[10],  ,  , TC1L230);


--WC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

WC1_readdata[8] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[8],  ,  , !WC1_address[8]);


--TC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

TC1_d_writedata[8] = DFFEAS(YC2_q_b[0], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[8],  ,  , TC1L230);


--DB2_ram_block1a3 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_ram_block1a3_PORT_A_data_in = TC1_d_writedata[11];
DB2_ram_block1a3_PORT_A_data_in_reg = DFFE(DB2_ram_block1a3_PORT_A_data_in, DB2_ram_block1a3_clock_0, , , );
DB2_ram_block1a3_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a3_PORT_A_address_reg = DFFE(DB2_ram_block1a3_PORT_A_address, DB2_ram_block1a3_clock_0, , , );
DB2_ram_block1a3_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a3_PORT_B_address_reg = DFFE(DB2_ram_block1a3_PORT_B_address, DB2_ram_block1a3_clock_0, , , );
DB2_ram_block1a3_PORT_A_write_enable = ZB2_av_writebyteenable[1];
DB2_ram_block1a3_PORT_A_write_enable_reg = DFFE(DB2_ram_block1a3_PORT_A_write_enable, DB2_ram_block1a3_clock_0, , , );
DB2_ram_block1a3_PORT_B_read_enable = VCC;
DB2_ram_block1a3_PORT_B_read_enable_reg = DFFE(DB2_ram_block1a3_PORT_B_read_enable, DB2_ram_block1a3_clock_0, , , );
DB2_ram_block1a3_clock_0 = CLOCK_50;
DB2_ram_block1a3_PORT_B_data_out = MEMORY(DB2_ram_block1a3_PORT_A_data_in_reg, , DB2_ram_block1a3_PORT_A_address_reg, DB2_ram_block1a3_PORT_B_address_reg, DB2_ram_block1a3_PORT_A_write_enable_reg, , , DB2_ram_block1a3_PORT_B_read_enable_reg, , , DB2_ram_block1a3_clock_0, , , , , , , );
DB2_ram_block1a3 = DB2_ram_block1a3_PORT_B_data_out[0];


--WC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

WC1_readdata[17] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[17],  ,  , !WC1_address[8]);


--TC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

TC1_d_writedata[17] = DFFEAS(YC2_q_b[1], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[17],  ,  , TC1L531);


--DB2_ram_block1a2 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_ram_block1a2_PORT_A_data_in = TC1_d_writedata[10];
DB2_ram_block1a2_PORT_A_data_in_reg = DFFE(DB2_ram_block1a2_PORT_A_data_in, DB2_ram_block1a2_clock_0, , , );
DB2_ram_block1a2_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a2_PORT_A_address_reg = DFFE(DB2_ram_block1a2_PORT_A_address, DB2_ram_block1a2_clock_0, , , );
DB2_ram_block1a2_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a2_PORT_B_address_reg = DFFE(DB2_ram_block1a2_PORT_B_address, DB2_ram_block1a2_clock_0, , , );
DB2_ram_block1a2_PORT_A_write_enable = ZB2_av_writebyteenable[1];
DB2_ram_block1a2_PORT_A_write_enable_reg = DFFE(DB2_ram_block1a2_PORT_A_write_enable, DB2_ram_block1a2_clock_0, , , );
DB2_ram_block1a2_PORT_B_read_enable = VCC;
DB2_ram_block1a2_PORT_B_read_enable_reg = DFFE(DB2_ram_block1a2_PORT_B_read_enable, DB2_ram_block1a2_clock_0, , , );
DB2_ram_block1a2_clock_0 = CLOCK_50;
DB2_ram_block1a2_PORT_B_data_out = MEMORY(DB2_ram_block1a2_PORT_A_data_in_reg, , DB2_ram_block1a2_PORT_A_address_reg, DB2_ram_block1a2_PORT_B_address_reg, DB2_ram_block1a2_PORT_A_write_enable_reg, , , DB2_ram_block1a2_PORT_B_read_enable_reg, , , DB2_ram_block1a2_clock_0, , , , , , , );
DB2_ram_block1a2 = DB2_ram_block1a2_PORT_B_data_out[0];


--DB2_ram_block1a1 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_ram_block1a1_PORT_A_data_in = TC1_d_writedata[9];
DB2_ram_block1a1_PORT_A_data_in_reg = DFFE(DB2_ram_block1a1_PORT_A_data_in, DB2_ram_block1a1_clock_0, , , );
DB2_ram_block1a1_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a1_PORT_A_address_reg = DFFE(DB2_ram_block1a1_PORT_A_address, DB2_ram_block1a1_clock_0, , , );
DB2_ram_block1a1_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a1_PORT_B_address_reg = DFFE(DB2_ram_block1a1_PORT_B_address, DB2_ram_block1a1_clock_0, , , );
DB2_ram_block1a1_PORT_A_write_enable = ZB2_av_writebyteenable[1];
DB2_ram_block1a1_PORT_A_write_enable_reg = DFFE(DB2_ram_block1a1_PORT_A_write_enable, DB2_ram_block1a1_clock_0, , , );
DB2_ram_block1a1_PORT_B_read_enable = VCC;
DB2_ram_block1a1_PORT_B_read_enable_reg = DFFE(DB2_ram_block1a1_PORT_B_read_enable, DB2_ram_block1a1_clock_0, , , );
DB2_ram_block1a1_clock_0 = CLOCK_50;
DB2_ram_block1a1_PORT_B_data_out = MEMORY(DB2_ram_block1a1_PORT_A_data_in_reg, , DB2_ram_block1a1_PORT_A_address_reg, DB2_ram_block1a1_PORT_B_address_reg, DB2_ram_block1a1_PORT_A_write_enable_reg, , , DB2_ram_block1a1_PORT_B_read_enable_reg, , , DB2_ram_block1a1_clock_0, , , , , , , );
DB2_ram_block1a1 = DB2_ram_block1a1_PORT_B_data_out[0];


--DB2_ram_block1a4 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_ram_block1a4_PORT_A_data_in = TC1_d_writedata[12];
DB2_ram_block1a4_PORT_A_data_in_reg = DFFE(DB2_ram_block1a4_PORT_A_data_in, DB2_ram_block1a4_clock_0, , , );
DB2_ram_block1a4_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a4_PORT_A_address_reg = DFFE(DB2_ram_block1a4_PORT_A_address, DB2_ram_block1a4_clock_0, , , );
DB2_ram_block1a4_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a4_PORT_B_address_reg = DFFE(DB2_ram_block1a4_PORT_B_address, DB2_ram_block1a4_clock_0, , , );
DB2_ram_block1a4_PORT_A_write_enable = ZB2_av_writebyteenable[1];
DB2_ram_block1a4_PORT_A_write_enable_reg = DFFE(DB2_ram_block1a4_PORT_A_write_enable, DB2_ram_block1a4_clock_0, , , );
DB2_ram_block1a4_PORT_B_read_enable = VCC;
DB2_ram_block1a4_PORT_B_read_enable_reg = DFFE(DB2_ram_block1a4_PORT_B_read_enable, DB2_ram_block1a4_clock_0, , , );
DB2_ram_block1a4_clock_0 = CLOCK_50;
DB2_ram_block1a4_PORT_B_data_out = MEMORY(DB2_ram_block1a4_PORT_A_data_in_reg, , DB2_ram_block1a4_PORT_A_address_reg, DB2_ram_block1a4_PORT_B_address_reg, DB2_ram_block1a4_PORT_A_write_enable_reg, , , DB2_ram_block1a4_PORT_B_read_enable_reg, , , DB2_ram_block1a4_clock_0, , , , , , , );
DB2_ram_block1a4 = DB2_ram_block1a4_PORT_B_data_out[0];


--WC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

WC1_readdata[18] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[18],  ,  , !WC1_address[8]);


--TC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

TC1_d_writedata[18] = DFFEAS(YC2_q_b[2], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[18],  ,  , TC1L531);


--TC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

TC1_E_shift_rot_result[18] = DFFEAS(TC1L449, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[18],  ,  , TC1_E_new_inst);


--WC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

WC1_readdata[19] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[19],  ,  , !WC1_address[8]);


--TC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

TC1_d_writedata[19] = DFFEAS(YC2_q_b[3], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[19],  ,  , TC1L531);


--DB2_ram_block1a7 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_ram_block1a7_PORT_A_data_in = TC1_d_writedata[15];
DB2_ram_block1a7_PORT_A_data_in_reg = DFFE(DB2_ram_block1a7_PORT_A_data_in, DB2_ram_block1a7_clock_0, , , );
DB2_ram_block1a7_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a7_PORT_A_address_reg = DFFE(DB2_ram_block1a7_PORT_A_address, DB2_ram_block1a7_clock_0, , , );
DB2_ram_block1a7_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a7_PORT_B_address_reg = DFFE(DB2_ram_block1a7_PORT_B_address, DB2_ram_block1a7_clock_0, , , );
DB2_ram_block1a7_PORT_A_write_enable = ZB2_av_writebyteenable[1];
DB2_ram_block1a7_PORT_A_write_enable_reg = DFFE(DB2_ram_block1a7_PORT_A_write_enable, DB2_ram_block1a7_clock_0, , , );
DB2_ram_block1a7_PORT_B_read_enable = VCC;
DB2_ram_block1a7_PORT_B_read_enable_reg = DFFE(DB2_ram_block1a7_PORT_B_read_enable, DB2_ram_block1a7_clock_0, , , );
DB2_ram_block1a7_clock_0 = CLOCK_50;
DB2_ram_block1a7_PORT_B_data_out = MEMORY(DB2_ram_block1a7_PORT_A_data_in_reg, , DB2_ram_block1a7_PORT_A_address_reg, DB2_ram_block1a7_PORT_B_address_reg, DB2_ram_block1a7_PORT_A_write_enable_reg, , , DB2_ram_block1a7_PORT_B_read_enable_reg, , , DB2_ram_block1a7_clock_0, , , , , , , );
DB2_ram_block1a7 = DB2_ram_block1a7_PORT_B_data_out[0];


--WC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

WC1_readdata[21] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[21],  ,  , !WC1_address[8]);


--TC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

TC1_d_writedata[21] = DFFEAS(YC2_q_b[5], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[21],  ,  , TC1L531);


--WC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

WC1_readdata[20] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[20],  ,  , !WC1_address[8]);


--TC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

TC1_d_writedata[20] = DFFEAS(YC2_q_b[4], CLOCK_50, !ZD2_r_sync_rst,  ,  , YC2_q_b[20],  ,  , TC1L531);


--DB2_ram_block1a6 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_ram_block1a6_PORT_A_data_in = TC1_d_writedata[14];
DB2_ram_block1a6_PORT_A_data_in_reg = DFFE(DB2_ram_block1a6_PORT_A_data_in, DB2_ram_block1a6_clock_0, , , );
DB2_ram_block1a6_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a6_PORT_A_address_reg = DFFE(DB2_ram_block1a6_PORT_A_address, DB2_ram_block1a6_clock_0, , , );
DB2_ram_block1a6_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a6_PORT_B_address_reg = DFFE(DB2_ram_block1a6_PORT_B_address, DB2_ram_block1a6_clock_0, , , );
DB2_ram_block1a6_PORT_A_write_enable = ZB2_av_writebyteenable[1];
DB2_ram_block1a6_PORT_A_write_enable_reg = DFFE(DB2_ram_block1a6_PORT_A_write_enable, DB2_ram_block1a6_clock_0, , , );
DB2_ram_block1a6_PORT_B_read_enable = VCC;
DB2_ram_block1a6_PORT_B_read_enable_reg = DFFE(DB2_ram_block1a6_PORT_B_read_enable, DB2_ram_block1a6_clock_0, , , );
DB2_ram_block1a6_clock_0 = CLOCK_50;
DB2_ram_block1a6_PORT_B_data_out = MEMORY(DB2_ram_block1a6_PORT_A_data_in_reg, , DB2_ram_block1a6_PORT_A_address_reg, DB2_ram_block1a6_PORT_B_address_reg, DB2_ram_block1a6_PORT_A_write_enable_reg, , , DB2_ram_block1a6_PORT_B_read_enable_reg, , , DB2_ram_block1a6_clock_0, , , , , , , );
DB2_ram_block1a6 = DB2_ram_block1a6_PORT_B_data_out[0];


--DB2_ram_block1a5 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_ram_block1a5_PORT_A_data_in = TC1_d_writedata[13];
DB2_ram_block1a5_PORT_A_data_in_reg = DFFE(DB2_ram_block1a5_PORT_A_data_in, DB2_ram_block1a5_clock_0, , , );
DB2_ram_block1a5_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a5_PORT_A_address_reg = DFFE(DB2_ram_block1a5_PORT_A_address, DB2_ram_block1a5_clock_0, , , );
DB2_ram_block1a5_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB2_ram_block1a5_PORT_B_address_reg = DFFE(DB2_ram_block1a5_PORT_B_address, DB2_ram_block1a5_clock_0, , , );
DB2_ram_block1a5_PORT_A_write_enable = ZB2_av_writebyteenable[1];
DB2_ram_block1a5_PORT_A_write_enable_reg = DFFE(DB2_ram_block1a5_PORT_A_write_enable, DB2_ram_block1a5_clock_0, , , );
DB2_ram_block1a5_PORT_B_read_enable = VCC;
DB2_ram_block1a5_PORT_B_read_enable_reg = DFFE(DB2_ram_block1a5_PORT_B_read_enable, DB2_ram_block1a5_clock_0, , , );
DB2_ram_block1a5_clock_0 = CLOCK_50;
DB2_ram_block1a5_PORT_B_data_out = MEMORY(DB2_ram_block1a5_PORT_A_data_in_reg, , DB2_ram_block1a5_PORT_A_address_reg, DB2_ram_block1a5_PORT_B_address_reg, DB2_ram_block1a5_PORT_A_write_enable_reg, , , DB2_ram_block1a5_PORT_B_read_enable_reg, , , DB2_ram_block1a5_clock_0, , , , , , , );
DB2_ram_block1a5 = DB2_ram_block1a5_PORT_B_data_out[0];


--WC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

WC1_readdata[7] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[7],  ,  , !WC1_address[8]);


--WC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

WC1_readdata[6] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[6],  ,  , !WC1_address[8]);


--PD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

PD1_sr[17] = DFFEAS(PD1L64, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--LD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

LD1_MonAReg[10] = DFFEAS(LD1L3, CLOCK_50,  ,  , ND1L49, ND1_jdo[17],  ,  , ND1_take_action_ocimem_a);


--LD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
LD1L7_adder_eqn = ( LD1_MonAReg[9] ) + ( GND ) + ( LD1L36 );
LD1L7 = SUM(LD1L7_adder_eqn);

--LD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
LD1L8_adder_eqn = ( LD1_MonAReg[9] ) + ( GND ) + ( LD1L36 );
LD1L8 = CARRY(LD1L8_adder_eqn);


--PB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[1]_PORT_A_data_in = EB1_wdata[1];
PB2_q_b[1]_PORT_A_data_in_reg = DFFE(PB2_q_b[1]_PORT_A_data_in, PB2_q_b[1]_clock_0, , , );
PB2_q_b[1]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[1]_PORT_A_address_reg = DFFE(PB2_q_b[1]_PORT_A_address, PB2_q_b[1]_clock_0, , , );
PB2_q_b[1]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[1]_PORT_B_address_reg = DFFE(PB2_q_b[1]_PORT_B_address, PB2_q_b[1]_clock_1, , , PB2_q_b[1]_clock_enable_1);
PB2_q_b[1]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[1]_PORT_A_write_enable_reg = DFFE(PB2_q_b[1]_PORT_A_write_enable, PB2_q_b[1]_clock_0, , , );
PB2_q_b[1]_PORT_B_read_enable = VCC;
PB2_q_b[1]_PORT_B_read_enable_reg = DFFE(PB2_q_b[1]_PORT_B_read_enable, PB2_q_b[1]_clock_1, , , PB2_q_b[1]_clock_enable_1);
PB2_q_b[1]_clock_0 = CLOCK_50;
PB2_q_b[1]_clock_1 = CLOCK_50;
PB2_q_b[1]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[1]_clock_enable_1 = T1L74;
PB2_q_b[1]_PORT_B_data_out = MEMORY(PB2_q_b[1]_PORT_A_data_in_reg, , PB2_q_b[1]_PORT_A_address_reg, PB2_q_b[1]_PORT_B_address_reg, PB2_q_b[1]_PORT_A_write_enable_reg, , , PB2_q_b[1]_PORT_B_read_enable_reg, , , PB2_q_b[1]_clock_0, PB2_q_b[1]_clock_1, PB2_q_b[1]_clock_enable_0, PB2_q_b[1]_clock_enable_1, , , , );
PB2_q_b[1] = PB2_q_b[1]_PORT_B_data_out[0];


--PB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[2]_PORT_A_data_in = EB1_wdata[2];
PB2_q_b[2]_PORT_A_data_in_reg = DFFE(PB2_q_b[2]_PORT_A_data_in, PB2_q_b[2]_clock_0, , , );
PB2_q_b[2]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[2]_PORT_A_address_reg = DFFE(PB2_q_b[2]_PORT_A_address, PB2_q_b[2]_clock_0, , , );
PB2_q_b[2]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[2]_PORT_B_address_reg = DFFE(PB2_q_b[2]_PORT_B_address, PB2_q_b[2]_clock_1, , , PB2_q_b[2]_clock_enable_1);
PB2_q_b[2]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[2]_PORT_A_write_enable_reg = DFFE(PB2_q_b[2]_PORT_A_write_enable, PB2_q_b[2]_clock_0, , , );
PB2_q_b[2]_PORT_B_read_enable = VCC;
PB2_q_b[2]_PORT_B_read_enable_reg = DFFE(PB2_q_b[2]_PORT_B_read_enable, PB2_q_b[2]_clock_1, , , PB2_q_b[2]_clock_enable_1);
PB2_q_b[2]_clock_0 = CLOCK_50;
PB2_q_b[2]_clock_1 = CLOCK_50;
PB2_q_b[2]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[2]_clock_enable_1 = T1L74;
PB2_q_b[2]_PORT_B_data_out = MEMORY(PB2_q_b[2]_PORT_A_data_in_reg, , PB2_q_b[2]_PORT_A_address_reg, PB2_q_b[2]_PORT_B_address_reg, PB2_q_b[2]_PORT_A_write_enable_reg, , , PB2_q_b[2]_PORT_B_read_enable_reg, , , PB2_q_b[2]_clock_0, PB2_q_b[2]_clock_1, PB2_q_b[2]_clock_enable_0, PB2_q_b[2]_clock_enable_1, , , , );
PB2_q_b[2] = PB2_q_b[2]_PORT_B_data_out[0];


--PB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[3]_PORT_A_data_in = EB1_wdata[3];
PB2_q_b[3]_PORT_A_data_in_reg = DFFE(PB2_q_b[3]_PORT_A_data_in, PB2_q_b[3]_clock_0, , , );
PB2_q_b[3]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[3]_PORT_A_address_reg = DFFE(PB2_q_b[3]_PORT_A_address, PB2_q_b[3]_clock_0, , , );
PB2_q_b[3]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[3]_PORT_B_address_reg = DFFE(PB2_q_b[3]_PORT_B_address, PB2_q_b[3]_clock_1, , , PB2_q_b[3]_clock_enable_1);
PB2_q_b[3]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[3]_PORT_A_write_enable_reg = DFFE(PB2_q_b[3]_PORT_A_write_enable, PB2_q_b[3]_clock_0, , , );
PB2_q_b[3]_PORT_B_read_enable = VCC;
PB2_q_b[3]_PORT_B_read_enable_reg = DFFE(PB2_q_b[3]_PORT_B_read_enable, PB2_q_b[3]_clock_1, , , PB2_q_b[3]_clock_enable_1);
PB2_q_b[3]_clock_0 = CLOCK_50;
PB2_q_b[3]_clock_1 = CLOCK_50;
PB2_q_b[3]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[3]_clock_enable_1 = T1L74;
PB2_q_b[3]_PORT_B_data_out = MEMORY(PB2_q_b[3]_PORT_A_data_in_reg, , PB2_q_b[3]_PORT_A_address_reg, PB2_q_b[3]_PORT_B_address_reg, PB2_q_b[3]_PORT_A_write_enable_reg, , , PB2_q_b[3]_PORT_B_read_enable_reg, , , PB2_q_b[3]_clock_0, PB2_q_b[3]_clock_1, PB2_q_b[3]_clock_enable_0, PB2_q_b[3]_clock_enable_1, , , , );
PB2_q_b[3] = PB2_q_b[3]_PORT_B_data_out[0];


--PB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[4]_PORT_A_data_in = EB1_wdata[4];
PB2_q_b[4]_PORT_A_data_in_reg = DFFE(PB2_q_b[4]_PORT_A_data_in, PB2_q_b[4]_clock_0, , , );
PB2_q_b[4]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[4]_PORT_A_address_reg = DFFE(PB2_q_b[4]_PORT_A_address, PB2_q_b[4]_clock_0, , , );
PB2_q_b[4]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[4]_PORT_B_address_reg = DFFE(PB2_q_b[4]_PORT_B_address, PB2_q_b[4]_clock_1, , , PB2_q_b[4]_clock_enable_1);
PB2_q_b[4]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[4]_PORT_A_write_enable_reg = DFFE(PB2_q_b[4]_PORT_A_write_enable, PB2_q_b[4]_clock_0, , , );
PB2_q_b[4]_PORT_B_read_enable = VCC;
PB2_q_b[4]_PORT_B_read_enable_reg = DFFE(PB2_q_b[4]_PORT_B_read_enable, PB2_q_b[4]_clock_1, , , PB2_q_b[4]_clock_enable_1);
PB2_q_b[4]_clock_0 = CLOCK_50;
PB2_q_b[4]_clock_1 = CLOCK_50;
PB2_q_b[4]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[4]_clock_enable_1 = T1L74;
PB2_q_b[4]_PORT_B_data_out = MEMORY(PB2_q_b[4]_PORT_A_data_in_reg, , PB2_q_b[4]_PORT_A_address_reg, PB2_q_b[4]_PORT_B_address_reg, PB2_q_b[4]_PORT_A_write_enable_reg, , , PB2_q_b[4]_PORT_B_read_enable_reg, , , PB2_q_b[4]_clock_0, PB2_q_b[4]_clock_1, PB2_q_b[4]_clock_enable_0, PB2_q_b[4]_clock_enable_1, , , , );
PB2_q_b[4] = PB2_q_b[4]_PORT_B_data_out[0];


--PB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[5]_PORT_A_data_in = EB1_wdata[5];
PB2_q_b[5]_PORT_A_data_in_reg = DFFE(PB2_q_b[5]_PORT_A_data_in, PB2_q_b[5]_clock_0, , , );
PB2_q_b[5]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[5]_PORT_A_address_reg = DFFE(PB2_q_b[5]_PORT_A_address, PB2_q_b[5]_clock_0, , , );
PB2_q_b[5]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[5]_PORT_B_address_reg = DFFE(PB2_q_b[5]_PORT_B_address, PB2_q_b[5]_clock_1, , , PB2_q_b[5]_clock_enable_1);
PB2_q_b[5]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[5]_PORT_A_write_enable_reg = DFFE(PB2_q_b[5]_PORT_A_write_enable, PB2_q_b[5]_clock_0, , , );
PB2_q_b[5]_PORT_B_read_enable = VCC;
PB2_q_b[5]_PORT_B_read_enable_reg = DFFE(PB2_q_b[5]_PORT_B_read_enable, PB2_q_b[5]_clock_1, , , PB2_q_b[5]_clock_enable_1);
PB2_q_b[5]_clock_0 = CLOCK_50;
PB2_q_b[5]_clock_1 = CLOCK_50;
PB2_q_b[5]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[5]_clock_enable_1 = T1L74;
PB2_q_b[5]_PORT_B_data_out = MEMORY(PB2_q_b[5]_PORT_A_data_in_reg, , PB2_q_b[5]_PORT_A_address_reg, PB2_q_b[5]_PORT_B_address_reg, PB2_q_b[5]_PORT_A_write_enable_reg, , , PB2_q_b[5]_PORT_B_read_enable_reg, , , PB2_q_b[5]_clock_0, PB2_q_b[5]_clock_1, PB2_q_b[5]_clock_enable_0, PB2_q_b[5]_clock_enable_1, , , , );
PB2_q_b[5] = PB2_q_b[5]_PORT_B_data_out[0];


--PB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[6]_PORT_A_data_in = EB1_wdata[6];
PB2_q_b[6]_PORT_A_data_in_reg = DFFE(PB2_q_b[6]_PORT_A_data_in, PB2_q_b[6]_clock_0, , , );
PB2_q_b[6]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[6]_PORT_A_address_reg = DFFE(PB2_q_b[6]_PORT_A_address, PB2_q_b[6]_clock_0, , , );
PB2_q_b[6]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[6]_PORT_B_address_reg = DFFE(PB2_q_b[6]_PORT_B_address, PB2_q_b[6]_clock_1, , , PB2_q_b[6]_clock_enable_1);
PB2_q_b[6]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[6]_PORT_A_write_enable_reg = DFFE(PB2_q_b[6]_PORT_A_write_enable, PB2_q_b[6]_clock_0, , , );
PB2_q_b[6]_PORT_B_read_enable = VCC;
PB2_q_b[6]_PORT_B_read_enable_reg = DFFE(PB2_q_b[6]_PORT_B_read_enable, PB2_q_b[6]_clock_1, , , PB2_q_b[6]_clock_enable_1);
PB2_q_b[6]_clock_0 = CLOCK_50;
PB2_q_b[6]_clock_1 = CLOCK_50;
PB2_q_b[6]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[6]_clock_enable_1 = T1L74;
PB2_q_b[6]_PORT_B_data_out = MEMORY(PB2_q_b[6]_PORT_A_data_in_reg, , PB2_q_b[6]_PORT_A_address_reg, PB2_q_b[6]_PORT_B_address_reg, PB2_q_b[6]_PORT_A_write_enable_reg, , , PB2_q_b[6]_PORT_B_read_enable_reg, , , PB2_q_b[6]_clock_0, PB2_q_b[6]_clock_1, PB2_q_b[6]_clock_enable_0, PB2_q_b[6]_clock_enable_1, , , , );
PB2_q_b[6] = PB2_q_b[6]_PORT_B_data_out[0];


--PB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[7]_PORT_A_data_in = EB1_wdata[7];
PB2_q_b[7]_PORT_A_data_in_reg = DFFE(PB2_q_b[7]_PORT_A_data_in, PB2_q_b[7]_clock_0, , , );
PB2_q_b[7]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[7]_PORT_A_address_reg = DFFE(PB2_q_b[7]_PORT_A_address, PB2_q_b[7]_clock_0, , , );
PB2_q_b[7]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[7]_PORT_B_address_reg = DFFE(PB2_q_b[7]_PORT_B_address, PB2_q_b[7]_clock_1, , , PB2_q_b[7]_clock_enable_1);
PB2_q_b[7]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[7]_PORT_A_write_enable_reg = DFFE(PB2_q_b[7]_PORT_A_write_enable, PB2_q_b[7]_clock_0, , , );
PB2_q_b[7]_PORT_B_read_enable = VCC;
PB2_q_b[7]_PORT_B_read_enable_reg = DFFE(PB2_q_b[7]_PORT_B_read_enable, PB2_q_b[7]_clock_1, , , PB2_q_b[7]_clock_enable_1);
PB2_q_b[7]_clock_0 = CLOCK_50;
PB2_q_b[7]_clock_1 = CLOCK_50;
PB2_q_b[7]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[7]_clock_enable_1 = T1L74;
PB2_q_b[7]_PORT_B_data_out = MEMORY(PB2_q_b[7]_PORT_A_data_in_reg, , PB2_q_b[7]_PORT_A_address_reg, PB2_q_b[7]_PORT_B_address_reg, PB2_q_b[7]_PORT_A_write_enable_reg, , , PB2_q_b[7]_PORT_B_read_enable_reg, , , PB2_q_b[7]_clock_0, PB2_q_b[7]_clock_1, PB2_q_b[7]_clock_enable_0, PB2_q_b[7]_clock_enable_1, , , , );
PB2_q_b[7] = PB2_q_b[7]_PORT_B_data_out[0];


--PB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[0]_PORT_A_data_in = TC1_d_writedata[0];
PB1_q_b[0]_PORT_A_data_in_reg = DFFE(PB1_q_b[0]_PORT_A_data_in, PB1_q_b[0]_clock_0, , , );
PB1_q_b[0]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[0]_PORT_A_address_reg = DFFE(PB1_q_b[0]_PORT_A_address, PB1_q_b[0]_clock_0, , , );
PB1_q_b[0]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[0]_PORT_B_address_reg = DFFE(PB1_q_b[0]_PORT_B_address, PB1_q_b[0]_clock_1, , , PB1_q_b[0]_clock_enable_1);
PB1_q_b[0]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[0]_PORT_A_write_enable_reg = DFFE(PB1_q_b[0]_PORT_A_write_enable, PB1_q_b[0]_clock_0, , , );
PB1_q_b[0]_PORT_B_read_enable = VCC;
PB1_q_b[0]_PORT_B_read_enable_reg = DFFE(PB1_q_b[0]_PORT_B_read_enable, PB1_q_b[0]_clock_1, , , PB1_q_b[0]_clock_enable_1);
PB1_q_b[0]_clock_0 = CLOCK_50;
PB1_q_b[0]_clock_1 = CLOCK_50;
PB1_q_b[0]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[0]_clock_enable_1 = T1L84;
PB1_q_b[0]_PORT_B_data_out = MEMORY(PB1_q_b[0]_PORT_A_data_in_reg, , PB1_q_b[0]_PORT_A_address_reg, PB1_q_b[0]_PORT_B_address_reg, PB1_q_b[0]_PORT_A_write_enable_reg, , , PB1_q_b[0]_PORT_B_read_enable_reg, , , PB1_q_b[0]_clock_0, PB1_q_b[0]_clock_1, PB1_q_b[0]_clock_enable_0, PB1_q_b[0]_clock_enable_1, , , , );
PB1_q_b[0] = PB1_q_b[0]_PORT_B_data_out[0];


--EB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

EB1_count[6] = AMPP_FUNCTION(A1L10, EB1_count[5], !A1L2, !A1L8, EB1L57);


--PD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

PD1_sr[25] = DFFEAS(PD1L66, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--PD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

PD1_sr[5] = DFFEAS(PD1L67, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--BD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

BD1_break_readreg[3] = DFFEAS(ND1_jdo[3], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

LD1_MonDReg[3] = DFFEAS(ND1_jdo[6], CLOCK_50,  ,  , LD1L50, XD1_q_a[3],  , LD1L62, !ND1_take_action_ocimem_b);


--XD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[2]_PORT_A_data_in = LD1L130;
XD1_q_a[2]_PORT_A_data_in_reg = DFFE(XD1_q_a[2]_PORT_A_data_in, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[2]_PORT_A_address_reg = DFFE(XD1_q_a[2]_PORT_A_address, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_write_enable = LD1L161;
XD1_q_a[2]_PORT_A_write_enable_reg = DFFE(XD1_q_a[2]_PORT_A_write_enable, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_read_enable = !LD1L161;
XD1_q_a[2]_PORT_A_read_enable_reg = DFFE(XD1_q_a[2]_PORT_A_read_enable, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_byte_mask = LD1L123;
XD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[2]_PORT_A_byte_mask, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_clock_0 = CLOCK_50;
XD1_q_a[2]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[2]_PORT_A_data_out = MEMORY(XD1_q_a[2]_PORT_A_data_in_reg, , XD1_q_a[2]_PORT_A_address_reg, , XD1_q_a[2]_PORT_A_write_enable_reg, XD1_q_a[2]_PORT_A_read_enable_reg, , , XD1_q_a[2]_PORT_A_byte_mask_reg, , XD1_q_a[2]_clock_0, , XD1_q_a[2]_clock_enable_0, , , , , );
XD1_q_a[2] = XD1_q_a[2]_PORT_A_data_out[0];


--LD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
LD1L11_adder_eqn = ( LD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LD1L11 = SUM(LD1L11_adder_eqn);

--LD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
LD1L12_adder_eqn = ( LD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LD1L12 = CARRY(LD1L12_adder_eqn);


--LD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
LD1L15_adder_eqn = ( LD1_MonAReg[3] ) + ( GND ) + ( LD1L12 );
LD1L15 = SUM(LD1L15_adder_eqn);

--LD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
LD1L16_adder_eqn = ( LD1_MonAReg[3] ) + ( GND ) + ( LD1L12 );
LD1L16 = CARRY(LD1L16_adder_eqn);


--LD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
LD1L19_adder_eqn = ( LD1_MonAReg[4] ) + ( GND ) + ( LD1L16 );
LD1L19 = SUM(LD1L19_adder_eqn);

--LD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
LD1L20_adder_eqn = ( LD1_MonAReg[4] ) + ( GND ) + ( LD1L16 );
LD1L20 = CARRY(LD1L20_adder_eqn);


--LD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
LD1L23_adder_eqn = ( LD1_MonAReg[5] ) + ( GND ) + ( LD1L20 );
LD1L23 = SUM(LD1L23_adder_eqn);

--LD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
LD1L24_adder_eqn = ( LD1_MonAReg[5] ) + ( GND ) + ( LD1L20 );
LD1L24 = CARRY(LD1L24_adder_eqn);


--LD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
LD1L27_adder_eqn = ( LD1_MonAReg[6] ) + ( GND ) + ( LD1L24 );
LD1L27 = SUM(LD1L27_adder_eqn);

--LD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
LD1L28_adder_eqn = ( LD1_MonAReg[6] ) + ( GND ) + ( LD1L24 );
LD1L28 = CARRY(LD1L28_adder_eqn);


--LD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
LD1L31_adder_eqn = ( LD1_MonAReg[7] ) + ( GND ) + ( LD1L28 );
LD1L31 = SUM(LD1L31_adder_eqn);

--LD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
LD1L32_adder_eqn = ( LD1_MonAReg[7] ) + ( GND ) + ( LD1L28 );
LD1L32 = CARRY(LD1L32_adder_eqn);


--LD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
LD1L35_adder_eqn = ( LD1_MonAReg[8] ) + ( GND ) + ( LD1L32 );
LD1L35 = SUM(LD1L35_adder_eqn);

--LD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
LD1L36_adder_eqn = ( LD1_MonAReg[8] ) + ( GND ) + ( LD1L32 );
LD1L36 = CARRY(LD1L36_adder_eqn);


--ZB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

ZB1_av_readdata_pre[16] = DFFEAS(T1L30, CLOCK_50, !ZD2_r_sync_rst,  ,  , RB2_counter_reg_bit[0],  ,  , T1_read_0);


--DB3_ram_block1a0 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB3_ram_block1a0_PORT_A_data_in = TC1_d_writedata[16];
DB3_ram_block1a0_PORT_A_data_in_reg = DFFE(DB3_ram_block1a0_PORT_A_data_in, DB3_ram_block1a0_clock_0, , , );
DB3_ram_block1a0_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a0_PORT_A_address_reg = DFFE(DB3_ram_block1a0_PORT_A_address, DB3_ram_block1a0_clock_0, , , );
DB3_ram_block1a0_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a0_PORT_B_address_reg = DFFE(DB3_ram_block1a0_PORT_B_address, DB3_ram_block1a0_clock_0, , , );
DB3_ram_block1a0_PORT_A_write_enable = ZB2_av_writebyteenable[2];
DB3_ram_block1a0_PORT_A_write_enable_reg = DFFE(DB3_ram_block1a0_PORT_A_write_enable, DB3_ram_block1a0_clock_0, , , );
DB3_ram_block1a0_PORT_B_read_enable = VCC;
DB3_ram_block1a0_PORT_B_read_enable_reg = DFFE(DB3_ram_block1a0_PORT_B_read_enable, DB3_ram_block1a0_clock_0, , , );
DB3_ram_block1a0_clock_0 = CLOCK_50;
DB3_ram_block1a0_PORT_B_data_out = MEMORY(DB3_ram_block1a0_PORT_A_data_in_reg, , DB3_ram_block1a0_PORT_A_address_reg, DB3_ram_block1a0_PORT_B_address_reg, DB3_ram_block1a0_PORT_A_write_enable_reg, , , DB3_ram_block1a0_PORT_B_read_enable_reg, , , DB3_ram_block1a0_clock_0, , , , , , , );
DB3_ram_block1a0 = DB3_ram_block1a0_PORT_B_data_out[0];


--TC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

TC1_av_ld_byte3_data[0] = DFFEAS(HC1L29, CLOCK_50, !ZD2_r_sync_rst,  , !TC1L936, TC1L840,  ,  , TC1_av_ld_aligning_data);


--TC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
TC1L134_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[30]) ) + ( TC1_E_src1[30] ) + ( TC1L139 );
TC1L134 = SUM(TC1L134_adder_eqn);

--TC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
TC1L135_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[30]) ) + ( TC1_E_src1[30] ) + ( TC1L139 );
TC1L135 = CARRY(TC1L135_adder_eqn);


--TC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

TC1_W_alu_result[24] = DFFEAS(TC1L331, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

TC1_W_alu_result[21] = DFFEAS(TC1L328, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

TC1_W_alu_result[20] = DFFEAS(TC1L327, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

TC1_W_alu_result[19] = DFFEAS(TC1L326, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

TC1_W_alu_result[18] = DFFEAS(TC1L325, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

TC1_W_alu_result[17] = DFFEAS(TC1L324, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

TC1_W_alu_result[16] = DFFEAS(TC1L323, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

TC1_W_alu_result[23] = DFFEAS(TC1L330, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

TC1_W_alu_result[22] = DFFEAS(TC1L329, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

TC1_av_ld_byte3_data[2] = DFFEAS(HC1L30, CLOCK_50, !ZD2_r_sync_rst,  , !TC1L936, TC1L840,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

TC1_W_alu_result[26] = DFFEAS(TC1L333, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

TC1_av_ld_byte3_data[1] = DFFEAS(HC1L31, CLOCK_50, !ZD2_r_sync_rst,  , !TC1L936, TC1L840,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

TC1_W_alu_result[25] = DFFEAS(TC1L332, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

TC1_av_ld_byte3_data[4] = DFFEAS(HC1L32, CLOCK_50, !ZD2_r_sync_rst,  , !TC1L936, TC1L840,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

TC1_W_alu_result[28] = DFFEAS(TC1L335, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

TC1_av_ld_byte3_data[3] = DFFEAS(HC1L33, CLOCK_50, !ZD2_r_sync_rst,  , !TC1L936, TC1L840,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

TC1_W_alu_result[27] = DFFEAS(TC1L334, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

TC1_av_ld_byte3_data[7] = DFFEAS(HC1L34, CLOCK_50, !ZD2_r_sync_rst,  , !TC1L936, TC1L840,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

TC1_W_alu_result[31] = DFFEAS(TC1L338, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

TC1_av_ld_byte3_data[6] = DFFEAS(HC1L35, CLOCK_50, !ZD2_r_sync_rst,  , !TC1L936, TC1L840,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

TC1_W_alu_result[30] = DFFEAS(TC1L337, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

TC1_av_ld_byte3_data[5] = DFFEAS(HC1L36, CLOCK_50, !ZD2_r_sync_rst,  , !TC1L936, TC1L840,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

TC1_W_alu_result[29] = DFFEAS(TC1L336, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  , TC1L339,  );


--TC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

TC1_E_shift_rot_result[30] = DFFEAS(TC1L461, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[30],  ,  , TC1_E_new_inst);


--T1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
T1L2_adder_eqn = ( !RB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L2 = SUM(T1L2_adder_eqn);

--T1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
T1L3_adder_eqn = ( !RB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L3 = CARRY(T1L3_adder_eqn);


--T1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
T1L6_adder_eqn = ( !RB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L6 = SUM(T1L6_adder_eqn);

--T1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
T1L7_adder_eqn = ( !RB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L7 = CARRY(T1L7_adder_eqn);


--T1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
T1L10_adder_eqn = ( !NB2_b_full ) + ( VCC ) + ( T1L7 );
T1L10 = SUM(T1L10_adder_eqn);

--T1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
T1L11_adder_eqn = ( !NB2_b_full ) + ( VCC ) + ( T1L7 );
T1L11 = CARRY(T1L11_adder_eqn);


--T1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
T1L14_adder_eqn = ( VCC ) + ( GND ) + ( T1L11 );
T1L14 = SUM(T1L14_adder_eqn);


--T1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
T1L18_adder_eqn = ( !RB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L18 = SUM(T1L18_adder_eqn);

--T1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
T1L19_adder_eqn = ( !RB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L19 = CARRY(T1L19_adder_eqn);


--T1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
T1L22_adder_eqn = ( !RB2_counter_reg_bit[0] ) + ( !RB2_counter_reg_bit[1] ) + ( !VCC );
T1L22 = SUM(T1L22_adder_eqn);

--T1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
T1L23_adder_eqn = ( !RB2_counter_reg_bit[0] ) + ( !RB2_counter_reg_bit[1] ) + ( !VCC );
T1L23 = CARRY(T1L23_adder_eqn);


--T1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
T1L26_adder_eqn = ( !RB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L26 = SUM(T1L26_adder_eqn);

--T1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
T1L27_adder_eqn = ( !RB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L27 = CARRY(T1L27_adder_eqn);


--XD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[22]_PORT_A_data_in = LD1L150;
XD1_q_a[22]_PORT_A_data_in_reg = DFFE(XD1_q_a[22]_PORT_A_data_in, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[22]_PORT_A_address_reg = DFFE(XD1_q_a[22]_PORT_A_address, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_write_enable = LD1L161;
XD1_q_a[22]_PORT_A_write_enable_reg = DFFE(XD1_q_a[22]_PORT_A_write_enable, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_read_enable = !LD1L161;
XD1_q_a[22]_PORT_A_read_enable_reg = DFFE(XD1_q_a[22]_PORT_A_read_enable, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_byte_mask = LD1L125;
XD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[22]_PORT_A_byte_mask, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_clock_0 = CLOCK_50;
XD1_q_a[22]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[22]_PORT_A_data_out = MEMORY(XD1_q_a[22]_PORT_A_data_in_reg, , XD1_q_a[22]_PORT_A_address_reg, , XD1_q_a[22]_PORT_A_write_enable_reg, XD1_q_a[22]_PORT_A_read_enable_reg, , , XD1_q_a[22]_PORT_A_byte_mask_reg, , XD1_q_a[22]_clock_0, , XD1_q_a[22]_clock_enable_0, , , , , );
XD1_q_a[22] = XD1_q_a[22]_PORT_A_data_out[0];


--PD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

PD1_sr[21] = DFFEAS(PD1L68, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--PD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

PD1_sr[20] = DFFEAS(PD1L69, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--XD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[23]_PORT_A_data_in = LD1L151;
XD1_q_a[23]_PORT_A_data_in_reg = DFFE(XD1_q_a[23]_PORT_A_data_in, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[23]_PORT_A_address_reg = DFFE(XD1_q_a[23]_PORT_A_address, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_write_enable = LD1L161;
XD1_q_a[23]_PORT_A_write_enable_reg = DFFE(XD1_q_a[23]_PORT_A_write_enable, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_read_enable = !LD1L161;
XD1_q_a[23]_PORT_A_read_enable_reg = DFFE(XD1_q_a[23]_PORT_A_read_enable, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_byte_mask = LD1L125;
XD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[23]_PORT_A_byte_mask, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_clock_0 = CLOCK_50;
XD1_q_a[23]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[23]_PORT_A_data_out = MEMORY(XD1_q_a[23]_PORT_A_data_in_reg, , XD1_q_a[23]_PORT_A_address_reg, , XD1_q_a[23]_PORT_A_write_enable_reg, XD1_q_a[23]_PORT_A_read_enable_reg, , , XD1_q_a[23]_PORT_A_byte_mask_reg, , XD1_q_a[23]_clock_0, , XD1_q_a[23]_clock_enable_0, , , , , );
XD1_q_a[23] = XD1_q_a[23]_PORT_A_data_out[0];


--XD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[24]_PORT_A_data_in = LD1L152;
XD1_q_a[24]_PORT_A_data_in_reg = DFFE(XD1_q_a[24]_PORT_A_data_in, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[24]_PORT_A_address_reg = DFFE(XD1_q_a[24]_PORT_A_address, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_write_enable = LD1L161;
XD1_q_a[24]_PORT_A_write_enable_reg = DFFE(XD1_q_a[24]_PORT_A_write_enable, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_read_enable = !LD1L161;
XD1_q_a[24]_PORT_A_read_enable_reg = DFFE(XD1_q_a[24]_PORT_A_read_enable, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_byte_mask = LD1L126;
XD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[24]_PORT_A_byte_mask, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_clock_0 = CLOCK_50;
XD1_q_a[24]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[24]_PORT_A_data_out = MEMORY(XD1_q_a[24]_PORT_A_data_in_reg, , XD1_q_a[24]_PORT_A_address_reg, , XD1_q_a[24]_PORT_A_write_enable_reg, XD1_q_a[24]_PORT_A_read_enable_reg, , , XD1_q_a[24]_PORT_A_byte_mask_reg, , XD1_q_a[24]_clock_0, , XD1_q_a[24]_clock_enable_0, , , , , );
XD1_q_a[24] = XD1_q_a[24]_PORT_A_data_out[0];


--XD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[25]_PORT_A_data_in = LD1L153;
XD1_q_a[25]_PORT_A_data_in_reg = DFFE(XD1_q_a[25]_PORT_A_data_in, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[25]_PORT_A_address_reg = DFFE(XD1_q_a[25]_PORT_A_address, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_write_enable = LD1L161;
XD1_q_a[25]_PORT_A_write_enable_reg = DFFE(XD1_q_a[25]_PORT_A_write_enable, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_read_enable = !LD1L161;
XD1_q_a[25]_PORT_A_read_enable_reg = DFFE(XD1_q_a[25]_PORT_A_read_enable, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_byte_mask = LD1L126;
XD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[25]_PORT_A_byte_mask, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_clock_0 = CLOCK_50;
XD1_q_a[25]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[25]_PORT_A_data_out = MEMORY(XD1_q_a[25]_PORT_A_data_in_reg, , XD1_q_a[25]_PORT_A_address_reg, , XD1_q_a[25]_PORT_A_write_enable_reg, XD1_q_a[25]_PORT_A_read_enable_reg, , , XD1_q_a[25]_PORT_A_byte_mask_reg, , XD1_q_a[25]_clock_0, , XD1_q_a[25]_clock_enable_0, , , , , );
XD1_q_a[25] = XD1_q_a[25]_PORT_A_data_out[0];


--XD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[26]_PORT_A_data_in = LD1L154;
XD1_q_a[26]_PORT_A_data_in_reg = DFFE(XD1_q_a[26]_PORT_A_data_in, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[26]_PORT_A_address_reg = DFFE(XD1_q_a[26]_PORT_A_address, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_write_enable = LD1L161;
XD1_q_a[26]_PORT_A_write_enable_reg = DFFE(XD1_q_a[26]_PORT_A_write_enable, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_read_enable = !LD1L161;
XD1_q_a[26]_PORT_A_read_enable_reg = DFFE(XD1_q_a[26]_PORT_A_read_enable, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_byte_mask = LD1L126;
XD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[26]_PORT_A_byte_mask, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_clock_0 = CLOCK_50;
XD1_q_a[26]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[26]_PORT_A_data_out = MEMORY(XD1_q_a[26]_PORT_A_data_in_reg, , XD1_q_a[26]_PORT_A_address_reg, , XD1_q_a[26]_PORT_A_write_enable_reg, XD1_q_a[26]_PORT_A_read_enable_reg, , , XD1_q_a[26]_PORT_A_byte_mask_reg, , XD1_q_a[26]_clock_0, , XD1_q_a[26]_clock_enable_0, , , , , );
XD1_q_a[26] = XD1_q_a[26]_PORT_A_data_out[0];


--XD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[11]_PORT_A_data_in = LD1L139;
XD1_q_a[11]_PORT_A_data_in_reg = DFFE(XD1_q_a[11]_PORT_A_data_in, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[11]_PORT_A_address_reg = DFFE(XD1_q_a[11]_PORT_A_address, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_write_enable = LD1L161;
XD1_q_a[11]_PORT_A_write_enable_reg = DFFE(XD1_q_a[11]_PORT_A_write_enable, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_read_enable = !LD1L161;
XD1_q_a[11]_PORT_A_read_enable_reg = DFFE(XD1_q_a[11]_PORT_A_read_enable, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_byte_mask = LD1L124;
XD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[11]_PORT_A_byte_mask, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_clock_0 = CLOCK_50;
XD1_q_a[11]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[11]_PORT_A_data_out = MEMORY(XD1_q_a[11]_PORT_A_data_in_reg, , XD1_q_a[11]_PORT_A_address_reg, , XD1_q_a[11]_PORT_A_write_enable_reg, XD1_q_a[11]_PORT_A_read_enable_reg, , , XD1_q_a[11]_PORT_A_byte_mask_reg, , XD1_q_a[11]_clock_0, , XD1_q_a[11]_clock_enable_0, , , , , );
XD1_q_a[11] = XD1_q_a[11]_PORT_A_data_out[0];


--XD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[12]_PORT_A_data_in = LD1L140;
XD1_q_a[12]_PORT_A_data_in_reg = DFFE(XD1_q_a[12]_PORT_A_data_in, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[12]_PORT_A_address_reg = DFFE(XD1_q_a[12]_PORT_A_address, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_write_enable = LD1L161;
XD1_q_a[12]_PORT_A_write_enable_reg = DFFE(XD1_q_a[12]_PORT_A_write_enable, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_read_enable = !LD1L161;
XD1_q_a[12]_PORT_A_read_enable_reg = DFFE(XD1_q_a[12]_PORT_A_read_enable, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_byte_mask = LD1L124;
XD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[12]_PORT_A_byte_mask, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_clock_0 = CLOCK_50;
XD1_q_a[12]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[12]_PORT_A_data_out = MEMORY(XD1_q_a[12]_PORT_A_data_in_reg, , XD1_q_a[12]_PORT_A_address_reg, , XD1_q_a[12]_PORT_A_write_enable_reg, XD1_q_a[12]_PORT_A_read_enable_reg, , , XD1_q_a[12]_PORT_A_byte_mask_reg, , XD1_q_a[12]_clock_0, , XD1_q_a[12]_clock_enable_0, , , , , );
XD1_q_a[12] = XD1_q_a[12]_PORT_A_data_out[0];


--XD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[13]_PORT_A_data_in = LD1L141;
XD1_q_a[13]_PORT_A_data_in_reg = DFFE(XD1_q_a[13]_PORT_A_data_in, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[13]_PORT_A_address_reg = DFFE(XD1_q_a[13]_PORT_A_address, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_write_enable = LD1L161;
XD1_q_a[13]_PORT_A_write_enable_reg = DFFE(XD1_q_a[13]_PORT_A_write_enable, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_read_enable = !LD1L161;
XD1_q_a[13]_PORT_A_read_enable_reg = DFFE(XD1_q_a[13]_PORT_A_read_enable, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_byte_mask = LD1L124;
XD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[13]_PORT_A_byte_mask, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_clock_0 = CLOCK_50;
XD1_q_a[13]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[13]_PORT_A_data_out = MEMORY(XD1_q_a[13]_PORT_A_data_in_reg, , XD1_q_a[13]_PORT_A_address_reg, , XD1_q_a[13]_PORT_A_write_enable_reg, XD1_q_a[13]_PORT_A_read_enable_reg, , , XD1_q_a[13]_PORT_A_byte_mask_reg, , XD1_q_a[13]_clock_0, , XD1_q_a[13]_clock_enable_0, , , , , );
XD1_q_a[13] = XD1_q_a[13]_PORT_A_data_out[0];


--XD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[14]_PORT_A_data_in = LD1L142;
XD1_q_a[14]_PORT_A_data_in_reg = DFFE(XD1_q_a[14]_PORT_A_data_in, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[14]_PORT_A_address_reg = DFFE(XD1_q_a[14]_PORT_A_address, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_write_enable = LD1L161;
XD1_q_a[14]_PORT_A_write_enable_reg = DFFE(XD1_q_a[14]_PORT_A_write_enable, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_read_enable = !LD1L161;
XD1_q_a[14]_PORT_A_read_enable_reg = DFFE(XD1_q_a[14]_PORT_A_read_enable, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_byte_mask = LD1L124;
XD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[14]_PORT_A_byte_mask, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_clock_0 = CLOCK_50;
XD1_q_a[14]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[14]_PORT_A_data_out = MEMORY(XD1_q_a[14]_PORT_A_data_in_reg, , XD1_q_a[14]_PORT_A_address_reg, , XD1_q_a[14]_PORT_A_write_enable_reg, XD1_q_a[14]_PORT_A_read_enable_reg, , , XD1_q_a[14]_PORT_A_byte_mask_reg, , XD1_q_a[14]_clock_0, , XD1_q_a[14]_clock_enable_0, , , , , );
XD1_q_a[14] = XD1_q_a[14]_PORT_A_data_out[0];


--XD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[15]_PORT_A_data_in = LD1L143;
XD1_q_a[15]_PORT_A_data_in_reg = DFFE(XD1_q_a[15]_PORT_A_data_in, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[15]_PORT_A_address_reg = DFFE(XD1_q_a[15]_PORT_A_address, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_write_enable = LD1L161;
XD1_q_a[15]_PORT_A_write_enable_reg = DFFE(XD1_q_a[15]_PORT_A_write_enable, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_read_enable = !LD1L161;
XD1_q_a[15]_PORT_A_read_enable_reg = DFFE(XD1_q_a[15]_PORT_A_read_enable, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_byte_mask = LD1L124;
XD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[15]_PORT_A_byte_mask, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_clock_0 = CLOCK_50;
XD1_q_a[15]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[15]_PORT_A_data_out = MEMORY(XD1_q_a[15]_PORT_A_data_in_reg, , XD1_q_a[15]_PORT_A_address_reg, , XD1_q_a[15]_PORT_A_write_enable_reg, XD1_q_a[15]_PORT_A_read_enable_reg, , , XD1_q_a[15]_PORT_A_byte_mask_reg, , XD1_q_a[15]_clock_0, , XD1_q_a[15]_clock_enable_0, , , , , );
XD1_q_a[15] = XD1_q_a[15]_PORT_A_data_out[0];


--XD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[16]_PORT_A_data_in = LD1L144;
XD1_q_a[16]_PORT_A_data_in_reg = DFFE(XD1_q_a[16]_PORT_A_data_in, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[16]_PORT_A_address_reg = DFFE(XD1_q_a[16]_PORT_A_address, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_write_enable = LD1L161;
XD1_q_a[16]_PORT_A_write_enable_reg = DFFE(XD1_q_a[16]_PORT_A_write_enable, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_read_enable = !LD1L161;
XD1_q_a[16]_PORT_A_read_enable_reg = DFFE(XD1_q_a[16]_PORT_A_read_enable, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_byte_mask = LD1L125;
XD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[16]_PORT_A_byte_mask, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_clock_0 = CLOCK_50;
XD1_q_a[16]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[16]_PORT_A_data_out = MEMORY(XD1_q_a[16]_PORT_A_data_in_reg, , XD1_q_a[16]_PORT_A_address_reg, , XD1_q_a[16]_PORT_A_write_enable_reg, XD1_q_a[16]_PORT_A_read_enable_reg, , , XD1_q_a[16]_PORT_A_byte_mask_reg, , XD1_q_a[16]_clock_0, , XD1_q_a[16]_clock_enable_0, , , , , );
XD1_q_a[16] = XD1_q_a[16]_PORT_A_data_out[0];


--XD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[3]_PORT_A_data_in = LD1L131;
XD1_q_a[3]_PORT_A_data_in_reg = DFFE(XD1_q_a[3]_PORT_A_data_in, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[3]_PORT_A_address_reg = DFFE(XD1_q_a[3]_PORT_A_address, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_write_enable = LD1L161;
XD1_q_a[3]_PORT_A_write_enable_reg = DFFE(XD1_q_a[3]_PORT_A_write_enable, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_read_enable = !LD1L161;
XD1_q_a[3]_PORT_A_read_enable_reg = DFFE(XD1_q_a[3]_PORT_A_read_enable, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_byte_mask = LD1L123;
XD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[3]_PORT_A_byte_mask, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_clock_0 = CLOCK_50;
XD1_q_a[3]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[3]_PORT_A_data_out = MEMORY(XD1_q_a[3]_PORT_A_data_in_reg, , XD1_q_a[3]_PORT_A_address_reg, , XD1_q_a[3]_PORT_A_write_enable_reg, XD1_q_a[3]_PORT_A_read_enable_reg, , , XD1_q_a[3]_PORT_A_byte_mask_reg, , XD1_q_a[3]_clock_0, , XD1_q_a[3]_clock_enable_0, , , , , );
XD1_q_a[3] = XD1_q_a[3]_PORT_A_data_out[0];


--XD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[4]_PORT_A_data_in = LD1L132;
XD1_q_a[4]_PORT_A_data_in_reg = DFFE(XD1_q_a[4]_PORT_A_data_in, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[4]_PORT_A_address_reg = DFFE(XD1_q_a[4]_PORT_A_address, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_write_enable = LD1L161;
XD1_q_a[4]_PORT_A_write_enable_reg = DFFE(XD1_q_a[4]_PORT_A_write_enable, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_read_enable = !LD1L161;
XD1_q_a[4]_PORT_A_read_enable_reg = DFFE(XD1_q_a[4]_PORT_A_read_enable, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_byte_mask = LD1L123;
XD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[4]_PORT_A_byte_mask, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_clock_0 = CLOCK_50;
XD1_q_a[4]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[4]_PORT_A_data_out = MEMORY(XD1_q_a[4]_PORT_A_data_in_reg, , XD1_q_a[4]_PORT_A_address_reg, , XD1_q_a[4]_PORT_A_write_enable_reg, XD1_q_a[4]_PORT_A_read_enable_reg, , , XD1_q_a[4]_PORT_A_byte_mask_reg, , XD1_q_a[4]_clock_0, , XD1_q_a[4]_clock_enable_0, , , , , );
XD1_q_a[4] = XD1_q_a[4]_PORT_A_data_out[0];


--XD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[5]_PORT_A_data_in = LD1L133;
XD1_q_a[5]_PORT_A_data_in_reg = DFFE(XD1_q_a[5]_PORT_A_data_in, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[5]_PORT_A_address_reg = DFFE(XD1_q_a[5]_PORT_A_address, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_write_enable = LD1L161;
XD1_q_a[5]_PORT_A_write_enable_reg = DFFE(XD1_q_a[5]_PORT_A_write_enable, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_read_enable = !LD1L161;
XD1_q_a[5]_PORT_A_read_enable_reg = DFFE(XD1_q_a[5]_PORT_A_read_enable, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_byte_mask = LD1L123;
XD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[5]_PORT_A_byte_mask, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_clock_0 = CLOCK_50;
XD1_q_a[5]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[5]_PORT_A_data_out = MEMORY(XD1_q_a[5]_PORT_A_data_in_reg, , XD1_q_a[5]_PORT_A_address_reg, , XD1_q_a[5]_PORT_A_write_enable_reg, XD1_q_a[5]_PORT_A_read_enable_reg, , , XD1_q_a[5]_PORT_A_byte_mask_reg, , XD1_q_a[5]_clock_0, , XD1_q_a[5]_clock_enable_0, , , , , );
XD1_q_a[5] = XD1_q_a[5]_PORT_A_data_out[0];


--XD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[9]_PORT_A_data_in = LD1L137;
XD1_q_a[9]_PORT_A_data_in_reg = DFFE(XD1_q_a[9]_PORT_A_data_in, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[9]_PORT_A_address_reg = DFFE(XD1_q_a[9]_PORT_A_address, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_write_enable = LD1L161;
XD1_q_a[9]_PORT_A_write_enable_reg = DFFE(XD1_q_a[9]_PORT_A_write_enable, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_read_enable = !LD1L161;
XD1_q_a[9]_PORT_A_read_enable_reg = DFFE(XD1_q_a[9]_PORT_A_read_enable, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_byte_mask = LD1L124;
XD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[9]_PORT_A_byte_mask, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_clock_0 = CLOCK_50;
XD1_q_a[9]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[9]_PORT_A_data_out = MEMORY(XD1_q_a[9]_PORT_A_data_in_reg, , XD1_q_a[9]_PORT_A_address_reg, , XD1_q_a[9]_PORT_A_write_enable_reg, XD1_q_a[9]_PORT_A_read_enable_reg, , , XD1_q_a[9]_PORT_A_byte_mask_reg, , XD1_q_a[9]_clock_0, , XD1_q_a[9]_clock_enable_0, , , , , );
XD1_q_a[9] = XD1_q_a[9]_PORT_A_data_out[0];


--WC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

WC1_readdata[27] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[27],  ,  , !WC1_address[8]);


--WC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

WC1_readdata[28] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[28],  ,  , !WC1_address[8]);


--WC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

WC1_readdata[29] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[29],  ,  , !WC1_address[8]);


--WC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

WC1_readdata[30] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[30],  ,  , !WC1_address[8]);


--WC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

WC1_readdata[31] = DFFEAS(AD1L9, CLOCK_50,  ,  ,  , XD1_q_a[31],  ,  , !WC1_address[8]);


--XD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[10]_PORT_A_data_in = LD1L138;
XD1_q_a[10]_PORT_A_data_in_reg = DFFE(XD1_q_a[10]_PORT_A_data_in, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[10]_PORT_A_address_reg = DFFE(XD1_q_a[10]_PORT_A_address, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_write_enable = LD1L161;
XD1_q_a[10]_PORT_A_write_enable_reg = DFFE(XD1_q_a[10]_PORT_A_write_enable, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_read_enable = !LD1L161;
XD1_q_a[10]_PORT_A_read_enable_reg = DFFE(XD1_q_a[10]_PORT_A_read_enable, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_byte_mask = LD1L124;
XD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[10]_PORT_A_byte_mask, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_clock_0 = CLOCK_50;
XD1_q_a[10]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[10]_PORT_A_data_out = MEMORY(XD1_q_a[10]_PORT_A_data_in_reg, , XD1_q_a[10]_PORT_A_address_reg, , XD1_q_a[10]_PORT_A_write_enable_reg, XD1_q_a[10]_PORT_A_read_enable_reg, , , XD1_q_a[10]_PORT_A_byte_mask_reg, , XD1_q_a[10]_clock_0, , XD1_q_a[10]_clock_enable_0, , , , , );
XD1_q_a[10] = XD1_q_a[10]_PORT_A_data_out[0];


--XD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[8]_PORT_A_data_in = LD1L136;
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L161;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L161;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = LD1L124;
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = CLOCK_50;
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[8] = XD1_q_a[8]_PORT_A_data_out[0];


--ZB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

ZB1_av_readdata_pre[19] = DFFEAS(T1L34, CLOCK_50, !ZD2_r_sync_rst,  ,  , RB2_counter_reg_bit[3],  ,  , T1_read_0);


--DB3_ram_block1a3 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB3_ram_block1a3_PORT_A_data_in = TC1_d_writedata[19];
DB3_ram_block1a3_PORT_A_data_in_reg = DFFE(DB3_ram_block1a3_PORT_A_data_in, DB3_ram_block1a3_clock_0, , , );
DB3_ram_block1a3_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a3_PORT_A_address_reg = DFFE(DB3_ram_block1a3_PORT_A_address, DB3_ram_block1a3_clock_0, , , );
DB3_ram_block1a3_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a3_PORT_B_address_reg = DFFE(DB3_ram_block1a3_PORT_B_address, DB3_ram_block1a3_clock_0, , , );
DB3_ram_block1a3_PORT_A_write_enable = ZB2_av_writebyteenable[2];
DB3_ram_block1a3_PORT_A_write_enable_reg = DFFE(DB3_ram_block1a3_PORT_A_write_enable, DB3_ram_block1a3_clock_0, , , );
DB3_ram_block1a3_PORT_B_read_enable = VCC;
DB3_ram_block1a3_PORT_B_read_enable_reg = DFFE(DB3_ram_block1a3_PORT_B_read_enable, DB3_ram_block1a3_clock_0, , , );
DB3_ram_block1a3_clock_0 = CLOCK_50;
DB3_ram_block1a3_PORT_B_data_out = MEMORY(DB3_ram_block1a3_PORT_A_data_in_reg, , DB3_ram_block1a3_PORT_A_address_reg, DB3_ram_block1a3_PORT_B_address_reg, DB3_ram_block1a3_PORT_A_write_enable_reg, , , DB3_ram_block1a3_PORT_B_read_enable_reg, , , DB3_ram_block1a3_clock_0, , , , , , , );
DB3_ram_block1a3 = DB3_ram_block1a3_PORT_B_data_out[0];


--XD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[17]_PORT_A_data_in = LD1L145;
XD1_q_a[17]_PORT_A_data_in_reg = DFFE(XD1_q_a[17]_PORT_A_data_in, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[17]_PORT_A_address_reg = DFFE(XD1_q_a[17]_PORT_A_address, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_write_enable = LD1L161;
XD1_q_a[17]_PORT_A_write_enable_reg = DFFE(XD1_q_a[17]_PORT_A_write_enable, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_read_enable = !LD1L161;
XD1_q_a[17]_PORT_A_read_enable_reg = DFFE(XD1_q_a[17]_PORT_A_read_enable, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_byte_mask = LD1L125;
XD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[17]_PORT_A_byte_mask, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_clock_0 = CLOCK_50;
XD1_q_a[17]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[17]_PORT_A_data_out = MEMORY(XD1_q_a[17]_PORT_A_data_in_reg, , XD1_q_a[17]_PORT_A_address_reg, , XD1_q_a[17]_PORT_A_write_enable_reg, XD1_q_a[17]_PORT_A_read_enable_reg, , , XD1_q_a[17]_PORT_A_byte_mask_reg, , XD1_q_a[17]_clock_0, , XD1_q_a[17]_clock_enable_0, , , , , );
XD1_q_a[17] = XD1_q_a[17]_PORT_A_data_out[0];


--DB3_ram_block1a2 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB3_ram_block1a2_PORT_A_data_in = TC1_d_writedata[18];
DB3_ram_block1a2_PORT_A_data_in_reg = DFFE(DB3_ram_block1a2_PORT_A_data_in, DB3_ram_block1a2_clock_0, , , );
DB3_ram_block1a2_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a2_PORT_A_address_reg = DFFE(DB3_ram_block1a2_PORT_A_address, DB3_ram_block1a2_clock_0, , , );
DB3_ram_block1a2_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a2_PORT_B_address_reg = DFFE(DB3_ram_block1a2_PORT_B_address, DB3_ram_block1a2_clock_0, , , );
DB3_ram_block1a2_PORT_A_write_enable = ZB2_av_writebyteenable[2];
DB3_ram_block1a2_PORT_A_write_enable_reg = DFFE(DB3_ram_block1a2_PORT_A_write_enable, DB3_ram_block1a2_clock_0, , , );
DB3_ram_block1a2_PORT_B_read_enable = VCC;
DB3_ram_block1a2_PORT_B_read_enable_reg = DFFE(DB3_ram_block1a2_PORT_B_read_enable, DB3_ram_block1a2_clock_0, , , );
DB3_ram_block1a2_clock_0 = CLOCK_50;
DB3_ram_block1a2_PORT_B_data_out = MEMORY(DB3_ram_block1a2_PORT_A_data_in_reg, , DB3_ram_block1a2_PORT_A_address_reg, DB3_ram_block1a2_PORT_B_address_reg, DB3_ram_block1a2_PORT_A_write_enable_reg, , , DB3_ram_block1a2_PORT_B_read_enable_reg, , , DB3_ram_block1a2_clock_0, , , , , , , );
DB3_ram_block1a2 = DB3_ram_block1a2_PORT_B_data_out[0];


--ZB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

ZB1_av_readdata_pre[18] = DFFEAS(T1L38, CLOCK_50, !ZD2_r_sync_rst,  ,  , RB2_counter_reg_bit[2],  ,  , T1_read_0);


--DB3_ram_block1a1 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB3_ram_block1a1_PORT_A_data_in = TC1_d_writedata[17];
DB3_ram_block1a1_PORT_A_data_in_reg = DFFE(DB3_ram_block1a1_PORT_A_data_in, DB3_ram_block1a1_clock_0, , , );
DB3_ram_block1a1_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a1_PORT_A_address_reg = DFFE(DB3_ram_block1a1_PORT_A_address, DB3_ram_block1a1_clock_0, , , );
DB3_ram_block1a1_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a1_PORT_B_address_reg = DFFE(DB3_ram_block1a1_PORT_B_address, DB3_ram_block1a1_clock_0, , , );
DB3_ram_block1a1_PORT_A_write_enable = ZB2_av_writebyteenable[2];
DB3_ram_block1a1_PORT_A_write_enable_reg = DFFE(DB3_ram_block1a1_PORT_A_write_enable, DB3_ram_block1a1_clock_0, , , );
DB3_ram_block1a1_PORT_B_read_enable = VCC;
DB3_ram_block1a1_PORT_B_read_enable_reg = DFFE(DB3_ram_block1a1_PORT_B_read_enable, DB3_ram_block1a1_clock_0, , , );
DB3_ram_block1a1_clock_0 = CLOCK_50;
DB3_ram_block1a1_PORT_B_data_out = MEMORY(DB3_ram_block1a1_PORT_A_data_in_reg, , DB3_ram_block1a1_PORT_A_address_reg, DB3_ram_block1a1_PORT_B_address_reg, DB3_ram_block1a1_PORT_A_write_enable_reg, , , DB3_ram_block1a1_PORT_B_read_enable_reg, , , DB3_ram_block1a1_clock_0, , , , , , , );
DB3_ram_block1a1 = DB3_ram_block1a1_PORT_B_data_out[0];


--ZB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

ZB1_av_readdata_pre[17] = DFFEAS(T1L42, CLOCK_50, !ZD2_r_sync_rst,  ,  , RB2_counter_reg_bit[1],  ,  , T1_read_0);


--DB3_ram_block1a4 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB3_ram_block1a4_PORT_A_data_in = TC1_d_writedata[20];
DB3_ram_block1a4_PORT_A_data_in_reg = DFFE(DB3_ram_block1a4_PORT_A_data_in, DB3_ram_block1a4_clock_0, , , );
DB3_ram_block1a4_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a4_PORT_A_address_reg = DFFE(DB3_ram_block1a4_PORT_A_address, DB3_ram_block1a4_clock_0, , , );
DB3_ram_block1a4_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a4_PORT_B_address_reg = DFFE(DB3_ram_block1a4_PORT_B_address, DB3_ram_block1a4_clock_0, , , );
DB3_ram_block1a4_PORT_A_write_enable = ZB2_av_writebyteenable[2];
DB3_ram_block1a4_PORT_A_write_enable_reg = DFFE(DB3_ram_block1a4_PORT_A_write_enable, DB3_ram_block1a4_clock_0, , , );
DB3_ram_block1a4_PORT_B_read_enable = VCC;
DB3_ram_block1a4_PORT_B_read_enable_reg = DFFE(DB3_ram_block1a4_PORT_B_read_enable, DB3_ram_block1a4_clock_0, , , );
DB3_ram_block1a4_clock_0 = CLOCK_50;
DB3_ram_block1a4_PORT_B_data_out = MEMORY(DB3_ram_block1a4_PORT_A_data_in_reg, , DB3_ram_block1a4_PORT_A_address_reg, DB3_ram_block1a4_PORT_B_address_reg, DB3_ram_block1a4_PORT_A_write_enable_reg, , , DB3_ram_block1a4_PORT_B_read_enable_reg, , , DB3_ram_block1a4_clock_0, , , , , , , );
DB3_ram_block1a4 = DB3_ram_block1a4_PORT_B_data_out[0];


--ZB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

ZB1_av_readdata_pre[20] = DFFEAS(T1L46, CLOCK_50, !ZD2_r_sync_rst,  ,  , RB2_counter_reg_bit[4],  ,  , T1_read_0);


--XD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[18]_PORT_A_data_in = LD1L146;
XD1_q_a[18]_PORT_A_data_in_reg = DFFE(XD1_q_a[18]_PORT_A_data_in, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[18]_PORT_A_address_reg = DFFE(XD1_q_a[18]_PORT_A_address, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_write_enable = LD1L161;
XD1_q_a[18]_PORT_A_write_enable_reg = DFFE(XD1_q_a[18]_PORT_A_write_enable, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_read_enable = !LD1L161;
XD1_q_a[18]_PORT_A_read_enable_reg = DFFE(XD1_q_a[18]_PORT_A_read_enable, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_byte_mask = LD1L125;
XD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[18]_PORT_A_byte_mask, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_clock_0 = CLOCK_50;
XD1_q_a[18]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[18]_PORT_A_data_out = MEMORY(XD1_q_a[18]_PORT_A_data_in_reg, , XD1_q_a[18]_PORT_A_address_reg, , XD1_q_a[18]_PORT_A_write_enable_reg, XD1_q_a[18]_PORT_A_read_enable_reg, , , XD1_q_a[18]_PORT_A_byte_mask_reg, , XD1_q_a[18]_clock_0, , XD1_q_a[18]_clock_enable_0, , , , , );
XD1_q_a[18] = XD1_q_a[18]_PORT_A_data_out[0];


--TC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

TC1_E_shift_rot_result[19] = DFFEAS(TC1L450, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[19],  ,  , TC1_E_new_inst);


--XD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[19]_PORT_A_data_in = LD1L147;
XD1_q_a[19]_PORT_A_data_in_reg = DFFE(XD1_q_a[19]_PORT_A_data_in, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[19]_PORT_A_address_reg = DFFE(XD1_q_a[19]_PORT_A_address, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_write_enable = LD1L161;
XD1_q_a[19]_PORT_A_write_enable_reg = DFFE(XD1_q_a[19]_PORT_A_write_enable, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_read_enable = !LD1L161;
XD1_q_a[19]_PORT_A_read_enable_reg = DFFE(XD1_q_a[19]_PORT_A_read_enable, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_byte_mask = LD1L125;
XD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[19]_PORT_A_byte_mask, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_clock_0 = CLOCK_50;
XD1_q_a[19]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[19]_PORT_A_data_out = MEMORY(XD1_q_a[19]_PORT_A_data_in_reg, , XD1_q_a[19]_PORT_A_address_reg, , XD1_q_a[19]_PORT_A_write_enable_reg, XD1_q_a[19]_PORT_A_read_enable_reg, , , XD1_q_a[19]_PORT_A_byte_mask_reg, , XD1_q_a[19]_clock_0, , XD1_q_a[19]_clock_enable_0, , , , , );
XD1_q_a[19] = XD1_q_a[19]_PORT_A_data_out[0];


--DB3_ram_block1a7 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB3_ram_block1a7_PORT_A_data_in = TC1_d_writedata[23];
DB3_ram_block1a7_PORT_A_data_in_reg = DFFE(DB3_ram_block1a7_PORT_A_data_in, DB3_ram_block1a7_clock_0, , , );
DB3_ram_block1a7_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a7_PORT_A_address_reg = DFFE(DB3_ram_block1a7_PORT_A_address, DB3_ram_block1a7_clock_0, , , );
DB3_ram_block1a7_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a7_PORT_B_address_reg = DFFE(DB3_ram_block1a7_PORT_B_address, DB3_ram_block1a7_clock_0, , , );
DB3_ram_block1a7_PORT_A_write_enable = ZB2_av_writebyteenable[2];
DB3_ram_block1a7_PORT_A_write_enable_reg = DFFE(DB3_ram_block1a7_PORT_A_write_enable, DB3_ram_block1a7_clock_0, , , );
DB3_ram_block1a7_PORT_B_read_enable = VCC;
DB3_ram_block1a7_PORT_B_read_enable_reg = DFFE(DB3_ram_block1a7_PORT_B_read_enable, DB3_ram_block1a7_clock_0, , , );
DB3_ram_block1a7_clock_0 = CLOCK_50;
DB3_ram_block1a7_PORT_B_data_out = MEMORY(DB3_ram_block1a7_PORT_A_data_in_reg, , DB3_ram_block1a7_PORT_A_address_reg, DB3_ram_block1a7_PORT_B_address_reg, DB3_ram_block1a7_PORT_A_write_enable_reg, , , DB3_ram_block1a7_PORT_B_read_enable_reg, , , DB3_ram_block1a7_clock_0, , , , , , , );
DB3_ram_block1a7 = DB3_ram_block1a7_PORT_B_data_out[0];


--XD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[21]_PORT_A_data_in = LD1L149;
XD1_q_a[21]_PORT_A_data_in_reg = DFFE(XD1_q_a[21]_PORT_A_data_in, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[21]_PORT_A_address_reg = DFFE(XD1_q_a[21]_PORT_A_address, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_write_enable = LD1L161;
XD1_q_a[21]_PORT_A_write_enable_reg = DFFE(XD1_q_a[21]_PORT_A_write_enable, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_read_enable = !LD1L161;
XD1_q_a[21]_PORT_A_read_enable_reg = DFFE(XD1_q_a[21]_PORT_A_read_enable, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_byte_mask = LD1L125;
XD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[21]_PORT_A_byte_mask, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_clock_0 = CLOCK_50;
XD1_q_a[21]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[21]_PORT_A_data_out = MEMORY(XD1_q_a[21]_PORT_A_data_in_reg, , XD1_q_a[21]_PORT_A_address_reg, , XD1_q_a[21]_PORT_A_write_enable_reg, XD1_q_a[21]_PORT_A_read_enable_reg, , , XD1_q_a[21]_PORT_A_byte_mask_reg, , XD1_q_a[21]_clock_0, , XD1_q_a[21]_clock_enable_0, , , , , );
XD1_q_a[21] = XD1_q_a[21]_PORT_A_data_out[0];


--XD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[20]_PORT_A_data_in = LD1L148;
XD1_q_a[20]_PORT_A_data_in_reg = DFFE(XD1_q_a[20]_PORT_A_data_in, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[20]_PORT_A_address_reg = DFFE(XD1_q_a[20]_PORT_A_address, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_write_enable = LD1L161;
XD1_q_a[20]_PORT_A_write_enable_reg = DFFE(XD1_q_a[20]_PORT_A_write_enable, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_read_enable = !LD1L161;
XD1_q_a[20]_PORT_A_read_enable_reg = DFFE(XD1_q_a[20]_PORT_A_read_enable, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_byte_mask = LD1L125;
XD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[20]_PORT_A_byte_mask, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_clock_0 = CLOCK_50;
XD1_q_a[20]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[20]_PORT_A_data_out = MEMORY(XD1_q_a[20]_PORT_A_data_in_reg, , XD1_q_a[20]_PORT_A_address_reg, , XD1_q_a[20]_PORT_A_write_enable_reg, XD1_q_a[20]_PORT_A_read_enable_reg, , , XD1_q_a[20]_PORT_A_byte_mask_reg, , XD1_q_a[20]_clock_0, , XD1_q_a[20]_clock_enable_0, , , , , );
XD1_q_a[20] = XD1_q_a[20]_PORT_A_data_out[0];


--ZB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

ZB1_av_readdata_pre[22] = DFFEAS(T1L50, CLOCK_50, !ZD2_r_sync_rst,  ,  , NB2_b_full,  ,  , T1_read_0);


--DB3_ram_block1a6 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB3_ram_block1a6_PORT_A_data_in = TC1_d_writedata[22];
DB3_ram_block1a6_PORT_A_data_in_reg = DFFE(DB3_ram_block1a6_PORT_A_data_in, DB3_ram_block1a6_clock_0, , , );
DB3_ram_block1a6_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a6_PORT_A_address_reg = DFFE(DB3_ram_block1a6_PORT_A_address, DB3_ram_block1a6_clock_0, , , );
DB3_ram_block1a6_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a6_PORT_B_address_reg = DFFE(DB3_ram_block1a6_PORT_B_address, DB3_ram_block1a6_clock_0, , , );
DB3_ram_block1a6_PORT_A_write_enable = ZB2_av_writebyteenable[2];
DB3_ram_block1a6_PORT_A_write_enable_reg = DFFE(DB3_ram_block1a6_PORT_A_write_enable, DB3_ram_block1a6_clock_0, , , );
DB3_ram_block1a6_PORT_B_read_enable = VCC;
DB3_ram_block1a6_PORT_B_read_enable_reg = DFFE(DB3_ram_block1a6_PORT_B_read_enable, DB3_ram_block1a6_clock_0, , , );
DB3_ram_block1a6_clock_0 = CLOCK_50;
DB3_ram_block1a6_PORT_B_data_out = MEMORY(DB3_ram_block1a6_PORT_A_data_in_reg, , DB3_ram_block1a6_PORT_A_address_reg, DB3_ram_block1a6_PORT_B_address_reg, DB3_ram_block1a6_PORT_A_write_enable_reg, , , DB3_ram_block1a6_PORT_B_read_enable_reg, , , DB3_ram_block1a6_clock_0, , , , , , , );
DB3_ram_block1a6 = DB3_ram_block1a6_PORT_B_data_out[0];


--ZB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

ZB1_av_readdata_pre[21] = DFFEAS(T1L54, CLOCK_50, !ZD2_r_sync_rst,  ,  , RB2_counter_reg_bit[5],  ,  , T1_read_0);


--DB3_ram_block1a5 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB3_ram_block1a5_PORT_A_data_in = TC1_d_writedata[21];
DB3_ram_block1a5_PORT_A_data_in_reg = DFFE(DB3_ram_block1a5_PORT_A_data_in, DB3_ram_block1a5_clock_0, , , );
DB3_ram_block1a5_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a5_PORT_A_address_reg = DFFE(DB3_ram_block1a5_PORT_A_address, DB3_ram_block1a5_clock_0, , , );
DB3_ram_block1a5_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB3_ram_block1a5_PORT_B_address_reg = DFFE(DB3_ram_block1a5_PORT_B_address, DB3_ram_block1a5_clock_0, , , );
DB3_ram_block1a5_PORT_A_write_enable = ZB2_av_writebyteenable[2];
DB3_ram_block1a5_PORT_A_write_enable_reg = DFFE(DB3_ram_block1a5_PORT_A_write_enable, DB3_ram_block1a5_clock_0, , , );
DB3_ram_block1a5_PORT_B_read_enable = VCC;
DB3_ram_block1a5_PORT_B_read_enable_reg = DFFE(DB3_ram_block1a5_PORT_B_read_enable, DB3_ram_block1a5_clock_0, , , );
DB3_ram_block1a5_clock_0 = CLOCK_50;
DB3_ram_block1a5_PORT_B_data_out = MEMORY(DB3_ram_block1a5_PORT_A_data_in_reg, , DB3_ram_block1a5_PORT_A_address_reg, DB3_ram_block1a5_PORT_B_address_reg, DB3_ram_block1a5_PORT_A_write_enable_reg, , , DB3_ram_block1a5_PORT_B_read_enable_reg, , , DB3_ram_block1a5_clock_0, , , , , , , );
DB3_ram_block1a5 = DB3_ram_block1a5_PORT_B_data_out[0];


--XD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[7]_PORT_A_data_in = LD1L135;
XD1_q_a[7]_PORT_A_data_in_reg = DFFE(XD1_q_a[7]_PORT_A_data_in, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[7]_PORT_A_address_reg = DFFE(XD1_q_a[7]_PORT_A_address, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_write_enable = LD1L161;
XD1_q_a[7]_PORT_A_write_enable_reg = DFFE(XD1_q_a[7]_PORT_A_write_enable, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_read_enable = !LD1L161;
XD1_q_a[7]_PORT_A_read_enable_reg = DFFE(XD1_q_a[7]_PORT_A_read_enable, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_byte_mask = LD1L123;
XD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[7]_PORT_A_byte_mask, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_clock_0 = CLOCK_50;
XD1_q_a[7]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[7]_PORT_A_data_out = MEMORY(XD1_q_a[7]_PORT_A_data_in_reg, , XD1_q_a[7]_PORT_A_address_reg, , XD1_q_a[7]_PORT_A_write_enable_reg, XD1_q_a[7]_PORT_A_read_enable_reg, , , XD1_q_a[7]_PORT_A_byte_mask_reg, , XD1_q_a[7]_clock_0, , XD1_q_a[7]_clock_enable_0, , , , , );
XD1_q_a[7] = XD1_q_a[7]_PORT_A_data_out[0];


--XD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[6]_PORT_A_data_in = LD1L134;
XD1_q_a[6]_PORT_A_data_in_reg = DFFE(XD1_q_a[6]_PORT_A_data_in, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[6]_PORT_A_address_reg = DFFE(XD1_q_a[6]_PORT_A_address, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_write_enable = LD1L161;
XD1_q_a[6]_PORT_A_write_enable_reg = DFFE(XD1_q_a[6]_PORT_A_write_enable, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_read_enable = !LD1L161;
XD1_q_a[6]_PORT_A_read_enable_reg = DFFE(XD1_q_a[6]_PORT_A_read_enable, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_byte_mask = LD1L123;
XD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[6]_PORT_A_byte_mask, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_clock_0 = CLOCK_50;
XD1_q_a[6]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[6]_PORT_A_data_out = MEMORY(XD1_q_a[6]_PORT_A_data_in_reg, , XD1_q_a[6]_PORT_A_address_reg, , XD1_q_a[6]_PORT_A_write_enable_reg, XD1_q_a[6]_PORT_A_read_enable_reg, , , XD1_q_a[6]_PORT_A_byte_mask_reg, , XD1_q_a[6]_clock_0, , XD1_q_a[6]_clock_enable_0, , , , , );
XD1_q_a[6] = XD1_q_a[6]_PORT_A_data_out[0];


--PD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

PD1_sr[18] = DFFEAS(PD1L70, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--BD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

BD1_break_readreg[16] = DFFEAS(ND1_jdo[16], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

LD1_MonDReg[16] = DFFEAS(ND1_jdo[19], CLOCK_50,  ,  , LD1L50, XD1_q_a[16],  , LD1L62, !ND1_take_action_ocimem_b);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( GND ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( GND ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( GND ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( GND ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( GND ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( GND ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( GND ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( GND ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( GND ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( GND ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( GND ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( GND ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( GND ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( GND ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( GND ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( GND ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( GND ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( GND ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--RB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
RB2_counter_comb_bita1_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( RB2L3 );
RB2_counter_comb_bita1 = SUM(RB2_counter_comb_bita1_adder_eqn);

--RB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
RB2L7_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( RB2L3 );
RB2L7 = CARRY(RB2L7_adder_eqn);


--RB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
RB2_counter_comb_bita0_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2_counter_comb_bita0 = SUM(RB2_counter_comb_bita0_adder_eqn);

--RB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
RB2L3_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2L3 = CARRY(RB2L3_adder_eqn);


--RB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
RB2_counter_comb_bita5_adder_eqn = ( RB2_counter_reg_bit[5] ) + ( !T1_wr_rfifo ) + ( RB2L19 );
RB2_counter_comb_bita5 = SUM(RB2_counter_comb_bita5_adder_eqn);


--RB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
RB2_counter_comb_bita4_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( RB2L15 );
RB2_counter_comb_bita4 = SUM(RB2_counter_comb_bita4_adder_eqn);

--RB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
RB2L19_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( RB2L15 );
RB2L19 = CARRY(RB2L19_adder_eqn);


--RB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
RB2_counter_comb_bita3_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( RB2L11 );
RB2_counter_comb_bita3 = SUM(RB2_counter_comb_bita3_adder_eqn);

--RB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
RB2L15_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( RB2L11 );
RB2L15 = CARRY(RB2L15_adder_eqn);


--RB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
RB2_counter_comb_bita2_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( RB2L7 );
RB2_counter_comb_bita2 = SUM(RB2_counter_comb_bita2_adder_eqn);

--RB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
RB2L11_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( RB2L7 );
RB2L11 = CARRY(RB2L11_adder_eqn);


--PB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[1]_PORT_A_data_in = TC1_d_writedata[1];
PB1_q_b[1]_PORT_A_data_in_reg = DFFE(PB1_q_b[1]_PORT_A_data_in, PB1_q_b[1]_clock_0, , , );
PB1_q_b[1]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[1]_PORT_A_address_reg = DFFE(PB1_q_b[1]_PORT_A_address, PB1_q_b[1]_clock_0, , , );
PB1_q_b[1]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[1]_PORT_B_address_reg = DFFE(PB1_q_b[1]_PORT_B_address, PB1_q_b[1]_clock_1, , , PB1_q_b[1]_clock_enable_1);
PB1_q_b[1]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[1]_PORT_A_write_enable_reg = DFFE(PB1_q_b[1]_PORT_A_write_enable, PB1_q_b[1]_clock_0, , , );
PB1_q_b[1]_PORT_B_read_enable = VCC;
PB1_q_b[1]_PORT_B_read_enable_reg = DFFE(PB1_q_b[1]_PORT_B_read_enable, PB1_q_b[1]_clock_1, , , PB1_q_b[1]_clock_enable_1);
PB1_q_b[1]_clock_0 = CLOCK_50;
PB1_q_b[1]_clock_1 = CLOCK_50;
PB1_q_b[1]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[1]_clock_enable_1 = T1L84;
PB1_q_b[1]_PORT_B_data_out = MEMORY(PB1_q_b[1]_PORT_A_data_in_reg, , PB1_q_b[1]_PORT_A_address_reg, PB1_q_b[1]_PORT_B_address_reg, PB1_q_b[1]_PORT_A_write_enable_reg, , , PB1_q_b[1]_PORT_B_read_enable_reg, , , PB1_q_b[1]_clock_0, PB1_q_b[1]_clock_1, PB1_q_b[1]_clock_enable_0, PB1_q_b[1]_clock_enable_1, , , , );
PB1_q_b[1] = PB1_q_b[1]_PORT_B_data_out[0];


--EB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

EB1_count[5] = AMPP_FUNCTION(A1L10, EB1_count[4], !A1L2, !A1L8, EB1L57);


--PD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

PD1_sr[26] = DFFEAS(PD1L71, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--BD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

BD1_break_readreg[24] = DFFEAS(ND1_jdo[24], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

LD1_MonDReg[24] = DFFEAS(ND1_jdo[27], CLOCK_50,  ,  , LD1L50, XD1_q_a[24],  , LD1L62, !ND1_take_action_ocimem_b);


--PD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

PD1_sr[6] = DFFEAS(PD1L72, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--BD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

BD1_break_readreg[4] = DFFEAS(ND1_jdo[4], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--PD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

PD1_sr[27] = DFFEAS(PD1L73, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--PD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

PD1_sr[28] = DFFEAS(PD1L74, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--PD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

PD1_sr[29] = DFFEAS(PD1L75, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--PD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

PD1_sr[30] = DFFEAS(PD1L76, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--PD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

PD1_sr[32] = DFFEAS(PD1L80, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--QB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
QB4_counter_comb_bita0_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4_counter_comb_bita0 = SUM(QB4_counter_comb_bita0_adder_eqn);

--QB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
QB4L3_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4L3 = CARRY(QB4L3_adder_eqn);


--QB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
QB4_counter_comb_bita1_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( GND ) + ( QB4L3 );
QB4_counter_comb_bita1 = SUM(QB4_counter_comb_bita1_adder_eqn);

--QB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
QB4L7_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( GND ) + ( QB4L3 );
QB4L7 = CARRY(QB4L7_adder_eqn);


--QB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
QB4_counter_comb_bita2_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( GND ) + ( QB4L7 );
QB4_counter_comb_bita2 = SUM(QB4_counter_comb_bita2_adder_eqn);

--QB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
QB4L11_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( GND ) + ( QB4L7 );
QB4L11 = CARRY(QB4L11_adder_eqn);


--QB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
QB4_counter_comb_bita3_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( GND ) + ( QB4L11 );
QB4_counter_comb_bita3 = SUM(QB4_counter_comb_bita3_adder_eqn);

--QB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
QB4L15_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( GND ) + ( QB4L11 );
QB4L15 = CARRY(QB4L15_adder_eqn);


--QB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
QB4_counter_comb_bita4_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( GND ) + ( QB4L15 );
QB4_counter_comb_bita4 = SUM(QB4_counter_comb_bita4_adder_eqn);

--QB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
QB4L19_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( GND ) + ( QB4L15 );
QB4L19 = CARRY(QB4L19_adder_eqn);


--QB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
QB4_counter_comb_bita5_adder_eqn = ( QB4_counter_reg_bit[5] ) + ( GND ) + ( QB4L19 );
QB4_counter_comb_bita5 = SUM(QB4_counter_comb_bita5_adder_eqn);


--QB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
QB3_counter_comb_bita0_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3_counter_comb_bita0 = SUM(QB3_counter_comb_bita0_adder_eqn);

--QB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
QB3L3_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3L3 = CARRY(QB3L3_adder_eqn);


--QB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
QB3_counter_comb_bita1_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( GND ) + ( QB3L3 );
QB3_counter_comb_bita1 = SUM(QB3_counter_comb_bita1_adder_eqn);

--QB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
QB3L7_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( GND ) + ( QB3L3 );
QB3L7 = CARRY(QB3L7_adder_eqn);


--QB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
QB3_counter_comb_bita2_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( GND ) + ( QB3L7 );
QB3_counter_comb_bita2 = SUM(QB3_counter_comb_bita2_adder_eqn);

--QB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
QB3L11_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( GND ) + ( QB3L7 );
QB3L11 = CARRY(QB3L11_adder_eqn);


--QB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
QB3_counter_comb_bita3_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( GND ) + ( QB3L11 );
QB3_counter_comb_bita3 = SUM(QB3_counter_comb_bita3_adder_eqn);

--QB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
QB3L15_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( GND ) + ( QB3L11 );
QB3L15 = CARRY(QB3L15_adder_eqn);


--QB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
QB3_counter_comb_bita4_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( GND ) + ( QB3L15 );
QB3_counter_comb_bita4 = SUM(QB3_counter_comb_bita4_adder_eqn);

--QB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
QB3L19_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( GND ) + ( QB3L15 );
QB3L19 = CARRY(QB3L19_adder_eqn);


--QB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
QB3_counter_comb_bita5_adder_eqn = ( QB3_counter_reg_bit[5] ) + ( GND ) + ( QB3L19 );
QB3_counter_comb_bita5 = SUM(QB3_counter_comb_bita5_adder_eqn);


--T1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
T1L30_adder_eqn = ( !RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L30 = SUM(T1L30_adder_eqn);

--T1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
T1L31_adder_eqn = ( !RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L31 = CARRY(T1L31_adder_eqn);


--DB4_ram_block1a0 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB4_ram_block1a0_PORT_A_data_in = TC1_d_writedata[24];
DB4_ram_block1a0_PORT_A_data_in_reg = DFFE(DB4_ram_block1a0_PORT_A_data_in, DB4_ram_block1a0_clock_0, , , );
DB4_ram_block1a0_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a0_PORT_A_address_reg = DFFE(DB4_ram_block1a0_PORT_A_address, DB4_ram_block1a0_clock_0, , , );
DB4_ram_block1a0_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a0_PORT_B_address_reg = DFFE(DB4_ram_block1a0_PORT_B_address, DB4_ram_block1a0_clock_0, , , );
DB4_ram_block1a0_PORT_A_write_enable = ZB2_av_writebyteenable[3];
DB4_ram_block1a0_PORT_A_write_enable_reg = DFFE(DB4_ram_block1a0_PORT_A_write_enable, DB4_ram_block1a0_clock_0, , , );
DB4_ram_block1a0_PORT_B_read_enable = VCC;
DB4_ram_block1a0_PORT_B_read_enable_reg = DFFE(DB4_ram_block1a0_PORT_B_read_enable, DB4_ram_block1a0_clock_0, , , );
DB4_ram_block1a0_clock_0 = CLOCK_50;
DB4_ram_block1a0_PORT_B_data_out = MEMORY(DB4_ram_block1a0_PORT_A_data_in_reg, , DB4_ram_block1a0_PORT_A_address_reg, DB4_ram_block1a0_PORT_B_address_reg, DB4_ram_block1a0_PORT_A_write_enable_reg, , , DB4_ram_block1a0_PORT_B_read_enable_reg, , , DB4_ram_block1a0_clock_0, , , , , , , );
DB4_ram_block1a0 = DB4_ram_block1a0_PORT_B_data_out[0];


--TC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
TC1L138_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[29]) ) + ( TC1_E_src1[29] ) + ( TC1L187 );
TC1L138 = SUM(TC1L138_adder_eqn);

--TC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
TC1L139_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[29]) ) + ( TC1_E_src1[29] ) + ( TC1L187 );
TC1L139 = CARRY(TC1L139_adder_eqn);


--TC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

TC1_E_shift_rot_result[24] = DFFEAS(TC1L455, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[24],  ,  , TC1_E_new_inst);


--TC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
TC1L142_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[24]) ) + ( TC1_E_src1[24] ) + ( TC1L171 );
TC1L142 = SUM(TC1L142_adder_eqn);

--TC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
TC1L143_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[24]) ) + ( TC1_E_src1[24] ) + ( TC1L171 );
TC1L143 = CARRY(TC1L143_adder_eqn);


--TC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

TC1_E_shift_rot_result[21] = DFFEAS(TC1L452, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[21],  ,  , TC1_E_new_inst);


--TC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
TC1L146_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[21]) ) + ( TC1_E_src1[21] ) + ( TC1L151 );
TC1L146 = SUM(TC1L146_adder_eqn);

--TC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
TC1L147_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[21]) ) + ( TC1_E_src1[21] ) + ( TC1L151 );
TC1L147 = CARRY(TC1L147_adder_eqn);


--TC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

TC1_E_shift_rot_result[20] = DFFEAS(TC1L451, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[20],  ,  , TC1_E_new_inst);


--TC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
TC1L150_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[20]) ) + ( TC1_E_src1[20] ) + ( TC1L155 );
TC1L150 = SUM(TC1L150_adder_eqn);

--TC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
TC1L151_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[20]) ) + ( TC1_E_src1[20] ) + ( TC1L155 );
TC1L151 = CARRY(TC1L151_adder_eqn);


--TC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
TC1L154_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[19]) ) + ( TC1_E_src1[19] ) + ( TC1L159 );
TC1L154 = SUM(TC1L154_adder_eqn);

--TC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
TC1L155_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[19]) ) + ( TC1_E_src1[19] ) + ( TC1L159 );
TC1L155 = CARRY(TC1L155_adder_eqn);


--TC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
TC1L158_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[18]) ) + ( TC1_E_src1[18] ) + ( TC1L163 );
TC1L158 = SUM(TC1L158_adder_eqn);

--TC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
TC1L159_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[18]) ) + ( TC1_E_src1[18] ) + ( TC1L163 );
TC1L159 = CARRY(TC1L159_adder_eqn);


--TC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
TC1L162_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[17]) ) + ( TC1_E_src1[17] ) + ( TC1L167 );
TC1L162 = SUM(TC1L162_adder_eqn);

--TC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
TC1L163_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[17]) ) + ( TC1_E_src1[17] ) + ( TC1L167 );
TC1L163 = CARRY(TC1L163_adder_eqn);


--TC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
TC1L166_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[16]) ) + ( TC1_E_src1[16] ) + ( TC1L95 );
TC1L166 = SUM(TC1L166_adder_eqn);

--TC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
TC1L167_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[16]) ) + ( TC1_E_src1[16] ) + ( TC1L95 );
TC1L167 = CARRY(TC1L167_adder_eqn);


--TC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

TC1_E_shift_rot_result[23] = DFFEAS(TC1L454, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[23],  ,  , TC1_E_new_inst);


--TC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
TC1L170_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[23]) ) + ( TC1_E_src1[23] ) + ( TC1L175 );
TC1L170 = SUM(TC1L170_adder_eqn);

--TC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
TC1L171_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[23]) ) + ( TC1_E_src1[23] ) + ( TC1L175 );
TC1L171 = CARRY(TC1L171_adder_eqn);


--TC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

TC1_E_shift_rot_result[22] = DFFEAS(TC1L453, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[22],  ,  , TC1_E_new_inst);


--TC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
TC1L174_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[22]) ) + ( TC1_E_src1[22] ) + ( TC1L147 );
TC1L174 = SUM(TC1L174_adder_eqn);

--TC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
TC1L175_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[22]) ) + ( TC1_E_src1[22] ) + ( TC1L147 );
TC1L175 = CARRY(TC1L175_adder_eqn);


--DB4_ram_block1a2 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB4_ram_block1a2_PORT_A_data_in = TC1_d_writedata[26];
DB4_ram_block1a2_PORT_A_data_in_reg = DFFE(DB4_ram_block1a2_PORT_A_data_in, DB4_ram_block1a2_clock_0, , , );
DB4_ram_block1a2_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a2_PORT_A_address_reg = DFFE(DB4_ram_block1a2_PORT_A_address, DB4_ram_block1a2_clock_0, , , );
DB4_ram_block1a2_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a2_PORT_B_address_reg = DFFE(DB4_ram_block1a2_PORT_B_address, DB4_ram_block1a2_clock_0, , , );
DB4_ram_block1a2_PORT_A_write_enable = ZB2_av_writebyteenable[3];
DB4_ram_block1a2_PORT_A_write_enable_reg = DFFE(DB4_ram_block1a2_PORT_A_write_enable, DB4_ram_block1a2_clock_0, , , );
DB4_ram_block1a2_PORT_B_read_enable = VCC;
DB4_ram_block1a2_PORT_B_read_enable_reg = DFFE(DB4_ram_block1a2_PORT_B_read_enable, DB4_ram_block1a2_clock_0, , , );
DB4_ram_block1a2_clock_0 = CLOCK_50;
DB4_ram_block1a2_PORT_B_data_out = MEMORY(DB4_ram_block1a2_PORT_A_data_in_reg, , DB4_ram_block1a2_PORT_A_address_reg, DB4_ram_block1a2_PORT_B_address_reg, DB4_ram_block1a2_PORT_A_write_enable_reg, , , DB4_ram_block1a2_PORT_B_read_enable_reg, , , DB4_ram_block1a2_clock_0, , , , , , , );
DB4_ram_block1a2 = DB4_ram_block1a2_PORT_B_data_out[0];


--TC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

TC1_E_shift_rot_result[26] = DFFEAS(TC1L457, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[26],  ,  , TC1_E_new_inst);


--TC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
TC1L178_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[26]) ) + ( TC1_E_src1[26] ) + ( TC1L183 );
TC1L178 = SUM(TC1L178_adder_eqn);

--TC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
TC1L179_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[26]) ) + ( TC1_E_src1[26] ) + ( TC1L183 );
TC1L179 = CARRY(TC1L179_adder_eqn);


--DB4_ram_block1a1 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB4_ram_block1a1_PORT_A_data_in = TC1_d_writedata[25];
DB4_ram_block1a1_PORT_A_data_in_reg = DFFE(DB4_ram_block1a1_PORT_A_data_in, DB4_ram_block1a1_clock_0, , , );
DB4_ram_block1a1_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a1_PORT_A_address_reg = DFFE(DB4_ram_block1a1_PORT_A_address, DB4_ram_block1a1_clock_0, , , );
DB4_ram_block1a1_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a1_PORT_B_address_reg = DFFE(DB4_ram_block1a1_PORT_B_address, DB4_ram_block1a1_clock_0, , , );
DB4_ram_block1a1_PORT_A_write_enable = ZB2_av_writebyteenable[3];
DB4_ram_block1a1_PORT_A_write_enable_reg = DFFE(DB4_ram_block1a1_PORT_A_write_enable, DB4_ram_block1a1_clock_0, , , );
DB4_ram_block1a1_PORT_B_read_enable = VCC;
DB4_ram_block1a1_PORT_B_read_enable_reg = DFFE(DB4_ram_block1a1_PORT_B_read_enable, DB4_ram_block1a1_clock_0, , , );
DB4_ram_block1a1_clock_0 = CLOCK_50;
DB4_ram_block1a1_PORT_B_data_out = MEMORY(DB4_ram_block1a1_PORT_A_data_in_reg, , DB4_ram_block1a1_PORT_A_address_reg, DB4_ram_block1a1_PORT_B_address_reg, DB4_ram_block1a1_PORT_A_write_enable_reg, , , DB4_ram_block1a1_PORT_B_read_enable_reg, , , DB4_ram_block1a1_clock_0, , , , , , , );
DB4_ram_block1a1 = DB4_ram_block1a1_PORT_B_data_out[0];


--TC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

TC1_E_shift_rot_result[25] = DFFEAS(TC1L456, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[25],  ,  , TC1_E_new_inst);


--TC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
TC1L182_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[25]) ) + ( TC1_E_src1[25] ) + ( TC1L143 );
TC1L182 = SUM(TC1L182_adder_eqn);

--TC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
TC1L183_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[25]) ) + ( TC1_E_src1[25] ) + ( TC1L143 );
TC1L183 = CARRY(TC1L183_adder_eqn);


--DB4_ram_block1a4 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB4_ram_block1a4_PORT_A_data_in = TC1_d_writedata[28];
DB4_ram_block1a4_PORT_A_data_in_reg = DFFE(DB4_ram_block1a4_PORT_A_data_in, DB4_ram_block1a4_clock_0, , , );
DB4_ram_block1a4_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a4_PORT_A_address_reg = DFFE(DB4_ram_block1a4_PORT_A_address, DB4_ram_block1a4_clock_0, , , );
DB4_ram_block1a4_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a4_PORT_B_address_reg = DFFE(DB4_ram_block1a4_PORT_B_address, DB4_ram_block1a4_clock_0, , , );
DB4_ram_block1a4_PORT_A_write_enable = ZB2_av_writebyteenable[3];
DB4_ram_block1a4_PORT_A_write_enable_reg = DFFE(DB4_ram_block1a4_PORT_A_write_enable, DB4_ram_block1a4_clock_0, , , );
DB4_ram_block1a4_PORT_B_read_enable = VCC;
DB4_ram_block1a4_PORT_B_read_enable_reg = DFFE(DB4_ram_block1a4_PORT_B_read_enable, DB4_ram_block1a4_clock_0, , , );
DB4_ram_block1a4_clock_0 = CLOCK_50;
DB4_ram_block1a4_PORT_B_data_out = MEMORY(DB4_ram_block1a4_PORT_A_data_in_reg, , DB4_ram_block1a4_PORT_A_address_reg, DB4_ram_block1a4_PORT_B_address_reg, DB4_ram_block1a4_PORT_A_write_enable_reg, , , DB4_ram_block1a4_PORT_B_read_enable_reg, , , DB4_ram_block1a4_clock_0, , , , , , , );
DB4_ram_block1a4 = DB4_ram_block1a4_PORT_B_data_out[0];


--TC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

TC1_E_shift_rot_result[28] = DFFEAS(TC1L459, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[28],  ,  , TC1_E_new_inst);


--TC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
TC1L186_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[28]) ) + ( TC1_E_src1[28] ) + ( TC1L191 );
TC1L186 = SUM(TC1L186_adder_eqn);

--TC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
TC1L187_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[28]) ) + ( TC1_E_src1[28] ) + ( TC1L191 );
TC1L187 = CARRY(TC1L187_adder_eqn);


--DB4_ram_block1a3 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB4_ram_block1a3_PORT_A_data_in = TC1_d_writedata[27];
DB4_ram_block1a3_PORT_A_data_in_reg = DFFE(DB4_ram_block1a3_PORT_A_data_in, DB4_ram_block1a3_clock_0, , , );
DB4_ram_block1a3_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a3_PORT_A_address_reg = DFFE(DB4_ram_block1a3_PORT_A_address, DB4_ram_block1a3_clock_0, , , );
DB4_ram_block1a3_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a3_PORT_B_address_reg = DFFE(DB4_ram_block1a3_PORT_B_address, DB4_ram_block1a3_clock_0, , , );
DB4_ram_block1a3_PORT_A_write_enable = ZB2_av_writebyteenable[3];
DB4_ram_block1a3_PORT_A_write_enable_reg = DFFE(DB4_ram_block1a3_PORT_A_write_enable, DB4_ram_block1a3_clock_0, , , );
DB4_ram_block1a3_PORT_B_read_enable = VCC;
DB4_ram_block1a3_PORT_B_read_enable_reg = DFFE(DB4_ram_block1a3_PORT_B_read_enable, DB4_ram_block1a3_clock_0, , , );
DB4_ram_block1a3_clock_0 = CLOCK_50;
DB4_ram_block1a3_PORT_B_data_out = MEMORY(DB4_ram_block1a3_PORT_A_data_in_reg, , DB4_ram_block1a3_PORT_A_address_reg, DB4_ram_block1a3_PORT_B_address_reg, DB4_ram_block1a3_PORT_A_write_enable_reg, , , DB4_ram_block1a3_PORT_B_read_enable_reg, , , DB4_ram_block1a3_clock_0, , , , , , , );
DB4_ram_block1a3 = DB4_ram_block1a3_PORT_B_data_out[0];


--TC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

TC1_E_shift_rot_result[27] = DFFEAS(TC1L458, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[27],  ,  , TC1_E_new_inst);


--TC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
TC1L190_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[27]) ) + ( TC1_E_src1[27] ) + ( TC1L179 );
TC1L190 = SUM(TC1L190_adder_eqn);

--TC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
TC1L191_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[27]) ) + ( TC1_E_src1[27] ) + ( TC1L179 );
TC1L191 = CARRY(TC1L191_adder_eqn);


--DB4_ram_block1a7 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB4_ram_block1a7_PORT_A_data_in = TC1_d_writedata[31];
DB4_ram_block1a7_PORT_A_data_in_reg = DFFE(DB4_ram_block1a7_PORT_A_data_in, DB4_ram_block1a7_clock_0, , , );
DB4_ram_block1a7_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a7_PORT_A_address_reg = DFFE(DB4_ram_block1a7_PORT_A_address, DB4_ram_block1a7_clock_0, , , );
DB4_ram_block1a7_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a7_PORT_B_address_reg = DFFE(DB4_ram_block1a7_PORT_B_address, DB4_ram_block1a7_clock_0, , , );
DB4_ram_block1a7_PORT_A_write_enable = ZB2_av_writebyteenable[3];
DB4_ram_block1a7_PORT_A_write_enable_reg = DFFE(DB4_ram_block1a7_PORT_A_write_enable, DB4_ram_block1a7_clock_0, , , );
DB4_ram_block1a7_PORT_B_read_enable = VCC;
DB4_ram_block1a7_PORT_B_read_enable_reg = DFFE(DB4_ram_block1a7_PORT_B_read_enable, DB4_ram_block1a7_clock_0, , , );
DB4_ram_block1a7_clock_0 = CLOCK_50;
DB4_ram_block1a7_PORT_B_data_out = MEMORY(DB4_ram_block1a7_PORT_A_data_in_reg, , DB4_ram_block1a7_PORT_A_address_reg, DB4_ram_block1a7_PORT_B_address_reg, DB4_ram_block1a7_PORT_A_write_enable_reg, , , DB4_ram_block1a7_PORT_B_read_enable_reg, , , DB4_ram_block1a7_clock_0, , , , , , , );
DB4_ram_block1a7 = DB4_ram_block1a7_PORT_B_data_out[0];


--DB4_ram_block1a6 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB4_ram_block1a6_PORT_A_data_in = TC1_d_writedata[30];
DB4_ram_block1a6_PORT_A_data_in_reg = DFFE(DB4_ram_block1a6_PORT_A_data_in, DB4_ram_block1a6_clock_0, , , );
DB4_ram_block1a6_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a6_PORT_A_address_reg = DFFE(DB4_ram_block1a6_PORT_A_address, DB4_ram_block1a6_clock_0, , , );
DB4_ram_block1a6_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a6_PORT_B_address_reg = DFFE(DB4_ram_block1a6_PORT_B_address, DB4_ram_block1a6_clock_0, , , );
DB4_ram_block1a6_PORT_A_write_enable = ZB2_av_writebyteenable[3];
DB4_ram_block1a6_PORT_A_write_enable_reg = DFFE(DB4_ram_block1a6_PORT_A_write_enable, DB4_ram_block1a6_clock_0, , , );
DB4_ram_block1a6_PORT_B_read_enable = VCC;
DB4_ram_block1a6_PORT_B_read_enable_reg = DFFE(DB4_ram_block1a6_PORT_B_read_enable, DB4_ram_block1a6_clock_0, , , );
DB4_ram_block1a6_clock_0 = CLOCK_50;
DB4_ram_block1a6_PORT_B_data_out = MEMORY(DB4_ram_block1a6_PORT_A_data_in_reg, , DB4_ram_block1a6_PORT_A_address_reg, DB4_ram_block1a6_PORT_B_address_reg, DB4_ram_block1a6_PORT_A_write_enable_reg, , , DB4_ram_block1a6_PORT_B_read_enable_reg, , , DB4_ram_block1a6_clock_0, , , , , , , );
DB4_ram_block1a6 = DB4_ram_block1a6_PORT_B_data_out[0];


--DB4_ram_block1a5 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB4_ram_block1a5_PORT_A_data_in = TC1_d_writedata[29];
DB4_ram_block1a5_PORT_A_data_in_reg = DFFE(DB4_ram_block1a5_PORT_A_data_in, DB4_ram_block1a5_clock_0, , , );
DB4_ram_block1a5_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a5_PORT_A_address_reg = DFFE(DB4_ram_block1a5_PORT_A_address, DB4_ram_block1a5_clock_0, , , );
DB4_ram_block1a5_PORT_B_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1_W_alu_result[5], TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
DB4_ram_block1a5_PORT_B_address_reg = DFFE(DB4_ram_block1a5_PORT_B_address, DB4_ram_block1a5_clock_0, , , );
DB4_ram_block1a5_PORT_A_write_enable = ZB2_av_writebyteenable[3];
DB4_ram_block1a5_PORT_A_write_enable_reg = DFFE(DB4_ram_block1a5_PORT_A_write_enable, DB4_ram_block1a5_clock_0, , , );
DB4_ram_block1a5_PORT_B_read_enable = VCC;
DB4_ram_block1a5_PORT_B_read_enable_reg = DFFE(DB4_ram_block1a5_PORT_B_read_enable, DB4_ram_block1a5_clock_0, , , );
DB4_ram_block1a5_clock_0 = CLOCK_50;
DB4_ram_block1a5_PORT_B_data_out = MEMORY(DB4_ram_block1a5_PORT_A_data_in_reg, , DB4_ram_block1a5_PORT_A_address_reg, DB4_ram_block1a5_PORT_B_address_reg, DB4_ram_block1a5_PORT_A_write_enable_reg, , , DB4_ram_block1a5_PORT_B_read_enable_reg, , , DB4_ram_block1a5_clock_0, , , , , , , );
DB4_ram_block1a5 = DB4_ram_block1a5_PORT_B_data_out[0];


--TC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

TC1_E_shift_rot_result[29] = DFFEAS(TC1L460, CLOCK_50, !ZD2_r_sync_rst,  ,  , TC1_E_src1[29],  ,  , TC1_E_new_inst);


--RB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
RB1_counter_comb_bita3_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( RB1L11 );
RB1_counter_comb_bita3 = SUM(RB1_counter_comb_bita3_adder_eqn);

--RB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
RB1L15_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( RB1L11 );
RB1L15 = CARRY(RB1L15_adder_eqn);


--RB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
RB1_counter_comb_bita0_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1_counter_comb_bita0 = SUM(RB1_counter_comb_bita0_adder_eqn);

--RB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
RB1L3_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1L3 = CARRY(RB1L3_adder_eqn);


--RB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
RB1_counter_comb_bita2_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( RB1L7 );
RB1_counter_comb_bita2 = SUM(RB1_counter_comb_bita2_adder_eqn);

--RB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
RB1L11_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( RB1L7 );
RB1L11 = CARRY(RB1L11_adder_eqn);


--RB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
RB1_counter_comb_bita1_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( RB1L3 );
RB1_counter_comb_bita1 = SUM(RB1_counter_comb_bita1_adder_eqn);

--RB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
RB1L7_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( RB1L3 );
RB1L7 = CARRY(RB1L7_adder_eqn);


--RB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
RB1_counter_comb_bita5_adder_eqn = ( RB1_counter_reg_bit[5] ) + ( !T1_fifo_wr ) + ( RB1L19 );
RB1_counter_comb_bita5 = SUM(RB1_counter_comb_bita5_adder_eqn);


--RB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
RB1_counter_comb_bita4_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( RB1L15 );
RB1_counter_comb_bita4 = SUM(RB1_counter_comb_bita4_adder_eqn);

--RB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
RB1L19_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( RB1L15 );
RB1L19 = CARRY(RB1L19_adder_eqn);


--LD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

LD1_MonDReg[22] = DFFEAS(ND1_jdo[25], CLOCK_50,  ,  , LD1L50, XD1_q_a[22],  , LD1L62, !ND1_take_action_ocimem_b);


--PD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

PD1_sr[22] = DFFEAS(PD1L82, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--BD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

BD1_break_readreg[20] = DFFEAS(ND1_jdo[20], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

LD1_MonDReg[20] = DFFEAS(ND1_jdo[23], CLOCK_50,  ,  , LD1L50, XD1_q_a[20],  , LD1L62, !ND1_take_action_ocimem_b);


--BD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

BD1_break_readreg[19] = DFFEAS(ND1_jdo[19], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

LD1_MonDReg[19] = DFFEAS(ND1_jdo[22], CLOCK_50,  ,  , LD1L50, XD1_q_a[19],  , LD1L62, !ND1_take_action_ocimem_b);


--PD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

PD1_sr[19] = DFFEAS(PD1L83, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--LD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

LD1_MonDReg[23] = DFFEAS(ND1_jdo[26], CLOCK_50,  ,  , LD1L50, XD1_q_a[23],  , LD1L62, !ND1_take_action_ocimem_b);


--LD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

LD1_MonDReg[25] = DFFEAS(ND1_jdo[28], CLOCK_50,  ,  , LD1L50, XD1_q_a[25],  , LD1L62, !ND1_take_action_ocimem_b);


--LD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

LD1_MonDReg[26] = DFFEAS(ND1_jdo[29], CLOCK_50,  ,  , LD1L50, XD1_q_a[26],  , LD1L62, !ND1_take_action_ocimem_b);


--LD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

LD1_MonDReg[11] = DFFEAS(ND1_jdo[14], CLOCK_50,  ,  , LD1L50, XD1_q_a[11],  , LD1L62, !ND1_take_action_ocimem_b);


--LD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

LD1_MonDReg[13] = DFFEAS(ND1_jdo[16], CLOCK_50,  ,  , LD1L50, XD1_q_a[13],  , LD1L62, !ND1_take_action_ocimem_b);


--LD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

LD1_MonDReg[15] = DFFEAS(ND1_jdo[18], CLOCK_50,  ,  , LD1L50, XD1_q_a[15],  , LD1L62, !ND1_take_action_ocimem_b);


--LD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

LD1_MonDReg[9] = DFFEAS(ND1_jdo[12], CLOCK_50,  ,  , LD1L50, XD1_q_a[9],  , LD1L62, !ND1_take_action_ocimem_b);


--XD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[27]_PORT_A_data_in = LD1L155;
XD1_q_a[27]_PORT_A_data_in_reg = DFFE(XD1_q_a[27]_PORT_A_data_in, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[27]_PORT_A_address_reg = DFFE(XD1_q_a[27]_PORT_A_address, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_write_enable = LD1L161;
XD1_q_a[27]_PORT_A_write_enable_reg = DFFE(XD1_q_a[27]_PORT_A_write_enable, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_read_enable = !LD1L161;
XD1_q_a[27]_PORT_A_read_enable_reg = DFFE(XD1_q_a[27]_PORT_A_read_enable, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_byte_mask = LD1L126;
XD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[27]_PORT_A_byte_mask, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_clock_0 = CLOCK_50;
XD1_q_a[27]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[27]_PORT_A_data_out = MEMORY(XD1_q_a[27]_PORT_A_data_in_reg, , XD1_q_a[27]_PORT_A_address_reg, , XD1_q_a[27]_PORT_A_write_enable_reg, XD1_q_a[27]_PORT_A_read_enable_reg, , , XD1_q_a[27]_PORT_A_byte_mask_reg, , XD1_q_a[27]_clock_0, , XD1_q_a[27]_clock_enable_0, , , , , );
XD1_q_a[27] = XD1_q_a[27]_PORT_A_data_out[0];


--XD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[28]_PORT_A_data_in = LD1L156;
XD1_q_a[28]_PORT_A_data_in_reg = DFFE(XD1_q_a[28]_PORT_A_data_in, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[28]_PORT_A_address_reg = DFFE(XD1_q_a[28]_PORT_A_address, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_write_enable = LD1L161;
XD1_q_a[28]_PORT_A_write_enable_reg = DFFE(XD1_q_a[28]_PORT_A_write_enable, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_read_enable = !LD1L161;
XD1_q_a[28]_PORT_A_read_enable_reg = DFFE(XD1_q_a[28]_PORT_A_read_enable, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_byte_mask = LD1L126;
XD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[28]_PORT_A_byte_mask, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_clock_0 = CLOCK_50;
XD1_q_a[28]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[28]_PORT_A_data_out = MEMORY(XD1_q_a[28]_PORT_A_data_in_reg, , XD1_q_a[28]_PORT_A_address_reg, , XD1_q_a[28]_PORT_A_write_enable_reg, XD1_q_a[28]_PORT_A_read_enable_reg, , , XD1_q_a[28]_PORT_A_byte_mask_reg, , XD1_q_a[28]_clock_0, , XD1_q_a[28]_clock_enable_0, , , , , );
XD1_q_a[28] = XD1_q_a[28]_PORT_A_data_out[0];


--XD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[29]_PORT_A_data_in = LD1L157;
XD1_q_a[29]_PORT_A_data_in_reg = DFFE(XD1_q_a[29]_PORT_A_data_in, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[29]_PORT_A_address_reg = DFFE(XD1_q_a[29]_PORT_A_address, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_write_enable = LD1L161;
XD1_q_a[29]_PORT_A_write_enable_reg = DFFE(XD1_q_a[29]_PORT_A_write_enable, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_read_enable = !LD1L161;
XD1_q_a[29]_PORT_A_read_enable_reg = DFFE(XD1_q_a[29]_PORT_A_read_enable, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_byte_mask = LD1L126;
XD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[29]_PORT_A_byte_mask, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_clock_0 = CLOCK_50;
XD1_q_a[29]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[29]_PORT_A_data_out = MEMORY(XD1_q_a[29]_PORT_A_data_in_reg, , XD1_q_a[29]_PORT_A_address_reg, , XD1_q_a[29]_PORT_A_write_enable_reg, XD1_q_a[29]_PORT_A_read_enable_reg, , , XD1_q_a[29]_PORT_A_byte_mask_reg, , XD1_q_a[29]_clock_0, , XD1_q_a[29]_clock_enable_0, , , , , );
XD1_q_a[29] = XD1_q_a[29]_PORT_A_data_out[0];


--XD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[30]_PORT_A_data_in = LD1L158;
XD1_q_a[30]_PORT_A_data_in_reg = DFFE(XD1_q_a[30]_PORT_A_data_in, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[30]_PORT_A_address_reg = DFFE(XD1_q_a[30]_PORT_A_address, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_write_enable = LD1L161;
XD1_q_a[30]_PORT_A_write_enable_reg = DFFE(XD1_q_a[30]_PORT_A_write_enable, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_read_enable = !LD1L161;
XD1_q_a[30]_PORT_A_read_enable_reg = DFFE(XD1_q_a[30]_PORT_A_read_enable, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_byte_mask = LD1L126;
XD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[30]_PORT_A_byte_mask, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_clock_0 = CLOCK_50;
XD1_q_a[30]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[30]_PORT_A_data_out = MEMORY(XD1_q_a[30]_PORT_A_data_in_reg, , XD1_q_a[30]_PORT_A_address_reg, , XD1_q_a[30]_PORT_A_write_enable_reg, XD1_q_a[30]_PORT_A_read_enable_reg, , , XD1_q_a[30]_PORT_A_byte_mask_reg, , XD1_q_a[30]_clock_0, , XD1_q_a[30]_clock_enable_0, , , , , );
XD1_q_a[30] = XD1_q_a[30]_PORT_A_data_out[0];


--XD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[31]_PORT_A_data_in = LD1L159;
XD1_q_a[31]_PORT_A_data_in_reg = DFFE(XD1_q_a[31]_PORT_A_data_in, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_address = BUS(LD1L115, LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122);
XD1_q_a[31]_PORT_A_address_reg = DFFE(XD1_q_a[31]_PORT_A_address, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_write_enable = LD1L161;
XD1_q_a[31]_PORT_A_write_enable_reg = DFFE(XD1_q_a[31]_PORT_A_write_enable, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_read_enable = !LD1L161;
XD1_q_a[31]_PORT_A_read_enable_reg = DFFE(XD1_q_a[31]_PORT_A_read_enable, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_byte_mask = LD1L126;
XD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[31]_PORT_A_byte_mask, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_clock_0 = CLOCK_50;
XD1_q_a[31]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[31]_PORT_A_data_out = MEMORY(XD1_q_a[31]_PORT_A_data_in_reg, , XD1_q_a[31]_PORT_A_address_reg, , XD1_q_a[31]_PORT_A_write_enable_reg, XD1_q_a[31]_PORT_A_read_enable_reg, , , XD1_q_a[31]_PORT_A_byte_mask_reg, , XD1_q_a[31]_clock_0, , XD1_q_a[31]_clock_enable_0, , , , , );
XD1_q_a[31] = XD1_q_a[31]_PORT_A_data_out[0];


--LD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

LD1_MonDReg[10] = DFFEAS(ND1_jdo[13], CLOCK_50,  ,  , LD1L50, XD1_q_a[10],  , LD1L62, !ND1_take_action_ocimem_b);


--T1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
T1L34_adder_eqn = ( !RB1_counter_reg_bit[3] ) + ( GND ) + ( T1L39 );
T1L34 = SUM(T1L34_adder_eqn);

--T1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
T1L35_adder_eqn = ( !RB1_counter_reg_bit[3] ) + ( GND ) + ( T1L39 );
T1L35 = CARRY(T1L35_adder_eqn);


--LD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

LD1_MonDReg[17] = DFFEAS(ND1_jdo[20], CLOCK_50,  ,  , LD1L50, XD1_q_a[17],  , LD1L62, !ND1_take_action_ocimem_b);


--T1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
T1L38_adder_eqn = ( !RB1_counter_reg_bit[2] ) + ( GND ) + ( T1L43 );
T1L38 = SUM(T1L38_adder_eqn);

--T1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
T1L39_adder_eqn = ( !RB1_counter_reg_bit[2] ) + ( GND ) + ( T1L43 );
T1L39 = CARRY(T1L39_adder_eqn);


--T1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
T1L42_adder_eqn = ( !RB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L42 = SUM(T1L42_adder_eqn);

--T1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
T1L43_adder_eqn = ( !RB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L43 = CARRY(T1L43_adder_eqn);


--T1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
T1L46_adder_eqn = ( !RB1_counter_reg_bit[4] ) + ( GND ) + ( T1L35 );
T1L46 = SUM(T1L46_adder_eqn);

--T1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
T1L47_adder_eqn = ( !RB1_counter_reg_bit[4] ) + ( GND ) + ( T1L35 );
T1L47 = CARRY(T1L47_adder_eqn);


--LD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

LD1_MonDReg[21] = DFFEAS(ND1_jdo[24], CLOCK_50,  ,  , LD1L50, XD1_q_a[21],  , LD1L62, !ND1_take_action_ocimem_b);


--T1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
T1L50_adder_eqn = ( !NB1_b_full ) + ( VCC ) + ( T1L55 );
T1L50 = SUM(T1L50_adder_eqn);


--T1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
T1L54_adder_eqn = ( !RB1_counter_reg_bit[5] ) + ( GND ) + ( T1L47 );
T1L54 = SUM(T1L54_adder_eqn);

--T1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26
T1L55_adder_eqn = ( !RB1_counter_reg_bit[5] ) + ( GND ) + ( T1L47 );
T1L55 = CARRY(T1L55_adder_eqn);


--LD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

LD1_MonDReg[7] = DFFEAS(ND1_jdo[10], CLOCK_50,  ,  , LD1L50, XD1_q_a[7],  , LD1L62, !ND1_take_action_ocimem_b);


--LD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

LD1_MonDReg[6] = DFFEAS(ND1_jdo[9], CLOCK_50,  ,  , LD1L50, XD1_q_a[6],  , LD1L62, !ND1_take_action_ocimem_b);


--BD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

BD1_break_readreg[17] = DFFEAS(ND1_jdo[17], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--EB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

EB1_td_shift[8] = AMPP_FUNCTION(A1L10, EB1L79, !A1L2, !A1L8, EB1L57);


--PB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[2]_PORT_A_data_in = TC1_d_writedata[2];
PB1_q_b[2]_PORT_A_data_in_reg = DFFE(PB1_q_b[2]_PORT_A_data_in, PB1_q_b[2]_clock_0, , , );
PB1_q_b[2]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[2]_PORT_A_address_reg = DFFE(PB1_q_b[2]_PORT_A_address, PB1_q_b[2]_clock_0, , , );
PB1_q_b[2]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[2]_PORT_B_address_reg = DFFE(PB1_q_b[2]_PORT_B_address, PB1_q_b[2]_clock_1, , , PB1_q_b[2]_clock_enable_1);
PB1_q_b[2]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[2]_PORT_A_write_enable_reg = DFFE(PB1_q_b[2]_PORT_A_write_enable, PB1_q_b[2]_clock_0, , , );
PB1_q_b[2]_PORT_B_read_enable = VCC;
PB1_q_b[2]_PORT_B_read_enable_reg = DFFE(PB1_q_b[2]_PORT_B_read_enable, PB1_q_b[2]_clock_1, , , PB1_q_b[2]_clock_enable_1);
PB1_q_b[2]_clock_0 = CLOCK_50;
PB1_q_b[2]_clock_1 = CLOCK_50;
PB1_q_b[2]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[2]_clock_enable_1 = T1L84;
PB1_q_b[2]_PORT_B_data_out = MEMORY(PB1_q_b[2]_PORT_A_data_in_reg, , PB1_q_b[2]_PORT_A_address_reg, PB1_q_b[2]_PORT_B_address_reg, PB1_q_b[2]_PORT_A_write_enable_reg, , , PB1_q_b[2]_PORT_B_read_enable_reg, , , PB1_q_b[2]_clock_0, PB1_q_b[2]_clock_1, PB1_q_b[2]_clock_enable_0, PB1_q_b[2]_clock_enable_1, , , , );
PB1_q_b[2] = PB1_q_b[2]_PORT_B_data_out[0];


--EB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

EB1_count[4] = AMPP_FUNCTION(A1L10, EB1_count[3], !A1L2, !A1L8, EB1L57);


--BD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

BD1_break_readreg[25] = DFFEAS(ND1_jdo[25], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

BD1_break_readreg[5] = DFFEAS(ND1_jdo[5], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

BD1_break_readreg[26] = DFFEAS(ND1_jdo[26], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

BD1_break_readreg[27] = DFFEAS(ND1_jdo[27], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

LD1_MonDReg[27] = DFFEAS(ND1_jdo[30], CLOCK_50,  ,  , LD1L50, XD1_q_a[27],  , LD1L62, !ND1_take_action_ocimem_b);


--BD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

BD1_break_readreg[28] = DFFEAS(ND1_jdo[28], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

LD1_MonDReg[28] = DFFEAS(ND1_jdo[31], CLOCK_50,  ,  , LD1L50, XD1_q_a[28],  , LD1L62, !ND1_take_action_ocimem_b);


--BD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

BD1_break_readreg[29] = DFFEAS(ND1_jdo[29], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

LD1_MonDReg[30] = DFFEAS(ND1_jdo[33], CLOCK_50,  ,  , LD1L50, XD1_q_a[30],  , LD1L62, !ND1_take_action_ocimem_b);


--BD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

BD1_break_readreg[30] = DFFEAS(ND1_jdo[30], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

BD1_break_readreg[31] = DFFEAS(ND1_jdo[31], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

LD1_MonDReg[31] = DFFEAS(ND1_jdo[34], CLOCK_50,  ,  , LD1L50, XD1_q_a[31],  , LD1L62, !ND1_take_action_ocimem_b);


--PD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

PD1_sr[23] = DFFEAS(PD1L86, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--BD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

BD1_break_readreg[21] = DFFEAS(ND1_jdo[21], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

BD1_break_readreg[18] = DFFEAS(ND1_jdo[18], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--PD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

PD1_sr[16] = DFFEAS(PD1L87, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--PB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[3]_PORT_A_data_in = TC1_d_writedata[3];
PB1_q_b[3]_PORT_A_data_in_reg = DFFE(PB1_q_b[3]_PORT_A_data_in, PB1_q_b[3]_clock_0, , , );
PB1_q_b[3]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[3]_PORT_A_address_reg = DFFE(PB1_q_b[3]_PORT_A_address, PB1_q_b[3]_clock_0, , , );
PB1_q_b[3]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[3]_PORT_B_address_reg = DFFE(PB1_q_b[3]_PORT_B_address, PB1_q_b[3]_clock_1, , , PB1_q_b[3]_clock_enable_1);
PB1_q_b[3]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[3]_PORT_A_write_enable_reg = DFFE(PB1_q_b[3]_PORT_A_write_enable, PB1_q_b[3]_clock_0, , , );
PB1_q_b[3]_PORT_B_read_enable = VCC;
PB1_q_b[3]_PORT_B_read_enable_reg = DFFE(PB1_q_b[3]_PORT_B_read_enable, PB1_q_b[3]_clock_1, , , PB1_q_b[3]_clock_enable_1);
PB1_q_b[3]_clock_0 = CLOCK_50;
PB1_q_b[3]_clock_1 = CLOCK_50;
PB1_q_b[3]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[3]_clock_enable_1 = T1L84;
PB1_q_b[3]_PORT_B_data_out = MEMORY(PB1_q_b[3]_PORT_A_data_in_reg, , PB1_q_b[3]_PORT_A_address_reg, PB1_q_b[3]_PORT_B_address_reg, PB1_q_b[3]_PORT_A_write_enable_reg, , , PB1_q_b[3]_PORT_B_read_enable_reg, , , PB1_q_b[3]_clock_0, PB1_q_b[3]_clock_1, PB1_q_b[3]_clock_enable_0, PB1_q_b[3]_clock_enable_1, , , , );
PB1_q_b[3] = PB1_q_b[3]_PORT_B_data_out[0];


--EB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

EB1_count[3] = AMPP_FUNCTION(A1L10, EB1_count[2], !A1L2, !A1L8, EB1L57);


--PD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

PD1_sr[24] = DFFEAS(PD1L88, A1L36,  ,  , PD1L31,  ,  , PD1L30,  );


--PD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

PD1_sr[8] = DFFEAS(PD1L89, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--BD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

BD1_break_readreg[6] = DFFEAS(ND1_jdo[6], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

BD1_break_readreg[22] = DFFEAS(ND1_jdo[22], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--PD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

PD1_sr[14] = DFFEAS(PD1L90, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--PD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

PD1_sr[12] = DFFEAS(PD1L93, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--PD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

PD1_sr[13] = DFFEAS(PD1L94, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--PD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

PD1_sr[11] = DFFEAS(PD1L95, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--PD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

PD1_sr[10] = DFFEAS(PD1L96, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--PD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

PD1_sr[9] = DFFEAS(PD1L97, A1L36,  ,  , PD1L19,  ,  , PD1L18,  );


--BD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

BD1_break_readreg[15] = DFFEAS(ND1_jdo[15], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--PB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[4]_PORT_A_data_in = TC1_d_writedata[4];
PB1_q_b[4]_PORT_A_data_in_reg = DFFE(PB1_q_b[4]_PORT_A_data_in, PB1_q_b[4]_clock_0, , , );
PB1_q_b[4]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[4]_PORT_A_address_reg = DFFE(PB1_q_b[4]_PORT_A_address, PB1_q_b[4]_clock_0, , , );
PB1_q_b[4]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[4]_PORT_B_address_reg = DFFE(PB1_q_b[4]_PORT_B_address, PB1_q_b[4]_clock_1, , , PB1_q_b[4]_clock_enable_1);
PB1_q_b[4]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[4]_PORT_A_write_enable_reg = DFFE(PB1_q_b[4]_PORT_A_write_enable, PB1_q_b[4]_clock_0, , , );
PB1_q_b[4]_PORT_B_read_enable = VCC;
PB1_q_b[4]_PORT_B_read_enable_reg = DFFE(PB1_q_b[4]_PORT_B_read_enable, PB1_q_b[4]_clock_1, , , PB1_q_b[4]_clock_enable_1);
PB1_q_b[4]_clock_0 = CLOCK_50;
PB1_q_b[4]_clock_1 = CLOCK_50;
PB1_q_b[4]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[4]_clock_enable_1 = T1L84;
PB1_q_b[4]_PORT_B_data_out = MEMORY(PB1_q_b[4]_PORT_A_data_in_reg, , PB1_q_b[4]_PORT_A_address_reg, PB1_q_b[4]_PORT_B_address_reg, PB1_q_b[4]_PORT_A_write_enable_reg, , , PB1_q_b[4]_PORT_B_read_enable_reg, , , PB1_q_b[4]_clock_0, PB1_q_b[4]_clock_1, PB1_q_b[4]_clock_enable_0, PB1_q_b[4]_clock_enable_1, , , , );
PB1_q_b[4] = PB1_q_b[4]_PORT_B_data_out[0];


--PB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[5]_PORT_A_data_in = TC1_d_writedata[5];
PB1_q_b[5]_PORT_A_data_in_reg = DFFE(PB1_q_b[5]_PORT_A_data_in, PB1_q_b[5]_clock_0, , , );
PB1_q_b[5]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[5]_PORT_A_address_reg = DFFE(PB1_q_b[5]_PORT_A_address, PB1_q_b[5]_clock_0, , , );
PB1_q_b[5]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[5]_PORT_B_address_reg = DFFE(PB1_q_b[5]_PORT_B_address, PB1_q_b[5]_clock_1, , , PB1_q_b[5]_clock_enable_1);
PB1_q_b[5]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[5]_PORT_A_write_enable_reg = DFFE(PB1_q_b[5]_PORT_A_write_enable, PB1_q_b[5]_clock_0, , , );
PB1_q_b[5]_PORT_B_read_enable = VCC;
PB1_q_b[5]_PORT_B_read_enable_reg = DFFE(PB1_q_b[5]_PORT_B_read_enable, PB1_q_b[5]_clock_1, , , PB1_q_b[5]_clock_enable_1);
PB1_q_b[5]_clock_0 = CLOCK_50;
PB1_q_b[5]_clock_1 = CLOCK_50;
PB1_q_b[5]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[5]_clock_enable_1 = T1L84;
PB1_q_b[5]_PORT_B_data_out = MEMORY(PB1_q_b[5]_PORT_A_data_in_reg, , PB1_q_b[5]_PORT_A_address_reg, PB1_q_b[5]_PORT_B_address_reg, PB1_q_b[5]_PORT_A_write_enable_reg, , , PB1_q_b[5]_PORT_B_read_enable_reg, , , PB1_q_b[5]_clock_0, PB1_q_b[5]_clock_1, PB1_q_b[5]_clock_enable_0, PB1_q_b[5]_clock_enable_1, , , , );
PB1_q_b[5] = PB1_q_b[5]_PORT_B_data_out[0];


--PB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[6]_PORT_A_data_in = TC1_d_writedata[6];
PB1_q_b[6]_PORT_A_data_in_reg = DFFE(PB1_q_b[6]_PORT_A_data_in, PB1_q_b[6]_clock_0, , , );
PB1_q_b[6]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[6]_PORT_A_address_reg = DFFE(PB1_q_b[6]_PORT_A_address, PB1_q_b[6]_clock_0, , , );
PB1_q_b[6]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[6]_PORT_B_address_reg = DFFE(PB1_q_b[6]_PORT_B_address, PB1_q_b[6]_clock_1, , , PB1_q_b[6]_clock_enable_1);
PB1_q_b[6]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[6]_PORT_A_write_enable_reg = DFFE(PB1_q_b[6]_PORT_A_write_enable, PB1_q_b[6]_clock_0, , , );
PB1_q_b[6]_PORT_B_read_enable = VCC;
PB1_q_b[6]_PORT_B_read_enable_reg = DFFE(PB1_q_b[6]_PORT_B_read_enable, PB1_q_b[6]_clock_1, , , PB1_q_b[6]_clock_enable_1);
PB1_q_b[6]_clock_0 = CLOCK_50;
PB1_q_b[6]_clock_1 = CLOCK_50;
PB1_q_b[6]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[6]_clock_enable_1 = T1L84;
PB1_q_b[6]_PORT_B_data_out = MEMORY(PB1_q_b[6]_PORT_A_data_in_reg, , PB1_q_b[6]_PORT_A_address_reg, PB1_q_b[6]_PORT_B_address_reg, PB1_q_b[6]_PORT_A_write_enable_reg, , , PB1_q_b[6]_PORT_B_read_enable_reg, , , PB1_q_b[6]_clock_0, PB1_q_b[6]_clock_1, PB1_q_b[6]_clock_enable_0, PB1_q_b[6]_clock_enable_1, , , , );
PB1_q_b[6] = PB1_q_b[6]_PORT_B_data_out[0];


--EB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

EB1_count[2] = AMPP_FUNCTION(A1L10, EB1_count[1], !A1L2, !A1L8, EB1L57);


--BD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

BD1_break_readreg[23] = DFFEAS(ND1_jdo[23], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

BD1_break_readreg[7] = DFFEAS(ND1_jdo[7], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

BD1_break_readreg[13] = DFFEAS(ND1_jdo[13], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

BD1_break_readreg[14] = DFFEAS(ND1_jdo[14], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

BD1_break_readreg[11] = DFFEAS(ND1_jdo[11], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

BD1_break_readreg[12] = DFFEAS(ND1_jdo[12], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

BD1_break_readreg[10] = DFFEAS(ND1_jdo[10], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

BD1_break_readreg[9] = DFFEAS(ND1_jdo[9], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

BD1_break_readreg[8] = DFFEAS(ND1_jdo[8], CLOCK_50,  ,  , BD1L33,  ,  , BD1L34,  );


--LD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7
LD1L88 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1_MonAReg[2] & (!LD1_MonAReg[3] & (LD1_MonAReg[4])))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[32]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( (((!ND1_take_action_ocimem_b & (XD1_q_a[29])) # (ND1_take_action_ocimem_b & ((ND1_jdo[32]))))) ) );


--LD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11
LD1L92 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1_MonAReg[2] & (LD1_MonAReg[3] & (!LD1_MonAReg[4])))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[21]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( (((!ND1_take_action_ocimem_b & (XD1_q_a[18])) # (ND1_take_action_ocimem_b & ((ND1_jdo[21]))))) ) );


--LD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15
LD1L96 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (LD1_MonAReg[2] & (LD1_MonAReg[3] & (!LD1_MonAReg[4])))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[11]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( (((!ND1_take_action_ocimem_b & (XD1_q_a[8])) # (ND1_take_action_ocimem_b & ((ND1_jdo[11]))))) ) );


--LD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19
LD1L100 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1_MonAReg[2] & (!LD1_MonAReg[3] & (!LD1_MonAReg[4])))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[8]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( (((!ND1_take_action_ocimem_b & (XD1_q_a[5])) # (ND1_take_action_ocimem_b & ((ND1_jdo[8]))))) ) );


--NB2L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
NB2L9 = ( !NB2_b_non_empty & ( (((EB1L50Q))) # (NB2_b_full) ) ) # ( NB2_b_non_empty & ( (((!ZB1L28) # ((!T1L73) # (!ZB1L27))) # (NB2L2)) # (NB2_b_full) ) );


--TC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
TC1L780 = ( !TC1_R_ctrl_break & ( (!TC1L593 & (TC1_W_bstatus_reg)) # (TC1L593 & ((!TC1_R_ctrl_wrctl_inst & (TC1_W_bstatus_reg)) # (TC1_R_ctrl_wrctl_inst & ((!TC1_D_iw[6] & ((TC1_E_src1[0]))) # (TC1_D_iw[6] & (TC1_W_bstatus_reg)))))) ) ) # ( TC1_R_ctrl_break & ( (((TC1_W_status_reg_pie))) ) );


--TC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3
TC1L346 = ( !TC1_D_iw[8] & ( (TC1_D_iw[6] & (TC1_D_iw[7] & (TC1_W_ienable_reg[1] & (!TC1_D_iw[10] & !TC1_D_iw[9])))) ) ) # ( TC1_D_iw[8] & ( (!TC1_D_iw[6] & (!TC1_D_iw[7] & (TC1_W_ipending_reg[1] & (!TC1_D_iw[10] & !TC1_D_iw[9])))) ) );


--TC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
TC1L740 = ( !TC1_D_iw[14] & ( (!TC1_D_iw[13] & (TC1_D_iw[12] & (!TC1_D_iw[16] & (!TC1_D_iw[11] & TC1L547)))) ) ) # ( TC1_D_iw[14] & ( (!TC1_D_iw[13] & (TC1_D_iw[12] & (TC1_D_iw[15] & (!TC1_D_iw[11] & TC1L547)))) ) );


--EB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
EB1L45 = AMPP_FUNCTION(!A1L3, !A1L13, !A1L6, !A1L8, !EB1_state, !A1L11, !A1L4);


--TC1L799 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
TC1L799 = ( !TC1_R_ctrl_rd_ctl_reg & ( (!TC1_R_ctrl_ld & (((!TC1_R_ctrl_br_cmp & ((TC1_W_alu_result[0]))) # (TC1_R_ctrl_br_cmp & (TC1_W_cmp_result))))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte0_data[0])))) ) ) # ( TC1_R_ctrl_rd_ctl_reg & ( (!TC1_R_ctrl_ld & (((!TC1_R_ctrl_br_cmp & ((TC1_W_control_rd_data[0]))) # (TC1_R_ctrl_br_cmp & (TC1_W_cmp_result))))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte0_data[0])))) ) );


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(U1_data_out[0]);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(U1_data_out[1]);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(U1_data_out[2]);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(U1_data_out[3]);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(U1_data_out[4]);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(U1_data_out[5]);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(U1_data_out[6]);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(U1_data_out[7]);


--LEDR[8] is LEDR[8]
LEDR[8] = OUTPUT(A1L63);


--LEDR[9] is LEDR[9]
LEDR[9] = OUTPUT(A1L63);


--A1L7 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L7 = INPUT();


--A1L12 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L12 = OUTPUT(EB1_adapted_tdo);


--A1L5 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L5 = OUTPUT(A1L4);


--A1L37 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L37 = INPUT();


--A1L33 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L33 = INPUT();


--A1L30 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L30 = INPUT();


--A1L22 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L22 = INPUT();


--A1L26 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L26 = INPUT();


--A1L24 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L24 = INPUT();


--A1L32 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L32 = INPUT();


--A1L21 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L21 = INPUT();


--A1L31 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L31 = INPUT();


--A1L23 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L23 = INPUT();


--A1L27 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L27 = INPUT();


--A1L25 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L25 = INPUT();


--A1L35 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L35 = INPUT();


--A1L14 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L14 = INPUT();


--A1L39 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L39 = OUTPUT(PD1_sr[0]);


--A1L18 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L18 = OUTPUT(PD1_ir_out[0]);


--A1L19 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L19 = OUTPUT(PD1_ir_out[1]);


--U1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0]
--register power-up is low

U1_data_out[0] = DFFEAS(TC1_d_writedata[0], CLOCK_50, !ZD2_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1]
--register power-up is low

U1_data_out[1] = DFFEAS(TC1_d_writedata[1], CLOCK_50, !ZD2_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2]
--register power-up is low

U1_data_out[2] = DFFEAS(TC1_d_writedata[2], CLOCK_50, !ZD2_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3]
--register power-up is low

U1_data_out[3] = DFFEAS(TC1_d_writedata[3], CLOCK_50, !ZD2_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4]
--register power-up is low

U1_data_out[4] = DFFEAS(TC1_d_writedata[4], CLOCK_50, !ZD2_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5]
--register power-up is low

U1_data_out[5] = DFFEAS(TC1_d_writedata[5], CLOCK_50, !ZD2_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6]
--register power-up is low

U1_data_out[6] = DFFEAS(TC1_d_writedata[6], CLOCK_50, !ZD2_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7]
--register power-up is low

U1_data_out[7] = DFFEAS(TC1_d_writedata[7], CLOCK_50, !ZD2_r_sync_rst,  , U1L3,  ,  ,  ,  );


--EB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

EB1_adapted_tdo = AMPP_FUNCTION(!A1L10, EB1_td_shift[0], !A1L2);


--A1L4 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L4 = INPUT();


--PD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

PD1_sr[0] = DFFEAS(PD1L56, A1L36,  ,  ,  ,  ,  ,  ,  );


--PD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

PD1_ir_out[0] = DFFEAS(RD3_dreg[0], A1L36,  ,  ,  ,  ,  ,  ,  );


--PD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

PD1_ir_out[1] = DFFEAS(RD2_dreg[0], A1L36,  ,  ,  ,  ,  ,  ,  );


--TC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

TC1_d_writedata[0] = DFFEAS(YC2_q_b[0], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--ZD2_r_sync_rst is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst
--register power-up is low

ZD2_r_sync_rst = DFFEAS(ZD2L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
CC1L2 = ( !TC1_W_alu_result[9] & ( !TC1_W_alu_result[8] & ( (!TC1_W_alu_result[6] & (!TC1_W_alu_result[7] & (!TC1_W_alu_result[11] & !TC1_W_alu_result[10]))) ) ) );


--CC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~1
CC1L3 = (TC1_W_alu_result[12] & (TC1_W_alu_result[15] & (!TC1_W_alu_result[14] & !TC1_W_alu_result[13])));


--EB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

EB1_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !ZD2_r_sync_rst);


--ZB7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]
--register power-up is low

ZB7_wait_latency_counter[1] = DFFEAS(ZB7L17, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L1 is nios_system:u0|nios_system_leds:leds|always0~0
U1L1 = (EB1_rst1 & !ZB7_wait_latency_counter[1]);


--ZB7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]
--register power-up is low

ZB7_wait_latency_counter[0] = DFFEAS(ZB7L18, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB7_mem_used[1] = DFFEAS(YB7L8, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

TC1_d_write = DFFEAS(TC1_E_st_stall, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

BC1_write_accepted = DFFEAS(BC1L11, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L2 is nios_system:u0|nios_system_leds:leds|always0~1
U1L2 = ( TC1_d_write & ( !BC1_write_accepted & ( (!ZB7_wait_latency_counter[0] & (!YB7_mem_used[1] & (!TC1_W_alu_result[3] & !TC1_W_alu_result[2]))) ) ) );


--U1L3 is nios_system:u0|nios_system_leds:leds|always0~2
U1L3 = ( U1L1 & ( U1L2 & ( (!TC1_W_alu_result[5] & (!TC1_W_alu_result[4] & (CC1L2 & CC1L3))) ) ) );


--TC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

TC1_d_writedata[1] = DFFEAS(YC2_q_b[1], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

TC1_d_writedata[2] = DFFEAS(YC2_q_b[2], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

TC1_d_writedata[3] = DFFEAS(YC2_q_b[3], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

TC1_d_writedata[4] = DFFEAS(YC2_q_b[4], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

TC1_d_writedata[5] = DFFEAS(YC2_q_b[5], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

TC1_d_writedata[6] = DFFEAS(YC2_q_b[6], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

TC1_d_writedata[7] = DFFEAS(YC2_q_b[7], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--A1L10 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L10 = INPUT();


--A1L2 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L2 = INPUT();


--A1L29 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L29 = INPUT();


--A1L40 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L40 = INPUT();


--A1L15 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L15 = INPUT();


--MD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
MD1L2 = (A1L29 & (!A1L40 & A1L15));


--A1L20 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L20 = INPUT();


--PD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
PD1L54 = (PD1_sr[0] & (((!A1L15) # (!A1L20)) # (A1L40)));


--RD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

RD3_dreg[0] = DFFEAS(RD3_din_s1, A1L36,  ,  ,  ,  ,  ,  ,  );


--A1L16 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L16 = INPUT();


--A1L17 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L17 = INPUT();


--PD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
PD1L55 = ( !A1L16 & ( !A1L17 & ( (!A1L40 & (A1L15 & (A1L20 & RD3_dreg[0]))) ) ) );


--PD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

PD1_DRsize.000 = DFFEAS(VCC, A1L36,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--A1L38 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L38 = INPUT();


--PD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
PD1L56 = ( PD1_DRsize.000 & ( A1L38 & ( (!MD1L2 & (((PD1L55)) # (PD1L54))) # (MD1L2 & (((PD1_sr[1])))) ) ) ) # ( !PD1_DRsize.000 & ( A1L38 & ( ((PD1L55) # (PD1L54)) # (MD1L2) ) ) ) # ( PD1_DRsize.000 & ( !A1L38 & ( (!MD1L2 & (((PD1L55)) # (PD1L54))) # (MD1L2 & (((PD1_sr[1])))) ) ) ) # ( !PD1_DRsize.000 & ( !A1L38 & ( (!MD1L2 & ((PD1L55) # (PD1L54))) ) ) );


--A1L36 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L36 = INPUT();


--RD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

RD2_dreg[0] = DFFEAS(RD2_din_s1, A1L36,  ,  ,  ,  ,  ,  ,  );


--ZD2_altera_reset_synchronizer_int_chain[4] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[4] = DFFEAS(ZD2L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZD2_r_sync_rst_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]
--register power-up is low

ZD2_r_sync_rst_chain[1] = DFFEAS(ZD2L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZD2L1 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|WideOr0~0
ZD2L1 = ((ZD2_r_sync_rst & !ZD2_r_sync_rst_chain[1])) # (ZD2_altera_reset_synchronizer_int_chain[4]);


--TC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

TC1_R_ctrl_shift_rot = DFFEAS(TC1L243, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

TC1_R_ctrl_logic = DFFEAS(TC1L227, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

TC1_R_logic_op[1] = DFFEAS(TC1L296, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

TC1_R_logic_op[0] = DFFEAS(TC1L295, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

TC1_E_src1[5] = DFFEAS(TC1L702, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~0
TC1L358 = (!TC1_E_src1[5] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[5])) # (TC1_R_logic_op[1] & ((TC1_E_src2[5]))))) # (TC1_E_src1[5] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[5])))));


--TC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~0
TC1L312 = ( TC1L58 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L358)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[5])))) ) ) # ( !TC1L58 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L358)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[5])))) ) );


--TC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

TC1_R_ctrl_rd_ctl_reg = DFFEAS(TC1_D_op_rdctl, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

TC1_R_ctrl_br_cmp = DFFEAS(TC1L204, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
TC1L339 = (TC1_R_ctrl_br_cmp) # (TC1_R_ctrl_rd_ctl_reg);


--TC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

TC1_E_src2[4] = DFFEAS(TC1L736, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

TC1_E_src1[4] = DFFEAS(TC1L701, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~1
TC1L357 = (!TC1_E_src2[4] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[4])) # (TC1_R_logic_op[1] & ((TC1_E_src1[4]))))) # (TC1_E_src2[4] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[4])))));


--TC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~2
TC1L311 = ( TC1L62 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L357)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[4])))) ) ) # ( !TC1L62 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L357)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[4])))) ) );


--TC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

TC1_E_src1[6] = DFFEAS(TC1L703, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~2
TC1L359 = (!TC1_E_src1[6] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[6])) # (TC1_R_logic_op[1] & ((TC1_E_src2[6]))))) # (TC1_E_src1[6] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[6])))));


--TC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~3
TC1L313 = ( TC1L66 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L359)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[6])))) ) ) # ( !TC1L66 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L359)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[6])))) ) );


--TC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

TC1_E_src1[7] = DFFEAS(TC1L704, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~3
TC1L360 = (!TC1_E_src1[7] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[7])) # (TC1_R_logic_op[1] & ((TC1_E_src2[7]))))) # (TC1_E_src1[7] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[7])))));


--TC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~4
TC1L314 = ( TC1L70 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L360)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[7])))) ) ) # ( !TC1L70 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L360)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[7])))) ) );


--TC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

TC1_E_src1[11] = DFFEAS(TC1L708, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~4
TC1L364 = (!TC1_E_src1[11] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[11])) # (TC1_R_logic_op[1] & ((TC1_E_src2[11]))))) # (TC1_E_src1[11] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[11])))));


--TC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~5
TC1L318 = ( TC1L74 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L364)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[11])))) ) ) # ( !TC1L74 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L364)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[11])))) ) );


--TC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

TC1_E_src1[10] = DFFEAS(TC1L707, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~5
TC1L363 = (!TC1_E_src2[10] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[10])) # (TC1_R_logic_op[1] & ((TC1_E_src1[10]))))) # (TC1_E_src2[10] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[10])))));


--TC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~6
TC1L317 = ( TC1L78 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L363)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[10])))) ) ) # ( !TC1L78 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L363)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[10])))) ) );


--TC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

TC1_E_src1[9] = DFFEAS(TC1L706, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~6
TC1L362 = (!TC1_E_src2[9] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[9])) # (TC1_R_logic_op[1] & ((TC1_E_src1[9]))))) # (TC1_E_src2[9] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[9])))));


--TC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~7
TC1L316 = ( TC1L82 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L362)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[9])))) ) ) # ( !TC1L82 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L362)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[9])))) ) );


--TC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

TC1_E_src1[8] = DFFEAS(TC1L705, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~7
TC1L361 = (!TC1_E_src2[8] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[8])) # (TC1_R_logic_op[1] & ((TC1_E_src1[8]))))) # (TC1_E_src2[8] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[8])))));


--TC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~8
TC1L315 = ( TC1L86 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L361)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[8])))) ) ) # ( !TC1L86 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L361)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[8])))) ) );


--TC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

TC1_E_src1[12] = DFFEAS(TC1L709, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~8
TC1L365 = (!TC1_E_src1[12] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[12])) # (TC1_R_logic_op[1] & ((TC1_E_src2[12]))))) # (TC1_E_src1[12] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[12])))));


--TC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~9
TC1L319 = ( TC1L90 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L365)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[12])))) ) ) # ( !TC1L90 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L365)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[12])))) ) );


--TC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

TC1_E_src1[15] = DFFEAS(TC1L712, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~9
TC1L368 = (!TC1_E_src1[15] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[15])) # (TC1_R_logic_op[1] & ((TC1_E_src2[15]))))) # (TC1_E_src1[15] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[15])))));


--TC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~10
TC1L322 = ( TC1L94 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L368)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[15])))) ) ) # ( !TC1L94 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L368)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[15])))) ) );


--TC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

TC1_E_src1[14] = DFFEAS(TC1L711, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~10
TC1L367 = (!TC1_E_src2[14] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[14])) # (TC1_R_logic_op[1] & ((TC1_E_src1[14]))))) # (TC1_E_src2[14] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[14])))));


--TC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~11
TC1L321 = ( TC1L98 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L367)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[14])))) ) ) # ( !TC1L98 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L367)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[14])))) ) );


--TC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

TC1_E_src1[13] = DFFEAS(TC1L710, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~11
TC1L366 = (!TC1_E_src2[13] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[13])) # (TC1_R_logic_op[1] & ((TC1_E_src1[13]))))) # (TC1_E_src2[13] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[13])))));


--TC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~12
TC1L320 = ( TC1L102 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L366)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[13])))) ) ) # ( !TC1L102 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L366)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[13])))) ) );


--CC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~2
CC1L4 = (!TC1_W_alu_result[5] & (!TC1_W_alu_result[4] & (CC1L2 & CC1L3)));


--TC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

TC1_d_read = DFFEAS(TC1_d_read_nxt, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

BC1_read_accepted = DFFEAS(BC1L8, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
T1L68 = ( BC1_read_accepted & ( (TC1_d_write & (!BC1_write_accepted & EB1_rst1)) ) ) # ( !BC1_read_accepted & ( (EB1_rst1 & (((TC1_d_write & !BC1_write_accepted)) # (TC1_d_read))) ) );


--XB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|m0_write~0
XB7L1 = (TC1_d_write & (!BC1_write_accepted & EB1_rst1));


--ZB7L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~0
ZB7L17 = ( T1L68 & ( XB7L1 & ( (!YB7_mem_used[1] & (CC1L4 & (!ZB7_wait_latency_counter[0] $ (!ZB7_wait_latency_counter[1])))) ) ) ) # ( T1L68 & ( !XB7L1 & ( (!ZB7_wait_latency_counter[0] & (!YB7_mem_used[1] & (ZB7_wait_latency_counter[1] & CC1L4))) ) ) );


--ZB7L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1
ZB7L18 = ( T1L68 & ( XB7L1 & ( (!ZB7_wait_latency_counter[0] & (!YB7_mem_used[1] & (ZB7_wait_latency_counter[1] & CC1L4))) ) ) ) # ( T1L68 & ( !XB7L1 & ( (!ZB7_wait_latency_counter[0] & (!YB7_mem_used[1] & CC1L4)) ) ) );


--XB7L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|m0_write~1
XB7L2 = ( CC1L3 & ( XB7L1 & ( (!YB7_mem_used[1] & (!TC1_W_alu_result[5] & (!TC1_W_alu_result[4] & CC1L2))) ) ) );


--U1L4 is nios_system:u0|nios_system_leds:leds|always0~3
U1L4 = ( CC1L2 & ( CC1L3 & ( (EB1_rst1 & (!ZB7_wait_latency_counter[1] & (!TC1_W_alu_result[5] & !TC1_W_alu_result[4]))) ) ) );


--ZB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZB7_read_latency_shift_reg[0] = DFFEAS(ZB7L13, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB7_mem_used[0] = DFFEAS(YB7L4, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0
YB7L6 = (YB7_mem_used[1] & ((!ZB7_read_latency_shift_reg[0]) # (!YB7_mem_used[0])));


--BC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
BC1L9 = (TC1_d_read & !BC1_read_accepted);


--YB7L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~1
YB7L7 = (BC1L9 & (!ZB7_read_latency_shift_reg[0] & YB7_mem_used[0]));


--YB7L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~2
YB7L8 = ( YB7L7 & ( ((U1L4 & (!ZB7_wait_latency_counter[0] $ (!XB7L2)))) # (YB7L6) ) ) # ( !YB7L7 & ( YB7L6 ) );


--TC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

TC1_E_src1[3] = DFFEAS(TC1L700, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

TC1_E_src2[3] = DFFEAS(TC1L735, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~12
TC1L356 = (!TC1_E_src1[3] & ((!TC1_E_src2[3] & (!TC1_R_logic_op[1] & !TC1_R_logic_op[0])) # (TC1_E_src2[3] & (TC1_R_logic_op[1])))) # (TC1_E_src1[3] & (!TC1_R_logic_op[1] $ (((!TC1_E_src2[3]) # (!TC1_R_logic_op[0])))));


--TC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~13
TC1L310 = ( TC1L106 & ( (!TC1_R_ctrl_shift_rot & (((!TC1_R_ctrl_logic) # (TC1L356)))) # (TC1_R_ctrl_shift_rot & (TC1_E_shift_rot_result[3])) ) ) # ( !TC1L106 & ( (!TC1_R_ctrl_shift_rot & (((TC1_R_ctrl_logic & TC1L356)))) # (TC1_R_ctrl_shift_rot & (TC1_E_shift_rot_result[3])) ) );


--TC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

TC1_E_src2[2] = DFFEAS(TC1L734, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

TC1_E_src1[2] = DFFEAS(TC1L699, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~13
TC1L355 = (!TC1_E_src2[2] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[2])) # (TC1_R_logic_op[1] & ((TC1_E_src1[2]))))) # (TC1_E_src2[2] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[2])))));


--TC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~14
TC1L309 = ( TC1L110 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L355)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[2])))) ) ) # ( !TC1L110 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L355)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[2])))) ) );


--TC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

TC1_E_new_inst = DFFEAS(TC1_R_valid, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
TC1L947 = (TC1_E_new_inst & TC1_R_ctrl_st);


--BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
BC1L1 = (!BC1_write_accepted & !TC1_d_read);


--YB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB2_mem_used[1] = DFFEAS(YB2L5, CLOCK_50, AE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB2_waitrequest_reset_override is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|waitrequest_reset_override
--register power-up is low

ZB2_waitrequest_reset_override = DFFEAS(VCC, CLOCK_50, AE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~3
CC1L5 = (CC1L2 & CC1L3);


--CC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~0
CC1L10 = ( TC1_W_alu_result[13] & ( (!TC1_W_alu_result[15] & TC1_W_alu_result[14]) ) ) # ( !TC1_W_alu_result[13] & ( (!TC1_W_alu_result[15] & (((TC1_W_alu_result[14])))) # (TC1_W_alu_result[15] & (TC1_W_alu_result[11] & (!TC1_W_alu_result[12] & !TC1_W_alu_result[14]))) ) );


--CC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1
CC1L11 = ( BC1L9 & ( !CC1L10 & ( (!CC1L5) # ((TC1_W_alu_result[5] & TC1_W_alu_result[4])) ) ) ) # ( !BC1L9 & ( !CC1L10 & ( (!CC1L5) # ((TC1_W_alu_result[5] & ((!TC1_W_alu_result[3]) # (TC1_W_alu_result[4])))) ) ) );


--ZB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|wait_latency_counter[1]
--register power-up is low

ZB2_wait_latency_counter[1] = DFFEAS(ZB2L14, CLOCK_50, AE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|wait_latency_counter[0]
--register power-up is low

ZB2_wait_latency_counter[0] = DFFEAS(ZB2L15, CLOCK_50, AE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|av_waitrequest_generated~0
ZB2L1 = ( !ZB2_wait_latency_counter[1] & ( ZB2_wait_latency_counter[0] & ( (!XB7L1 & (!YB2_mem_used[1] & (ZB2_waitrequest_reset_override & CC1L11))) ) ) ) # ( !ZB2_wait_latency_counter[1] & ( !ZB2_wait_latency_counter[0] & ( (XB7L1 & (!YB2_mem_used[1] & (ZB2_waitrequest_reset_override & CC1L11))) ) ) );


--YB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB3_mem_used[1] = DFFEAS(YB3L5, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0
CC1L7 = (TC1_W_alu_result[5] & (!TC1_W_alu_result[4] & (CC1L2 & CC1L3)));


--ZB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
--register power-up is low

ZB3_wait_latency_counter[1] = DFFEAS(ZB3L12, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
--register power-up is low

ZB3_wait_latency_counter[0] = DFFEAS(ZB3L13, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
CC1L8 = (!TC1_W_alu_result[3] & (TC1_d_read & !BC1_read_accepted));


--ZB3L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0
ZB3L6 = ( ZB3_wait_latency_counter[0] & ( CC1L8 & ( (!ZB3_wait_latency_counter[1] & ((!XB7L1) # ((!CC1L7) # (YB3_mem_used[1])))) ) ) ) # ( !ZB3_wait_latency_counter[0] & ( CC1L8 & ( (XB7L1 & (CC1L7 & (!YB3_mem_used[1] & !ZB3_wait_latency_counter[1]))) ) ) ) # ( ZB3_wait_latency_counter[0] & ( !CC1L8 & ( !ZB3_wait_latency_counter[1] ) ) );


--TB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
TB1L6 = ( CC1L3 & ( CC1L8 & ( (EB1_rst1 & (TC1_W_alu_result[5] & (!TC1_W_alu_result[4] & CC1L2))) ) ) );


--ZB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]
--register power-up is low

ZB6_wait_latency_counter[0] = DFFEAS(ZB6L15, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB6_mem_used[1] = DFFEAS(YB6L7, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0
CC1L6 = (!TC1_W_alu_result[5] & TC1_W_alu_result[4]);


--XB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|m0_write~0
XB6L1 = (CC1L2 & (CC1L3 & (!YB6_mem_used[1] & CC1L6)));


--ZB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]
--register power-up is low

ZB6_wait_latency_counter[1] = DFFEAS(ZB6L16, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg~0
ZB6L9 = (EB1_rst1 & !ZB6_wait_latency_counter[1]);


--ZB6L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg~1
ZB6L10 = (XB6L1 & (ZB6L9 & (!XB7L1 $ (!ZB6_wait_latency_counter[0]))));


--ZB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0
ZB7L12 = ( U1L1 & ( (!YB7_mem_used[1] & (CC1L4 & (!ZB7_wait_latency_counter[0] $ (!XB7L1)))) ) );


--YB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB1_mem_used[1] = DFFEAS(YB1L5, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

T1_av_waitrequest = DFFEAS(T1L69, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
TB1L7 = ( CC1L3 & ( T1_av_waitrequest & ( (TC1_W_alu_result[3] & (TC1_W_alu_result[5] & (!TC1_W_alu_result[4] & CC1L2))) ) ) );


--WB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]
--register power-up is low

WB1_saved_grant[0] = DFFEAS(LC1L1, CLOCK_50, !ZD2_r_sync_rst,  , WB1L53,  ,  ,  ,  );


--LD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

LD1_waitrequest = DFFEAS(LD1L164, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB4_mem_used[1] = DFFEAS(YB4L11, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
YB4L16 = (!LD1_waitrequest & !YB4_mem_used[1]);


--CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
CC1L1 = ( !TC1_W_alu_result[13] & ( (TC1_W_alu_result[11] & (!TC1_W_alu_result[12] & (TC1_W_alu_result[15] & !TC1_W_alu_result[14]))) ) );


--WB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0]
--register power-up is low

WB2_saved_grant[0] = DFFEAS(LC2L1, CLOCK_50, !ZD2_r_sync_rst,  , WB2L55,  ,  ,  ,  );


--YB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB5_mem_used[1] = DFFEAS(YB5L11, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
TB1L8 = ( !YB5_mem_used[1] & ( (EB1_rst1 & (!TC1_W_alu_result[15] & (TC1_W_alu_result[14] & WB2_saved_grant[0]))) ) );


--TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
TB1L2 = ( CC1L1 & ( !TB1L8 & ( (!YB1_mem_used[1] & (!TB1L7 & ((!WB1_saved_grant[0]) # (!YB4L16)))) # (YB1_mem_used[1] & (((!WB1_saved_grant[0]) # (!YB4L16)))) ) ) ) # ( !CC1L1 & ( !TB1L8 & ( (!TB1L7) # (YB1_mem_used[1]) ) ) );


--TB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
TB1L3 = ( !ZB7L12 & ( TB1L2 & ( (!ZB6L10 & (((!ZB3L6) # (!TB1L6)) # (YB3_mem_used[1]))) ) ) );


--BC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

BC1_end_begintransfer = DFFEAS(BC1L6, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZB4_read_latency_shift_reg[0] = DFFEAS(ZB4L36, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73]
--register power-up is low

YB4_mem[0][73] = DFFEAS(YB4L14, CLOCK_50, !ZD2_r_sync_rst,  , YB4L12,  ,  ,  ,  );


--YB4_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]
--register power-up is low

YB4_mem[0][55] = DFFEAS(YB4L15, CLOCK_50, !ZD2_r_sync_rst,  , YB4L12,  ,  ,  ,  );


--UB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
UB2L1 = (ZB4_read_latency_shift_reg[0] & ((!YB4_mem[0][73]) # (!YB4_mem[0][55])));


--ZB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZB5_read_latency_shift_reg[0] = DFFEAS(ZB5L4, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]
--register power-up is low

YB5_mem[0][73] = DFFEAS(YB5L14, CLOCK_50, !ZD2_r_sync_rst,  , YB5L12,  ,  ,  ,  );


--YB5_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]
--register power-up is low

YB5_mem[0][55] = DFFEAS(YB5L15, CLOCK_50, !ZD2_r_sync_rst,  , YB5L12,  ,  ,  ,  );


--UB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0
UB3L1 = (ZB5_read_latency_shift_reg[0] & ((!YB5_mem[0][73]) # (!YB5_mem[0][55])));


--ZB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZB1_read_latency_shift_reg[0] = DFFEAS(ZB1L29, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|read_latency_shift_reg[0]
--register power-up is low

ZB2_read_latency_shift_reg[0] = DFFEAS(ZB2L9, CLOCK_50, AE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZB3_read_latency_shift_reg[0] = DFFEAS(TB1L9, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZB6_read_latency_shift_reg[0] = DFFEAS(ZB6L11, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
HC1L2 = (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & (!ZB3_read_latency_shift_reg[0] & !ZB6_read_latency_shift_reg[0])));


--HC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
HC1_WideOr1 = (!ZB7_read_latency_shift_reg[0] & (!UB2L1 & (!UB3L1 & HC1L2)));


--BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
BC1L2 = ( BC1_end_begintransfer & ( HC1_WideOr1 & ( (TC1_d_write & (!TC1_d_read & ((EB1_rst1) # (BC1_write_accepted)))) ) ) ) # ( !BC1_end_begintransfer & ( HC1_WideOr1 & ( (TC1_d_write & (BC1_write_accepted & !TC1_d_read)) ) ) ) # ( BC1_end_begintransfer & ( !HC1_WideOr1 & ( ((TC1_d_write & ((EB1_rst1) # (BC1_write_accepted)))) # (TC1_d_read) ) ) ) # ( !BC1_end_begintransfer & ( !HC1_WideOr1 & ( ((TC1_d_write & BC1_write_accepted)) # (TC1_d_read) ) ) );


--TC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
TC1_E_st_stall = ( TB1L3 & ( BC1L2 & ( ((TC1_d_write & (BC1L1 & !ZB2L1))) # (TC1L947) ) ) ) # ( !TB1L3 & ( BC1L2 & ( TC1L947 ) ) ) # ( TB1L3 & ( !BC1L2 & ( (TC1L947) # (TC1_d_write) ) ) ) # ( !TB1L3 & ( !BC1L2 & ( (TC1L947) # (TC1_d_write) ) ) );


--CC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
CC1L9 = ( CC1L8 & ( (TC1_W_alu_result[5] & (!TC1_W_alu_result[4] & (CC1L2 & CC1L3))) ) );


--TB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
TB1L9 = ( ZB3_wait_latency_counter[0] & ( CC1L9 & ( (EB1_rst1 & (!XB7L1 & (!YB3_mem_used[1] & !ZB3_wait_latency_counter[1]))) ) ) ) # ( !ZB3_wait_latency_counter[0] & ( CC1L9 & ( (EB1_rst1 & (XB7L1 & (!YB3_mem_used[1] & !ZB3_wait_latency_counter[1]))) ) ) );


--CC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2
CC1L12 = ( CC1L3 & ( BC1L9 & ( (CC1L2 & ((!TC1_W_alu_result[5]) # (!TC1_W_alu_result[4]))) ) ) ) # ( CC1L3 & ( !BC1L9 & ( (CC1L2 & ((!TC1_W_alu_result[5]) # ((TC1_W_alu_result[3] & !TC1_W_alu_result[4])))) ) ) );


--XB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inferred_ram_be_0_avalon_slave_0_agent|m0_write~0
XB2L1 = ( !YB2_mem_used[1] & ( (TC1_d_write & (!BC1_write_accepted & EB1_rst1)) ) );


--ZB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|av_waitrequest_generated~1
ZB2L2 = ( !ZB2_wait_latency_counter[0] & ( XB2L1 & ( (ZB2_waitrequest_reset_override & (!CC1L10 & (!CC1L12 & !ZB2_wait_latency_counter[1]))) ) ) ) # ( ZB2_wait_latency_counter[0] & ( !XB2L1 & ( (ZB2_waitrequest_reset_override & (!CC1L10 & (!CC1L12 & !ZB2_wait_latency_counter[1]))) ) ) );


--ZB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_waitrequest_generated~0
ZB6L6 = ( YB6_mem_used[1] & ( CC1L6 & ( ZB6_wait_latency_counter[0] ) ) ) # ( !YB6_mem_used[1] & ( CC1L6 & ( !ZB6_wait_latency_counter[0] $ (((!CC1L2) # ((!CC1L3) # (!XB7L1)))) ) ) ) # ( YB6_mem_used[1] & ( !CC1L6 & ( ZB6_wait_latency_counter[0] ) ) ) # ( !YB6_mem_used[1] & ( !CC1L6 & ( ZB6_wait_latency_counter[0] ) ) );


--TB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2
TB1L4 = (!TB1L8 & ((!WB1_saved_grant[0]) # ((!YB4L16) # (!CC1L1))));


--TB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3
TB1L5 = ( ZB6L9 & ( TB1L4 & ( (!YB1_mem_used[1] & (!TB1L7 & ((!XB6L1) # (!ZB6L6)))) # (YB1_mem_used[1] & (((!XB6L1) # (!ZB6L6)))) ) ) ) # ( !ZB6L9 & ( TB1L4 & ( (!TB1L7) # (YB1_mem_used[1]) ) ) );


--TB1_WideOr0 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0
TB1_WideOr0 = ( TB1L5 & ( (!TB1L9 & (!ZB7L12 & ((!ZB2L2) # (YB2_mem_used[1])))) ) );


--BC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
BC1L11 = ( TB1_WideOr0 & ( !BC1L2 & ( BC1_write_accepted ) ) ) # ( !TB1_WideOr0 & ( !BC1L2 & ( ((TC1_d_write & EB1_rst1)) # (BC1_write_accepted) ) ) );


--EB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

EB1_state = AMPP_FUNCTION(A1L10, EB1L45, !A1L2);


--EB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

EB1_user_saw_rvalid = AMPP_FUNCTION(A1L10, EB1L81, !A1L2);


--A1L11 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L11 = INPUT();


--EB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
EB1L68 = AMPP_FUNCTION(!A1L4, !EB1_state, !EB1_count[1], !EB1_user_saw_rvalid, !EB1_td_shift[9], !A1L11);


--EB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

EB1_tck_t_dav = AMPP_FUNCTION(A1L10, EB1L54, !A1L2);


--EB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

EB1_td_shift[1] = AMPP_FUNCTION(A1L10, EB1L72, !A1L2, EB1L57);


--EB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

EB1_count[9] = AMPP_FUNCTION(A1L10, EB1L15, !A1L2, EB1L57);


--EB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

EB1_rvalid = AMPP_FUNCTION(CLOCK_50, EB1_rvalid0, !ZD2_r_sync_rst);


--EB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
EB1L69 = AMPP_FUNCTION(!EB1_state, !EB1L68, !EB1_tck_t_dav, !EB1_td_shift[1], !EB1_count[9], !EB1_rvalid);


--A1L8 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L8 = INPUT();


--A1L13 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L13 = INPUT();


--A1L3 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L3 = INPUT();


--A1L6 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L6 = INPUT();


--EB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
EB1L57 = AMPP_FUNCTION(!A1L8, !A1L13, !A1L3, !A1L6);


--RD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

RD3_din_s1 = DFFEAS(DD1_monitor_ready, A1L36,  ,  ,  ,  ,  ,  ,  );


--PD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
PD1L57 = ( LD1_MonDReg[0] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[0])))) # (MD1L2 & (((PD1_sr[2])))) ) ) # ( !LD1_MonDReg[0] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[0])))) # (MD1L2 & (((PD1_sr[2])))) ) );


--PD1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~9
PD1L18 = (A1L16 & ((!A1L29) # ((!A1L15) # (A1L40))));


--PD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~10
PD1L19 = (!A1L40 & (A1L15 & ((A1L20) # (A1L29))));


--A1L34 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L34 = INPUT();


--MD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
MD1_virtual_state_uir = (A1L40 & (A1L15 & A1L34));


--RD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

RD2_din_s1 = DFFEAS(TC1_hbreak_enabled, A1L36,  ,  ,  ,  ,  ,  ,  );


--TC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

TC1_R_wr_dst_reg = DFFEAS(TC1_D_wr_dst_reg, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

TC1_W_valid = DFFEAS(TC1L839, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
TC1_W_rf_wren = ((TC1_R_wr_dst_reg & TC1_W_valid)) # (ZD2_r_sync_rst);


--TC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

TC1_R_ctrl_ld = DFFEAS(TC1L225, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

TC1_W_cmp_result = DFFEAS(TC1L342, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

TC1_W_control_rd_data[0] = DFFEAS(TC1L345, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

TC1_R_dst_regnum[0] = DFFEAS(TC1L252, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

TC1_R_dst_regnum[1] = DFFEAS(TC1L254, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

TC1_R_dst_regnum[2] = DFFEAS(TC1L256, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

TC1_R_dst_regnum[3] = DFFEAS(TC1L258, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

TC1_R_dst_regnum[4] = DFFEAS(TC1L260, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD2_altera_reset_synchronizer_int_chain[3] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[3] = DFFEAS(ZD2_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZD2_altera_reset_synchronizer_int_chain[2] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[2] = DFFEAS(ZD2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZD2_r_sync_rst_chain[2] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]
--register power-up is low

ZD2_r_sync_rst_chain[2] = DFFEAS(ZD2L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZD2L17 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain~0
ZD2L17 = (ZD2_altera_reset_synchronizer_int_chain[2] & ZD2_r_sync_rst_chain[2]);


--TC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

TC1_D_iw[11] = DFFEAS(TC1L605, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  ,  ,  );


--TC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

TC1_D_iw[13] = DFFEAS(TC1L607, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  ,  ,  );


--TC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

TC1_D_iw[15] = DFFEAS(TC1L609, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  ,  ,  );


--TC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

TC1_D_iw[16] = DFFEAS(TC1L610, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  ,  ,  );


--TC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
TC1L560 = ( TC1_D_iw[15] & ( !TC1_D_iw[16] & ( (!TC1_D_iw[11] & (TC1_D_iw[12] & (!TC1_D_iw[13] & TC1_D_iw[14]))) ) ) );


--TC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

TC1_D_iw[1] = DFFEAS(TC1L595, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  ,  ,  );


--TC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

TC1_D_iw[3] = DFFEAS(TC1L597, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  ,  ,  );


--TC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

TC1_D_iw[4] = DFFEAS(TC1L598, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  ,  ,  );


--TC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

TC1_D_iw[5] = DFFEAS(TC1L599, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  ,  ,  );


--TC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
TC1L547 = ( TC1_D_iw[4] & ( TC1_D_iw[5] & ( (!TC1_D_iw[0] & (TC1_D_iw[1] & (!TC1_D_iw[2] & TC1_D_iw[3]))) ) ) );


--TC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
TC1L561 = ( !TC1_D_iw[15] & ( !TC1_D_iw[16] & ( (TC1_D_iw[11] & (TC1_D_iw[12] & (!TC1_D_iw[13] & TC1_D_iw[14]))) ) ) );


--TC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
TC1L562 = ( TC1_D_iw[15] & ( !TC1_D_iw[16] & ( (TC1_D_iw[11] & (TC1_D_iw[12] & (!TC1_D_iw[13] & TC1_D_iw[14]))) ) ) );


--TC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
TC1L238 = ( !TC1_D_iw[16] & ( (TC1_D_iw[12] & (!TC1_D_iw[13] & (!TC1_D_iw[14] & TC1_D_iw[15]))) ) );


--TC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
TC1L226 = ( TC1L547 & ( (!TC1_D_iw[11] & (TC1_D_iw[12] & (TC1_D_iw[13] & !TC1_D_iw[16]))) ) );


--TC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

TC1_R_ctrl_shift_rot_right = DFFEAS(TC1L241, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~0
TC1L436 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[4])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[6])));


--TC1L298 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
TC1L298 = (!TC1L547 & ((TC1_D_iw[4]))) # (TC1L547 & (TC1_D_iw[15]));


--TC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
TC1L563 = ( !TC1_D_iw[15] & ( !TC1_D_iw[16] & ( (!TC1_D_iw[11] & (!TC1_D_iw[12] & (!TC1_D_iw[13] & TC1_D_iw[14]))) ) ) );


--TC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
TC1L548 = ( !TC1_D_iw[4] & ( !TC1_D_iw[5] & ( (!TC1_D_iw[0] & (!TC1_D_iw[1] & (!TC1_D_iw[2] & TC1_D_iw[3]))) ) ) );


--TC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
TC1L549 = ( !TC1_D_iw[4] & ( !TC1_D_iw[5] & ( (!TC1_D_iw[0] & (TC1_D_iw[1] & (TC1_D_iw[2] & TC1_D_iw[3]))) ) ) );


--TC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
TC1L550 = ( !TC1_D_iw[4] & ( !TC1_D_iw[5] & ( (!TC1_D_iw[0] & (TC1_D_iw[1] & (TC1_D_iw[2] & !TC1_D_iw[3]))) ) ) );


--TC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
TC1L551 = ( TC1_D_iw[4] & ( !TC1_D_iw[5] & ( (!TC1_D_iw[0] & (!TC1_D_iw[1] & (!TC1_D_iw[2] & TC1_D_iw[3]))) ) ) );


--TC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
TC1L552 = ( !TC1_D_iw[4] & ( TC1_D_iw[5] & ( (!TC1_D_iw[0] & (!TC1_D_iw[1] & (!TC1_D_iw[2] & !TC1_D_iw[3]))) ) ) );


--TC1L296 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
TC1L296 = ( TC1L197 ) # ( !TC1L197 & ( (((TC1L547 & TC1L198)) # (TC1L201)) # (TC1L298) ) );


--TC1L297 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
TC1L297 = (!TC1L547 & ((TC1_D_iw[3]))) # (TC1L547 & (TC1_D_iw[14]));


--TC1L295 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
TC1L295 = ( TC1L297 ) # ( !TC1L297 & ( (((TC1L547 & TC1L198)) # (TC1L197)) # (TC1L201) ) );


--TC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

TC1_E_valid_from_R = DFFEAS(TC1L546, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

TC1_R_ctrl_br = DFFEAS(TC1L668, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

TC1_R_valid = DFFEAS(TC1_D_valid, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

TC1_R_ctrl_retaddr = DFFEAS(TC1L235, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
TC1L713 = (!TC1_E_valid_from_R & (((TC1_R_valid & TC1_R_ctrl_retaddr)))) # (TC1_E_valid_from_R & (((TC1_R_valid & TC1_R_ctrl_retaddr)) # (TC1_R_ctrl_br)));


--TC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

TC1_R_ctrl_jmp_direct = DFFEAS(TC1L223, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
TC1L714 = (TC1_E_valid_from_R & TC1_R_ctrl_jmp_direct);


--TC1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~2
TC1L702 = ( YC1_q_b[5] & ( (!TC1L713 & ((!TC1L714) # ((TC1_D_iw[9])))) # (TC1L713 & (((TC1L2)))) ) ) # ( !YC1_q_b[5] & ( (!TC1L713 & (TC1L714 & (TC1_D_iw[9]))) # (TC1L713 & (((TC1L2)))) ) );


--TC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

TC1_R_ctrl_src_imm5_shift_rot = DFFEAS(TC1L245, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

TC1_R_ctrl_hi_imm16 = DFFEAS(TC1L216, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

TC1_R_ctrl_force_src2_zero = DFFEAS(TC1L215, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L505 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~0
TC1L505 = ((TC1_R_ctrl_force_src2_zero) # (TC1_R_ctrl_hi_imm16)) # (TC1_R_ctrl_src_imm5_shift_rot);


--TC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

TC1_R_src2_use_imm = DFFEAS(TC1L739, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

TC1_E_alu_sub = DFFEAS(TC1L341, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
TC1L564 = ( !TC1_D_iw[15] & ( TC1_D_iw[16] & ( (!TC1_D_iw[11] & (TC1_D_iw[12] & (TC1_D_iw[13] & !TC1_D_iw[14]))) ) ) );


--TC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
TC1_D_op_rdctl = (TC1L547 & TC1L564);


--TC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
TC1L565 = ( TC1_D_iw[15] & ( !TC1_D_iw[16] & ( (!TC1_D_iw[11] & (!TC1_D_iw[12] & (!TC1_D_iw[13] & !TC1_D_iw[14]))) ) ) );


--TC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
TC1L566 = ( TC1_D_iw[15] & ( TC1_D_iw[16] & ( (!TC1_D_iw[11] & (!TC1_D_iw[12] & (!TC1_D_iw[13] & !TC1_D_iw[14]))) ) ) );


--TC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
TC1L553 = ( TC1_D_iw[4] & ( !TC1_D_iw[5] & ( (!TC1_D_iw[0] & (!TC1_D_iw[1] & (!TC1_D_iw[2] & !TC1_D_iw[3]))) ) ) );


--TC1L666 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
TC1L666 = (!TC1_D_iw[0] & ((!TC1_D_iw[4]) # ((!TC1_D_iw[5]) # (!TC1_D_iw[3]))));


--TC1L667 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1
TC1L667 = (TC1_D_iw[1] & TC1_D_iw[2]);


--TC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
TC1L203 = ( !TC1L666 & ( TC1L667 & ( (!TC1L548 & (!TC1L551 & (!TC1L552 & !TC1L553))) ) ) ) # ( TC1L666 & ( !TC1L667 & ( (!TC1L548 & (!TC1L551 & (!TC1L552 & !TC1L553))) ) ) ) # ( !TC1L666 & ( !TC1L667 & ( (!TC1L548 & (!TC1L551 & (!TC1L552 & !TC1L553))) ) ) );


--TC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
TC1L204 = ( TC1L250 & ( TC1L203 ) ) # ( !TC1L250 & ( TC1L203 & ( (TC1L547 & (((TC1L566) # (TC1L565)) # (TC1L198))) ) ) ) # ( TC1L250 & ( !TC1L203 ) ) # ( !TC1L250 & ( !TC1L203 ) );


--TC1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~1
TC1L435 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[3])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[5])));


--TC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
TC1L737 = (!TC1_R_src2_use_imm & !TC1_R_ctrl_src_imm5_shift_rot);


--TC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1
TC1L736 = ( TC1_D_iw[10] & ( (!TC1_R_ctrl_hi_imm16 & (!TC1_R_ctrl_force_src2_zero & ((!TC1L737) # (YC2_q_b[4])))) ) ) # ( !TC1_D_iw[10] & ( (YC2_q_b[4] & (TC1L737 & (!TC1_R_ctrl_hi_imm16 & !TC1_R_ctrl_force_src2_zero))) ) );


--TC1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~3
TC1L701 = ( YC1_q_b[4] & ( (!TC1L713 & ((!TC1L714) # ((TC1_D_iw[8])))) # (TC1L713 & (((TC1L6)))) ) ) # ( !YC1_q_b[4] & ( (!TC1L713 & (TC1L714 & (TC1_D_iw[8]))) # (TC1L713 & (((TC1L6)))) ) );


--TC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~2
TC1L437 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[5])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[7])));


--TC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~4
TC1L703 = ( YC1_q_b[6] & ( (!TC1L713 & ((!TC1L714) # ((TC1_D_iw[10])))) # (TC1L713 & (((TC1L10)))) ) ) # ( !YC1_q_b[6] & ( (!TC1L713 & (TC1L714 & (TC1_D_iw[10]))) # (TC1L713 & (((TC1L10)))) ) );


--TC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~3
TC1L438 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[6])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[8])));


--TC1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~5
TC1L704 = ( YC1_q_b[7] & ( (!TC1L713 & (((!TC1L714)) # (TC1_D_iw[11]))) # (TC1L713 & (((TC1L14)))) ) ) # ( !YC1_q_b[7] & ( (!TC1L713 & (TC1_D_iw[11] & (TC1L714))) # (TC1L713 & (((TC1L14)))) ) );


--TC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~4
TC1L442 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[10])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[12])));


--TC1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~6
TC1L708 = ( YC1_q_b[11] & ( (!TC1L713 & (((!TC1L714)) # (TC1_D_iw[15]))) # (TC1L713 & (((TC1L18)))) ) ) # ( !YC1_q_b[11] & ( (!TC1L713 & (TC1_D_iw[15] & (TC1L714))) # (TC1L713 & (((TC1L18)))) ) );


--TC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~5
TC1L441 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[9]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[11]));


--TC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~7
TC1L707 = ( YC1_q_b[10] & ( (!TC1L713 & (((!TC1L714)) # (TC1_D_iw[14]))) # (TC1L713 & (((TC1L22)))) ) ) # ( !YC1_q_b[10] & ( (!TC1L713 & (TC1_D_iw[14] & (TC1L714))) # (TC1L713 & (((TC1L22)))) ) );


--TC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~6
TC1L440 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[8]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[10]));


--TC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~8
TC1L706 = ( YC1_q_b[9] & ( (!TC1L713 & (((!TC1L714)) # (TC1_D_iw[13]))) # (TC1L713 & (((TC1L26)))) ) ) # ( !YC1_q_b[9] & ( (!TC1L713 & (TC1_D_iw[13] & (TC1L714))) # (TC1L713 & (((TC1L26)))) ) );


--TC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~7
TC1L439 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[7])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[9])));


--TC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~9
TC1L705 = ( YC1_q_b[8] & ( (!TC1L713 & (((!TC1L714)) # (TC1_D_iw[12]))) # (TC1L713 & (((TC1L30)))) ) ) # ( !YC1_q_b[8] & ( (!TC1L713 & (TC1_D_iw[12] & (TC1L714))) # (TC1L713 & (((TC1L30)))) ) );


--TC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~8
TC1L443 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[11])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[13])));


--TC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~10
TC1L709 = ( YC1_q_b[12] & ( (!TC1L713 & (((!TC1L714)) # (TC1_D_iw[16]))) # (TC1L713 & (((TC1L34)))) ) ) # ( !YC1_q_b[12] & ( (!TC1L713 & (TC1_D_iw[16] & (TC1L714))) # (TC1L713 & (((TC1L34)))) ) );


--TC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

TC1_D_iw[18] = DFFEAS(TC1L612, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  ,  ,  );


--TC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~9
TC1L446 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[14])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[16])));


--TC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

TC1_D_iw[19] = DFFEAS(TC1L613, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  ,  ,  );


--TC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~11
TC1L712 = ( YC1_q_b[15] & ( (!TC1L713 & ((!TC1L714) # ((TC1_D_iw[19])))) # (TC1L713 & (((TC1L38)))) ) ) # ( !YC1_q_b[15] & ( (!TC1L713 & (TC1L714 & ((TC1_D_iw[19])))) # (TC1L713 & (((TC1L38)))) ) );


--TC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

TC1_D_iw[21] = DFFEAS(TC1L615, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  ,  ,  );


--TC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~10
TC1L445 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[13]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[15]));


--TC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

TC1_D_iw[20] = DFFEAS(TC1L614, CLOCK_50, !ZD2_r_sync_rst,  , TC1L659,  ,  ,  ,  );


--TC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~12
TC1L711 = ( YC1_q_b[14] & ( (!TC1L713 & ((!TC1L714) # ((TC1_D_iw[18])))) # (TC1L713 & (((TC1L42)))) ) ) # ( !YC1_q_b[14] & ( (!TC1L713 & (TC1L714 & (TC1_D_iw[18]))) # (TC1L713 & (((TC1L42)))) ) );


--TC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~11
TC1L444 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[12])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[14])));


--TC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~13
TC1L710 = ( YC1_q_b[13] & ( (!TC1L713 & ((!TC1L714) # ((TC1_D_iw[17])))) # (TC1L713 & (((TC1L46)))) ) ) # ( !YC1_q_b[13] & ( (!TC1L713 & (TC1L714 & (TC1_D_iw[17]))) # (TC1L713 & (((TC1L46)))) ) );


--TC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
TC1_d_read_nxt = (!TC1_d_read & (TC1_E_new_inst & ((TC1_R_ctrl_ld)))) # (TC1_d_read & (((TC1_E_new_inst & TC1_R_ctrl_ld)) # (HC1_WideOr1)));


--BC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
BC1L8 = ( TB1L3 & ( HC1_WideOr1 & ( ((EB1_rst1 & (TC1_d_read & ZB2L1))) # (BC1_read_accepted) ) ) ) # ( !TB1L3 & ( HC1_WideOr1 & ( ((EB1_rst1 & TC1_d_read)) # (BC1_read_accepted) ) ) );


--ZB7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~1
ZB7L13 = ( U1L4 & ( (!YB7_mem_used[1] & (BC1L9 & (!ZB7_wait_latency_counter[0] $ (!XB7L2)))) ) );


--YB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~3
YB7L3 = (YB7_mem_used[0] & ((!ZB7_read_latency_shift_reg[0]) # (YB7_mem_used[1])));


--YB7L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~4
YB7L4 = ( U1L4 & ( YB7L3 ) ) # ( !U1L4 & ( YB7L3 ) ) # ( U1L4 & ( !YB7L3 & ( (!YB7_mem_used[1] & (BC1L9 & (!ZB7_wait_latency_counter[0] $ (!XB7L2)))) ) ) );


--TC1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~12
TC1L434 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[2])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[4])));


--TC1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~14
TC1L700 = ( YC1_q_b[3] & ( (!TC1L713 & (((!TC1L714) # (TC1_D_iw[7])))) # (TC1L713 & (TC1L50)) ) ) # ( !YC1_q_b[3] & ( (!TC1L713 & (((TC1L714 & TC1_D_iw[7])))) # (TC1L713 & (TC1L50)) ) );


--TC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~2
TC1L735 = ( !TC1_R_ctrl_force_src2_zero & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1L737 & ((TC1_D_iw[9]))) # (TC1L737 & (YC2_q_b[3])))) ) );


--TC1L433 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~13
TC1L433 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[1]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[3]));


--TC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~3
TC1L734 = ( TC1_D_iw[8] & ( (!TC1_R_ctrl_hi_imm16 & (!TC1_R_ctrl_force_src2_zero & ((!TC1L737) # (YC2_q_b[2])))) ) ) # ( !TC1_D_iw[8] & ( (YC2_q_b[2] & (TC1L737 & (!TC1_R_ctrl_hi_imm16 & !TC1_R_ctrl_force_src2_zero))) ) );


--TC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~15
TC1L699 = ( YC1_q_b[2] & ( (!TC1L713 & ((!TC1L714) # ((TC1_D_iw[6])))) # (TC1L713 & (((TC1L54)))) ) ) # ( !YC1_q_b[2] & ( (!TC1L713 & (TC1L714 & ((TC1_D_iw[6])))) # (TC1L713 & (((TC1L54)))) ) );


--TC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
TC1L246 = (TC1_D_iw[0] & (!TC1_D_iw[1] & ((!TC1_D_iw[4]) # (!TC1_D_iw[3]))));


--ZB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
ZB1L27 = (EB1_rst1 & (TC1_d_read & !BC1_read_accepted));


--YB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB2_mem_used[0] = DFFEAS(YB2L3, CLOCK_50, AE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--YB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0
YB2L5 = ( YB2_mem_used[0] & ( (!ZB2_read_latency_shift_reg[0] & (((ZB2L2 & ZB1L27)) # (YB2_mem_used[1]))) ) ) # ( !YB2_mem_used[0] & ( YB2_mem_used[1] ) );


--AE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

AE1_altera_reset_synchronizer_int_chain_out = DFFEAS(AE1_altera_reset_synchronizer_int_chain[0], CLOCK_50, key0_d3,  ,  ,  ,  ,  ,  );


--ZB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|wait_latency_counter[1]~0
ZB2L13 = (T1L68 & !YB2_mem_used[1]);


--ZB2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|wait_latency_counter~1
ZB2L14 = ( XB2L1 & ( ZB2L13 & ( (ZB2_waitrequest_reset_override & (CC1L11 & (!ZB2_wait_latency_counter[1] $ (!ZB2_wait_latency_counter[0])))) ) ) ) # ( !XB2L1 & ( ZB2L13 & ( (ZB2_waitrequest_reset_override & (CC1L11 & (ZB2_wait_latency_counter[1] & !ZB2_wait_latency_counter[0]))) ) ) );


--ZB2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|wait_latency_counter~2
ZB2L15 = ( XB2L1 & ( ZB2L13 & ( (ZB2_waitrequest_reset_override & (CC1L11 & (ZB2_wait_latency_counter[1] & !ZB2_wait_latency_counter[0]))) ) ) ) # ( !XB2L1 & ( ZB2L13 & ( (ZB2_waitrequest_reset_override & (CC1L11 & !ZB2_wait_latency_counter[0])) ) ) );


--YB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB3_mem_used[0] = DFFEAS(YB3L3, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
YB3L5 = ( YB3_mem_used[0] & ( (!ZB3_read_latency_shift_reg[0] & (((ZB3L6 & TB1L6)) # (YB3_mem_used[1]))) ) ) # ( !YB3_mem_used[0] & ( YB3_mem_used[1] ) );


--ZB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~0
ZB3L12 = ( ZB3_wait_latency_counter[0] & ( CC1L9 & ( (T1L68 & (XB7L1 & (!YB3_mem_used[1] & !ZB3_wait_latency_counter[1]))) ) ) ) # ( !ZB3_wait_latency_counter[0] & ( CC1L9 & ( (T1L68 & (!YB3_mem_used[1] & ZB3_wait_latency_counter[1])) ) ) );


--ZB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
ZB3L13 = ( !ZB3_wait_latency_counter[0] & ( CC1L9 & ( (T1L68 & (!YB3_mem_used[1] & ((!XB7L1) # (ZB3_wait_latency_counter[1])))) ) ) );


--ZB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~0
ZB6L15 = ( ZB6_wait_latency_counter[1] & ( (T1L68 & (!ZB6_wait_latency_counter[0] & XB6L1)) ) ) # ( !ZB6_wait_latency_counter[1] & ( (T1L68 & (!XB7L1 & (!ZB6_wait_latency_counter[0] & XB6L1))) ) );


--YB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB6_mem_used[0] = DFFEAS(YB6L4, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~0
YB6L6 = ( ZB1L27 & ( YB6_mem_used[0] & ( (CC1L2 & (CC1L3 & (CC1L6 & !ZB6_read_latency_shift_reg[0]))) ) ) );


--YB6L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~1
YB6L7 = ( YB6_mem_used[0] & ( YB6L6 & ( (!YB6_mem_used[1] & (ZB6L6 & (!ZB6_wait_latency_counter[1]))) # (YB6_mem_used[1] & ((!ZB6_read_latency_shift_reg[0]) # ((ZB6L6 & !ZB6_wait_latency_counter[1])))) ) ) ) # ( !YB6_mem_used[0] & ( YB6L6 & ( ((ZB6L6 & !ZB6_wait_latency_counter[1])) # (YB6_mem_used[1]) ) ) ) # ( YB6_mem_used[0] & ( !YB6L6 & ( (YB6_mem_used[1] & !ZB6_read_latency_shift_reg[0]) ) ) ) # ( !YB6_mem_used[0] & ( !YB6L6 & ( YB6_mem_used[1] ) ) );


--ZB6L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~1
ZB6L16 = ( ZB6_wait_latency_counter[1] & ( (T1L68 & (!ZB6_wait_latency_counter[0] & XB6L1)) ) ) # ( !ZB6_wait_latency_counter[1] & ( (T1L68 & (XB7L1 & (ZB6_wait_latency_counter[0] & XB6L1))) ) );


--YB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB1_mem_used[0] = DFFEAS(YB1L3, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
YB1L5 = ( ZB1L27 & ( (!YB1_mem_used[0] & (YB1_mem_used[1])) # (YB1_mem_used[0] & (!ZB1_read_latency_shift_reg[0] & ((TB1L7) # (YB1_mem_used[1])))) ) ) # ( !ZB1L27 & ( (YB1_mem_used[1] & ((!ZB1_read_latency_shift_reg[0]) # (!YB1_mem_used[0]))) ) );


--ZB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1
ZB1L28 = ( CC1L3 & ( !YB1_mem_used[1] & ( (TC1_W_alu_result[3] & (TC1_W_alu_result[5] & (!TC1_W_alu_result[4] & CC1L2))) ) ) );


--T1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
T1L69 = (T1L68 & (!T1_av_waitrequest & ZB1L28));


--TB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0
TB1L10 = ( !TC1_W_alu_result[13] & ( T1L68 & ( (TC1_W_alu_result[11] & (!TC1_W_alu_result[12] & (TC1_W_alu_result[15] & !TC1_W_alu_result[14]))) ) ) );


--LC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

LC1_top_priority_reg[0] = DFFEAS(LC1L6, CLOCK_50, !ZD2_r_sync_rst,  , LC1L5,  ,  ,  ,  );


--LC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

LC1_top_priority_reg[1] = DFFEAS(LC1L1, CLOCK_50, !ZD2_r_sync_rst,  , LC1L5,  ,  ,  ,  );


--TC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

TC1_F_pc[12] = DFFEAS(TC1L652, CLOCK_50, !ZD2_r_sync_rst,  , TC1_W_valid,  ,  ,  ,  );


--TC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

TC1_i_read = DFFEAS(TC1L987, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

BC2_read_accepted = DFFEAS(BC2L3, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0
AC2L1 = (EB1_rst1 & (!TC1_i_read & !BC2_read_accepted));


--UB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
UB1L1 = ( TC1_F_pc[13] & ( AC2L1 & ( (TC1_F_pc[12] & (TC1_F_pc[9] & (!TC1_F_pc[10] & !TC1_F_pc[11]))) ) ) );


--LC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
LC1L1 = (TB1L10 & ((!LC1_top_priority_reg[0]) # ((LC1_top_priority_reg[1] & !UB1L1))));


--WB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress
--register power-up is low

WB1_packet_in_progress = DFFEAS(WB1L2, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]
--register power-up is low

WB1_saved_grant[1] = DFFEAS(LC1L2, CLOCK_50, !ZD2_r_sync_rst,  , WB1L53,  ,  ,  ,  );


--WB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0
WB1L53 = ( WB1_packet_in_progress & ( WB1_saved_grant[1] & ( (YB4L16 & (((WB1_saved_grant[0] & TB1L10)) # (UB1L1))) ) ) ) # ( !WB1_packet_in_progress & ( WB1_saved_grant[1] & ( ((!UB1L1 & ((!WB1_saved_grant[0]) # (!TB1L10)))) # (YB4L16) ) ) ) # ( WB1_packet_in_progress & ( !WB1_saved_grant[1] & ( (WB1_saved_grant[0] & (YB4L16 & TB1L10)) ) ) ) # ( !WB1_packet_in_progress & ( !WB1_saved_grant[1] & ( (!WB1_saved_grant[0]) # ((!TB1L10) # (YB4L16)) ) ) );


--WC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

WC1_write = DFFEAS(WC1L92, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

WC1_address[8] = DFFEAS(WB1_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

LD1_jtag_ram_access = DFFEAS(LD1L107, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
LD1L163 = (!WC1_address[8] & LD1_jtag_ram_access);


--WC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

WC1_read = DFFEAS(WC1L55, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

LD1_avalon_ociram_readdata_ready = DFFEAS(LD1L105, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
LD1L164 = ( LD1_avalon_ociram_readdata_ready & ( (!LD1_waitrequest) # ((!WC1_write & ((!WC1_read))) # (WC1_write & (LD1L163))) ) ) # ( !LD1_avalon_ociram_readdata_ready & ( (!LD1_waitrequest) # ((!WC1_write) # (LD1L163)) ) );


--YB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
YB4L13 = ( WB1_saved_grant[1] & ( (!BC1L9 & (((!TC1_i_read & !BC2_read_accepted)))) # (BC1L9 & (((!TC1_i_read & !BC2_read_accepted)) # (WB1_saved_grant[0]))) ) ) # ( !WB1_saved_grant[1] & ( (BC1L9 & WB1_saved_grant[0]) ) );


--XB4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0
XB4L1 = ( YB4L13 & ( (!WB1_saved_grant[0] & (((UB1L1 & WB1_saved_grant[1])))) # (WB1_saved_grant[0] & (((UB1L1 & WB1_saved_grant[1])) # (TB1L10))) ) );


--YB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB4_mem_used[0] = DFFEAS(YB4L9, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
YB4L11 = ( YB4_mem_used[0] & ( (!ZB4_read_latency_shift_reg[0] & (((!LD1_waitrequest & XB4L1)) # (YB4_mem_used[1]))) ) ) # ( !YB4_mem_used[0] & ( YB4_mem_used[1] ) );


--TB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0
TB1L11 = (!TC1_W_alu_result[15] & (TC1_W_alu_result[14] & T1L68));


--LC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

LC2_top_priority_reg[0] = DFFEAS(LC2L6, CLOCK_50, !ZD2_r_sync_rst,  , LC2L5,  ,  ,  ,  );


--LC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

LC2_top_priority_reg[1] = DFFEAS(LC2L1, CLOCK_50, !ZD2_r_sync_rst,  , LC2L5,  ,  ,  ,  );


--UB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
UB1L2 = ( TC1_F_pc[13] & ( AC2L1 & ( (!TC1_F_pc[12]) # ((!TC1_F_pc[9]) # ((TC1_F_pc[11]) # (TC1_F_pc[10]))) ) ) ) # ( !TC1_F_pc[13] & ( AC2L1 ) );


--LC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0
LC2L1 = (TB1L11 & ((!LC2_top_priority_reg[0]) # ((LC2_top_priority_reg[1] & !UB1L2))));


--ZB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
ZB5L3 = (EB1_rst1 & !YB5_mem_used[1]);


--WB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress
--register power-up is low

WB2_packet_in_progress = DFFEAS(WB2L2, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1]
--register power-up is low

WB2_saved_grant[1] = DFFEAS(LC2L2, CLOCK_50, !ZD2_r_sync_rst,  , WB2L55,  ,  ,  ,  );


--WB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0
WB2L55 = ( WB2_packet_in_progress & ( WB2_saved_grant[1] & ( (ZB5L3 & (((WB2_saved_grant[0] & TB1L11)) # (UB1L2))) ) ) ) # ( !WB2_packet_in_progress & ( WB2_saved_grant[1] & ( ((!UB1L2 & ((!WB2_saved_grant[0]) # (!TB1L11)))) # (ZB5L3) ) ) ) # ( WB2_packet_in_progress & ( !WB2_saved_grant[1] & ( (WB2_saved_grant[0] & (ZB5L3 & TB1L11)) ) ) ) # ( !WB2_packet_in_progress & ( !WB2_saved_grant[1] & ( (!WB2_saved_grant[0]) # ((!TB1L11) # (ZB5L3)) ) ) );


--YB5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
YB5L13 = ( WB2_saved_grant[1] & ( (!BC1L9 & (((!TC1_i_read & !BC2_read_accepted)))) # (BC1L9 & (((!TC1_i_read & !BC2_read_accepted)) # (WB2_saved_grant[0]))) ) ) # ( !WB2_saved_grant[1] & ( (BC1L9 & WB2_saved_grant[0]) ) );


--XB5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|rf_source_valid~0
XB5L1 = ( YB5L13 & ( (!WB2_saved_grant[0] & (((UB1L2 & WB2_saved_grant[1])))) # (WB2_saved_grant[0] & (((UB1L2 & WB2_saved_grant[1])) # (TB1L11))) ) );


--YB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB5_mem_used[0] = DFFEAS(YB5L9, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
YB5L11 = ( YB5_mem_used[0] & ( (!ZB5_read_latency_shift_reg[0] & (((EB1_rst1 & XB5L1)) # (YB5_mem_used[1]))) ) ) # ( !YB5_mem_used[0] & ( YB5_mem_used[1] ) );


--BC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
BC1L5 = (!BC1L9 & (!BC1_end_begintransfer & ((!TC1_d_write) # (BC1_write_accepted))));


--BC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1
BC1L6 = (!BC1L5 & ((!EB1_rst1) # ((!ZB2L1 & TB1L3))));


--ZB4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
ZB4L36 = (EB1_rst1 & (YB4L16 & XB4L1));


--YB4_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]
--register power-up is low

YB4_mem[1][73] = DFFEAS(YB4L14, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
YB4L14 = (!YB4_mem_used[1] & (WB1_saved_grant[1])) # (YB4_mem_used[1] & ((YB4_mem[1][73])));


--YB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
YB4L12 = (!YB4_mem_used[0]) # (ZB4_read_latency_shift_reg[0]);


--YB4_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]
--register power-up is low

YB4_mem[1][55] = DFFEAS(YB4L15, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2
YB4L15 = (!YB4_mem_used[1] & (YB4L13)) # (YB4_mem_used[1] & ((YB4_mem[1][55])));


--ZB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1
ZB5L4 = (ZB5L3 & XB5L1);


--YB5_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]
--register power-up is low

YB5_mem[1][73] = DFFEAS(YB5L14, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
YB5L14 = (!YB5_mem_used[1] & (WB2_saved_grant[1])) # (YB5_mem_used[1] & ((YB5_mem[1][73])));


--YB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
YB5L12 = (!YB5_mem_used[0]) # (ZB5_read_latency_shift_reg[0]);


--YB5_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]
--register power-up is low

YB5_mem[1][55] = DFFEAS(YB5L15, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
YB5L15 = (!YB5_mem_used[1] & (YB5L13)) # (YB5_mem_used[1] & ((YB5_mem[1][55])));


--ZB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2
ZB1L29 = (T1_av_waitrequest & (ZB1L27 & ZB1L28));


--ZB2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|read_latency_shift_reg~0
ZB2L9 = (!YB2_mem_used[1] & (ZB2L2 & ZB1L27));


--ZB6L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg~2
ZB6L11 = (BC1L9 & (XB6L1 & (ZB6L6 & ZB6L9)));


--TC1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]
--register power-up is low

TC1_W_control_rd_data[1] = DFFEAS(TC1L346, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0
TC1L803 = ( TC1_W_control_rd_data[1] & ( TC1_W_alu_result[1] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_br_cmp)) # (TC1_R_ctrl_ld & ((TC1_av_ld_byte0_data[1]))) ) ) ) # ( !TC1_W_control_rd_data[1] & ( TC1_W_alu_result[1] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte0_data[1])))) ) ) ) # ( TC1_W_control_rd_data[1] & ( !TC1_W_alu_result[1] & ( (!TC1_R_ctrl_ld & (TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte0_data[1])))) ) ) ) # ( !TC1_W_control_rd_data[1] & ( !TC1_W_alu_result[1] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte0_data[1]) ) ) );


--TC1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1
TC1L804 = ( TC1_av_ld_byte0_data[2] & ( ((TC1_W_alu_result[2] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte0_data[2] & ( (TC1_W_alu_result[2] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--TC1L805 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
TC1L805 = ( TC1_av_ld_byte0_data[3] & ( ((TC1_W_alu_result[3] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte0_data[3] & ( (TC1_W_alu_result[3] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--TC1L806 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3
TC1L806 = ( TC1_av_ld_byte0_data[4] & ( ((TC1_W_alu_result[4] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte0_data[4] & ( (TC1_W_alu_result[4] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--TC1L807 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4
TC1L807 = ( TC1_av_ld_byte0_data[5] & ( ((TC1_W_alu_result[5] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte0_data[5] & ( (TC1_W_alu_result[5] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--TC1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5
TC1L808 = ( TC1_av_ld_byte0_data[6] & ( ((TC1_W_alu_result[6] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte0_data[6] & ( (TC1_W_alu_result[6] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--TC1L809 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6
TC1L809 = ( TC1_av_ld_byte0_data[7] & ( ((TC1_W_alu_result[7] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte0_data[7] & ( (TC1_W_alu_result[7] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--EB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
EB1L44 = AMPP_FUNCTION(!A1L8, !A1L13, !A1L3);


--EB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
EB1L81 = AMPP_FUNCTION(!A1L4, !EB1_td_shift[0], !EB1_state, !EB1_user_saw_rvalid, !EB1L44, !EB1_count[0]);


--EB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

EB1_rdata[7] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[7], !ZD2_r_sync_rst, EB1L22);


--EB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
EB1L70 = AMPP_FUNCTION(!EB1_count[9], !EB1_td_shift[10], !EB1_rdata[7]);


--T1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

T1_t_dav = DFFEAS(NB2_b_full, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

EB1_write_stalled = AMPP_FUNCTION(A1L10, EB1L96, !A1L2, EB1L97);


--EB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
EB1L71 = AMPP_FUNCTION(!A1L4, !EB1_state, !EB1_count[1], !EB1_user_saw_rvalid, !EB1_td_shift[9]);


--EB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

EB1_td_shift[2] = AMPP_FUNCTION(A1L10, EB1L73, !A1L2, EB1L57);


--EB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
EB1L72 = AMPP_FUNCTION(!A1L4, !EB1_count[9], !A1L8, !EB1_write_stalled, !EB1L71, !EB1_td_shift[2]);


--EB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
EB1L15 = AMPP_FUNCTION(!A1L4, !EB1_state, !A1L11, !A1L8, !EB1_count[8]);


--EB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

EB1_rvalid0 = AMPP_FUNCTION(CLOCK_50, EB1L42, !ZD2_r_sync_rst);


--DD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

DD1_monitor_ready = DFFEAS(DD1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
PD1L58 = ( LD1_MonDReg[1] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[1])))) # (MD1L2 & (((PD1_sr[3])))) ) ) # ( !LD1_MonDReg[1] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[1])))) # (MD1L2 & (((PD1_sr[3])))) ) );


--ND1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

ND1_jdo[0] = DFFEAS(PD1_sr[0], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

ND1_jdo[36] = DFFEAS(PD1_sr[36], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

ND1_jdo[37] = DFFEAS(PD1_sr[37], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

ND1_ir[1] = DFFEAS(A1L17, CLOCK_50,  ,  , ND1_jxuir,  ,  ,  ,  );


--ND1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

ND1_ir[0] = DFFEAS(A1L16, CLOCK_50,  ,  , ND1_jxuir,  ,  ,  ,  );


--ND1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

ND1_enable_action_strobe = DFFEAS(ND1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~0
BD1L33 = (ND1_ir[1] & (!ND1_ir[0] & ND1_enable_action_strobe));


--BD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~1
BD1L34 = (!ND1_jdo[36] & (!ND1_jdo[37] & BD1L33));


--ND1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

ND1_jdo[3] = DFFEAS(PD1_sr[3], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

LD1_jtag_ram_rd_d1 = DFFEAS(LD1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

ND1_jdo[35] = DFFEAS(PD1_sr[35], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
ND1_take_action_ocimem_b = (!ND1_ir[1] & (!ND1_ir[0] & (ND1_enable_action_strobe & ND1_jdo[35])));


--LD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~0
LD1L62 = (!LD1_jtag_ram_rd_d1 & !ND1_take_action_ocimem_b);


--LD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

LD1_jtag_rd_d1 = DFFEAS(LD1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1
LD1L50 = ( LD1_jtag_rd_d1 & ( (((!ND1_enable_action_strobe) # (ND1_jdo[35])) # (ND1_ir[0])) # (ND1_ir[1]) ) ) # ( !LD1_jtag_rd_d1 & ( (!ND1_ir[1] & (!ND1_ir[0] & (ND1_enable_action_strobe & ND1_jdo[35]))) ) );


--TC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

TC1_hbreak_enabled = DFFEAS(TC1L982, CLOCK_50, !ZD2_r_sync_rst,  , TC1_E_valid_from_R,  ,  ,  ,  );


--TC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
TC1L554 = ( !TC1_D_iw[4] & ( !TC1_D_iw[5] & ( (!TC1_D_iw[0] & (!TC1_D_iw[1] & (!TC1_D_iw[2] & !TC1_D_iw[3]))) ) ) );


--TC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
TC1L567 = ( TC1_D_iw[15] & ( TC1_D_iw[16] & ( (!TC1_D_iw[11] & (TC1_D_iw[12] & (TC1_D_iw[13] & TC1_D_iw[14]))) ) ) );


--TC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
TC1L568 = ( TC1_D_iw[15] & ( TC1_D_iw[16] & ( (TC1_D_iw[11] & (TC1_D_iw[12] & (TC1_D_iw[13] & TC1_D_iw[14]))) ) ) );


--TC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
TC1L555 = ( !TC1_D_iw[4] & ( !TC1_D_iw[5] & ( (!TC1_D_iw[0] & (TC1_D_iw[1] & (!TC1_D_iw[2] & !TC1_D_iw[3]))) ) ) );


--TC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
TC1L556 = ( !TC1_D_iw[4] & ( TC1_D_iw[5] & ( (!TC1_D_iw[0] & (!TC1_D_iw[1] & (TC1_D_iw[2] & !TC1_D_iw[3]))) ) ) );


--TC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
TC1L557 = ( !TC1_D_iw[4] & ( TC1_D_iw[5] & ( (!TC1_D_iw[0] & (TC1_D_iw[1] & (!TC1_D_iw[2] & TC1_D_iw[3]))) ) ) );


--TC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
TC1L206 = ( !TC1L211 & ( !TC1L210 & ( (!TC1L555 & (!TC1L556 & (!TC1L557 & !TC1L212))) ) ) );


--TC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
TC1L202 = ( TC1_D_iw[5] & ( TC1_D_iw[4] & ( (!TC1_D_iw[1] & (!TC1_D_iw[0] & ((!TC1_D_iw[3]) # (TC1_D_iw[2])))) # (TC1_D_iw[1] & (TC1_D_iw[0] & ((!TC1_D_iw[3]) # (!TC1_D_iw[2])))) ) ) ) # ( !TC1_D_iw[5] & ( TC1_D_iw[4] & ( (!TC1_D_iw[1] & (((!TC1_D_iw[0])))) # (TC1_D_iw[1] & (TC1_D_iw[0] & ((!TC1_D_iw[3]) # (!TC1_D_iw[2])))) ) ) ) # ( TC1_D_iw[5] & ( !TC1_D_iw[4] & ( (!TC1_D_iw[1] & (!TC1_D_iw[0] & ((!TC1_D_iw[2]) # (TC1_D_iw[3])))) # (TC1_D_iw[1] & (((TC1_D_iw[0])))) ) ) ) # ( !TC1_D_iw[5] & ( !TC1_D_iw[4] & ( (!TC1_D_iw[1] & ((!TC1_D_iw[0]) # ((!TC1_D_iw[3] & !TC1_D_iw[2])))) # (TC1_D_iw[1] & (((TC1_D_iw[0])))) ) ) );


--TC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
TC1L253 = (!TC1L202 & ((TC1_D_iw[18]))) # (TC1L202 & (TC1_D_iw[23]));


--TC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
TC1L254 = ( TC1L206 & ( TC1L253 & ( (!TC1L547) # (((!TC1L219 & !TC1L218)) # (TC1L554)) ) ) ) # ( !TC1L206 & ( TC1L253 & ( TC1L554 ) ) ) # ( TC1L206 & ( !TC1L253 & ( TC1L554 ) ) ) # ( !TC1L206 & ( !TC1L253 & ( TC1L554 ) ) );


--TC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~2
TC1L257 = (!TC1L202 & ((TC1_D_iw[20]))) # (TC1L202 & (TC1_D_iw[25]));


--TC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~3
TC1L258 = ( TC1L206 & ( TC1L257 ) ) # ( !TC1L206 & ( TC1L257 ) ) # ( TC1L206 & ( !TC1L257 & ( ((TC1L547 & ((TC1L218) # (TC1L219)))) # (TC1L554) ) ) ) # ( !TC1L206 & ( !TC1L257 ) );


--TC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~4
TC1L251 = (!TC1L202 & ((TC1_D_iw[17]))) # (TC1L202 & (TC1_D_iw[22]));


--TC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~5
TC1L252 = ( TC1L206 & ( TC1L251 ) ) # ( !TC1L206 & ( TC1L251 ) ) # ( TC1L206 & ( !TC1L251 & ( ((TC1L547 & ((TC1L218) # (TC1L219)))) # (TC1L554) ) ) ) # ( !TC1L206 & ( !TC1L251 ) );


--TC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~6
TC1L255 = (!TC1L202 & ((TC1_D_iw[19]))) # (TC1L202 & (TC1_D_iw[24]));


--TC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~7
TC1L256 = ( TC1L206 & ( TC1L255 ) ) # ( !TC1L206 & ( TC1L255 ) ) # ( TC1L206 & ( !TC1L255 & ( ((TC1L547 & ((TC1L218) # (TC1L219)))) # (TC1L554) ) ) ) # ( !TC1L206 & ( !TC1L255 ) );


--TC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~8
TC1L259 = (!TC1L202 & ((TC1_D_iw[21]))) # (TC1L202 & (TC1_D_iw[26]));


--TC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~9
TC1L260 = ( TC1L206 & ( TC1L259 ) ) # ( !TC1L206 & ( TC1L259 ) ) # ( TC1L206 & ( !TC1L259 & ( ((TC1L547 & ((TC1L218) # (TC1L219)))) # (TC1L554) ) ) ) # ( !TC1L206 & ( !TC1L259 ) );


--TC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
TC1L558 = ( !TC1_D_iw[4] & ( !TC1_D_iw[5] & ( (TC1_D_iw[0] & (!TC1_D_iw[1] & (!TC1_D_iw[2] & !TC1_D_iw[3]))) ) ) );


--TC1L668 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2
TC1L668 = (TC1L666 & TC1L667);


--TC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
TC1L305 = (!TC1L558 & (!TC1L668 & !TC1L306));


--TC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
TC1_D_wr_dst_reg = ( TC1L260 & ( TC1L305 ) ) # ( !TC1L260 & ( TC1L305 & ( (((TC1L256) # (TC1L252)) # (TC1L258)) # (TC1L254) ) ) );


--BC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
BC1L3 = ( ZB2L2 & ( TB1L5 & ( (BC1L1 & (!TB1L9 & (!ZB7L12 & YB2_mem_used[1]))) ) ) ) # ( !ZB2L2 & ( TB1L5 & ( (BC1L1 & (!TB1L9 & !ZB7L12)) ) ) );


--TC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

TC1_av_ld_waiting_for_data = DFFEAS(TC1L938, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
TC1L847 = (TC1_d_read & !HC1_WideOr1);


--TC1L938 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
TC1L938 = (!TC1_av_ld_waiting_for_data & (TC1_E_new_inst & (TC1_R_ctrl_ld))) # (TC1_av_ld_waiting_for_data & (((!TC1L847))));


--TC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

TC1_av_ld_aligning_data = DFFEAS(TC1L849, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

TC1_av_ld_align_cycle[1] = DFFEAS(TC1L845, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

TC1_av_ld_align_cycle[0] = DFFEAS(TC1L844, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
TC1L231 = (TC1_D_iw[0] & (TC1_D_iw[3] & ((TC1_D_iw[2]) # (TC1_D_iw[1]))));


--TC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
TC1L848 = (TC1_av_ld_align_cycle[1] & (!TC1_av_ld_align_cycle[0] $ (((!TC1L231) # (TC1_D_iw[4])))));


--TC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
TC1L233 = (TC1_D_iw[0] & (TC1_D_iw[2] & (!TC1_D_iw[3] & TC1_D_iw[4])));


--TC1L541 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
TC1L541 = ( !TC1L233 & ( (!TC1_av_ld_aligning_data & (TC1_d_read & (!HC1_WideOr1))) # (TC1_av_ld_aligning_data & (((!TC1L848)))) ) );


--TC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
TC1L542 = (!TC1_E_shift_rot_cnt[3] & (!TC1_E_shift_rot_cnt[2] & (!TC1_E_shift_rot_cnt[1] & !TC1_E_shift_rot_cnt[0])));


--TC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
TC1L543 = ( TC1L542 & ( (TC1_R_ctrl_shift_rot & (TC1_E_valid_from_R & ((TC1_E_shift_rot_cnt[4]) # (TC1_E_new_inst)))) ) ) # ( !TC1L542 & ( (TC1_R_ctrl_shift_rot & TC1_E_valid_from_R) ) );


--TC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~3
TC1L544 = ( TC1L541 & ( !TC1L543 & ( (!TC1_R_ctrl_ld) # ((!TC1_E_new_inst & !TC1_E_valid_from_R)) ) ) ) # ( !TC1L541 & ( !TC1L543 & ( (!TC1_R_ctrl_ld) # ((!TC1_E_new_inst & ((!TC1_E_valid_from_R) # (!TC1L938)))) ) ) );


--TC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
TC1L839 = ( TC1_E_valid_from_R & ( TC1L544 & ( (!TC1L947 & ((!TC1_d_write) # ((!BC1L3 & BC1L2)))) ) ) );


--TC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
TC1L224 = ( TC1_D_iw[2] & ( (TC1_D_iw[0] & (TC1_D_iw[1] & ((!TC1_D_iw[4]) # (!TC1_D_iw[3])))) ) );


--ZB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

ZB4_av_readdata_pre[0] = DFFEAS(WC1_readdata[0], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
--register power-up is low

ZB3_av_readdata_pre[30] = DFFEAS(TC1_W_alu_result[2], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
HC1L27 = (ZB3_read_latency_shift_reg[0] & ZB3_av_readdata_pre[30]);


--ZB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[0]
--register power-up is low

ZB6_av_readdata_pre[0] = DFFEAS(Y1_readdata[0], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1L1Q is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_1~21
--register power-up is low

R1L1Q = DFFEAS(VCC, CLOCK_50, AE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0]
--register power-up is low

ZB7_av_readdata_pre[0] = DFFEAS(U1_readdata[0], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]
HC1_src_data[0] = ( R1L1Q & ( HC1L6 & ( (!UB3L1 & (((ZB2_read_latency_shift_reg[0] & DB1_ram_block1a0)))) # (UB3L1 & (((ZB2_read_latency_shift_reg[0] & DB1_ram_block1a0)) # (YD1_q_a[0]))) ) ) ) # ( !R1L1Q & ( HC1L6 & ( (UB3L1 & YD1_q_a[0]) ) ) ) # ( R1L1Q & ( !HC1L6 ) ) # ( !R1L1Q & ( !HC1L6 ) );


--TC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

TC1_av_ld_byte1_data[0] = DFFEAS(TC1L871, CLOCK_50, !ZD2_r_sync_rst,  , TC1L869,  ,  ,  ,  );


--TC1L936 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
TC1L936 = ( TC1_av_ld_align_cycle[0] & ( (TC1_W_alu_result[1] & (TC1_av_ld_aligning_data & !TC1_av_ld_align_cycle[1])) ) ) # ( !TC1_av_ld_align_cycle[0] & ( (TC1_av_ld_aligning_data & ((!TC1_W_alu_result[0] & (TC1_W_alu_result[1] & !TC1_av_ld_align_cycle[1])) # (TC1_W_alu_result[0] & ((!TC1_av_ld_align_cycle[1]) # (TC1_W_alu_result[1]))))) ) );


--TC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~0
TC1L859 = ( TC1_av_ld_align_cycle[0] & ( (!TC1_av_ld_aligning_data) # ((TC1_W_alu_result[1] & !TC1_av_ld_align_cycle[1])) ) ) # ( !TC1_av_ld_align_cycle[0] & ( (!TC1_av_ld_aligning_data) # ((!TC1_W_alu_result[0] & (TC1_W_alu_result[1] & !TC1_av_ld_align_cycle[1])) # (TC1_W_alu_result[0] & ((!TC1_av_ld_align_cycle[1]) # (TC1_W_alu_result[1])))) ) );


--TC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

TC1_R_compare_op[0] = DFFEAS(TC1L297, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

TC1_E_src2[1] = DFFEAS(TC1L733, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~14
TC1L354 = (!TC1_E_src2[1] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[1])) # (TC1_R_logic_op[1] & ((TC1_E_src1[1]))))) # (TC1_E_src2[1] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[1])))));


--TC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~15
TC1L377 = (!TC1_E_src2[24] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[24])) # (TC1_R_logic_op[1] & ((TC1_E_src1[24]))))) # (TC1_E_src2[24] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[24])))));


--TC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
TC1L578 = (!TC1L354 & !TC1L377);


--TC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~16
TC1L374 = (!TC1_E_src2[21] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[21])) # (TC1_R_logic_op[1] & ((TC1_E_src1[21]))))) # (TC1_E_src2[21] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[21])))));


--TC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~17
TC1L373 = (!TC1_E_src2[20] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[20])) # (TC1_R_logic_op[1] & ((TC1_E_src1[20]))))) # (TC1_E_src2[20] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[20])))));


--TC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~18
TC1L372 = (!TC1_E_src2[19] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[19])) # (TC1_R_logic_op[1] & ((TC1_E_src1[19]))))) # (TC1_E_src2[19] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[19])))));


--TC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~19
TC1L371 = (!TC1_E_src2[18] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[18])) # (TC1_R_logic_op[1] & ((TC1_E_src1[18]))))) # (TC1_E_src2[18] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[18])))));


--TC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~20
TC1L370 = (!TC1_E_src2[17] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[17])) # (TC1_R_logic_op[1] & ((TC1_E_src1[17]))))) # (TC1_E_src2[17] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[17])))));


--TC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~21
TC1L369 = (!TC1_E_src2[16] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[16])) # (TC1_R_logic_op[1] & ((TC1_E_src1[16]))))) # (TC1_E_src2[16] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[16])))));


--TC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
TC1L579 = ( !TC1L370 & ( !TC1L369 & ( (!TC1L374 & (!TC1L373 & (!TC1L372 & !TC1L371))) ) ) );


--TC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
TC1L580 = ( TC1_E_src1[12] & ( TC1_E_src2[12] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & ((TC1_E_src1[8]) # (TC1_E_src2[8])))) # (TC1_R_logic_op[1] & (TC1_R_logic_op[0] & (!TC1_E_src2[8] $ (TC1_E_src1[8])))) ) ) ) # ( !TC1_E_src1[12] & ( TC1_E_src2[12] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src1[8]) # (TC1_E_src2[8]))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[8]) # (!TC1_E_src1[8]))))) ) ) ) # ( TC1_E_src1[12] & ( !TC1_E_src2[12] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src1[8]) # (TC1_E_src2[8]))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[8]) # (!TC1_E_src1[8]))))) ) ) ) # ( !TC1_E_src1[12] & ( !TC1_E_src2[12] & ( (!TC1_E_src2[8] & ((!TC1_R_logic_op[1] & (TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & ((!TC1_E_src1[8]))))) # (TC1_E_src2[8] & (TC1_R_logic_op[0] & (!TC1_R_logic_op[1] $ (TC1_E_src1[8])))) ) ) );


--TC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
TC1L581 = ( TC1_E_src2[9] & ( TC1_E_src1[9] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & ((TC1_E_src1[10]) # (TC1_E_src2[10])))) # (TC1_R_logic_op[1] & (TC1_R_logic_op[0] & (!TC1_E_src2[10] $ (TC1_E_src1[10])))) ) ) ) # ( !TC1_E_src2[9] & ( TC1_E_src1[9] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src1[10]) # (TC1_E_src2[10]))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[10]) # (!TC1_E_src1[10]))))) ) ) ) # ( TC1_E_src2[9] & ( !TC1_E_src1[9] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src1[10]) # (TC1_E_src2[10]))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[10]) # (!TC1_E_src1[10]))))) ) ) ) # ( !TC1_E_src2[9] & ( !TC1_E_src1[9] & ( (!TC1_E_src2[10] & ((!TC1_R_logic_op[1] & (TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & ((!TC1_E_src1[10]))))) # (TC1_E_src2[10] & (TC1_R_logic_op[0] & (!TC1_R_logic_op[1] $ (TC1_E_src1[10])))) ) ) );


--TC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
TC1L582 = ( TC1_E_src2[13] & ( TC1_E_src1[13] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & ((TC1_E_src2[11]) # (TC1_E_src1[11])))) # (TC1_R_logic_op[1] & (TC1_R_logic_op[0] & (!TC1_E_src1[11] $ (TC1_E_src2[11])))) ) ) ) # ( !TC1_E_src2[13] & ( TC1_E_src1[13] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src2[11]) # (TC1_E_src1[11]))) # (TC1_R_logic_op[0] & ((!TC1_E_src1[11]) # (!TC1_E_src2[11]))))) ) ) ) # ( TC1_E_src2[13] & ( !TC1_E_src1[13] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src2[11]) # (TC1_E_src1[11]))) # (TC1_R_logic_op[0] & ((!TC1_E_src1[11]) # (!TC1_E_src2[11]))))) ) ) ) # ( !TC1_E_src2[13] & ( !TC1_E_src1[13] & ( (!TC1_E_src1[11] & ((!TC1_R_logic_op[1] & (TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & ((!TC1_E_src2[11]))))) # (TC1_E_src1[11] & (TC1_R_logic_op[0] & (!TC1_R_logic_op[1] $ (TC1_E_src2[11])))) ) ) );


--TC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
TC1L583 = ( TC1_E_src2[14] & ( TC1_E_src1[14] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & ((TC1_E_src2[5]) # (TC1_E_src1[5])))) # (TC1_R_logic_op[1] & (TC1_R_logic_op[0] & (!TC1_E_src1[5] $ (TC1_E_src2[5])))) ) ) ) # ( !TC1_E_src2[14] & ( TC1_E_src1[14] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src2[5]) # (TC1_E_src1[5]))) # (TC1_R_logic_op[0] & ((!TC1_E_src1[5]) # (!TC1_E_src2[5]))))) ) ) ) # ( TC1_E_src2[14] & ( !TC1_E_src1[14] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src2[5]) # (TC1_E_src1[5]))) # (TC1_R_logic_op[0] & ((!TC1_E_src1[5]) # (!TC1_E_src2[5]))))) ) ) ) # ( !TC1_E_src2[14] & ( !TC1_E_src1[14] & ( (!TC1_E_src1[5] & ((!TC1_R_logic_op[1] & (TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & ((!TC1_E_src2[5]))))) # (TC1_E_src1[5] & (TC1_R_logic_op[0] & (!TC1_R_logic_op[1] $ (TC1_E_src2[5])))) ) ) );


--TC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
TC1L584 = ( TC1_E_src1[7] & ( TC1_E_src2[7] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & ((TC1_E_src2[6]) # (TC1_E_src1[6])))) # (TC1_R_logic_op[1] & (TC1_R_logic_op[0] & (!TC1_E_src1[6] $ (TC1_E_src2[6])))) ) ) ) # ( !TC1_E_src1[7] & ( TC1_E_src2[7] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src2[6]) # (TC1_E_src1[6]))) # (TC1_R_logic_op[0] & ((!TC1_E_src1[6]) # (!TC1_E_src2[6]))))) ) ) ) # ( TC1_E_src1[7] & ( !TC1_E_src2[7] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src2[6]) # (TC1_E_src1[6]))) # (TC1_R_logic_op[0] & ((!TC1_E_src1[6]) # (!TC1_E_src2[6]))))) ) ) ) # ( !TC1_E_src1[7] & ( !TC1_E_src2[7] & ( (!TC1_E_src1[6] & ((!TC1_R_logic_op[1] & (TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & ((!TC1_E_src2[6]))))) # (TC1_E_src1[6] & (TC1_R_logic_op[0] & (!TC1_R_logic_op[1] $ (TC1_E_src2[6])))) ) ) );


--TC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
TC1L585 = ( TC1L583 & ( TC1L584 & ( (!TC1L357 & (!TC1L368 & (TC1L581 & TC1L582))) ) ) );


--TC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8
TC1L586 = ( TC1_E_src2[22] & ( TC1_E_src1[22] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & ((TC1_E_src1[23]) # (TC1_E_src2[23])))) # (TC1_R_logic_op[1] & (TC1_R_logic_op[0] & (!TC1_E_src2[23] $ (TC1_E_src1[23])))) ) ) ) # ( !TC1_E_src2[22] & ( TC1_E_src1[22] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src1[23]) # (TC1_E_src2[23]))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[23]) # (!TC1_E_src1[23]))))) ) ) ) # ( TC1_E_src2[22] & ( !TC1_E_src1[22] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src1[23]) # (TC1_E_src2[23]))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[23]) # (!TC1_E_src1[23]))))) ) ) ) # ( !TC1_E_src2[22] & ( !TC1_E_src1[22] & ( (!TC1_E_src2[23] & ((!TC1_R_logic_op[1] & (TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & ((!TC1_E_src1[23]))))) # (TC1_E_src2[23] & (TC1_R_logic_op[0] & (!TC1_R_logic_op[1] $ (TC1_E_src1[23])))) ) ) );


--TC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9
TC1L587 = ( TC1_E_src2[25] & ( TC1_E_src1[25] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & ((TC1_E_src1[26]) # (TC1_E_src2[26])))) # (TC1_R_logic_op[1] & (TC1_R_logic_op[0] & (!TC1_E_src2[26] $ (TC1_E_src1[26])))) ) ) ) # ( !TC1_E_src2[25] & ( TC1_E_src1[25] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src1[26]) # (TC1_E_src2[26]))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[26]) # (!TC1_E_src1[26]))))) ) ) ) # ( TC1_E_src2[25] & ( !TC1_E_src1[25] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src1[26]) # (TC1_E_src2[26]))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[26]) # (!TC1_E_src1[26]))))) ) ) ) # ( !TC1_E_src2[25] & ( !TC1_E_src1[25] & ( (!TC1_E_src2[26] & ((!TC1_R_logic_op[1] & (TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & ((!TC1_E_src1[26]))))) # (TC1_E_src2[26] & (TC1_R_logic_op[0] & (!TC1_R_logic_op[1] $ (TC1_E_src1[26])))) ) ) );


--TC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10
TC1L588 = ( TC1_E_src2[27] & ( TC1_E_src1[27] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & ((TC1_E_src1[28]) # (TC1_E_src2[28])))) # (TC1_R_logic_op[1] & (TC1_R_logic_op[0] & (!TC1_E_src2[28] $ (TC1_E_src1[28])))) ) ) ) # ( !TC1_E_src2[27] & ( TC1_E_src1[27] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src1[28]) # (TC1_E_src2[28]))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[28]) # (!TC1_E_src1[28]))))) ) ) ) # ( TC1_E_src2[27] & ( !TC1_E_src1[27] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src1[28]) # (TC1_E_src2[28]))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[28]) # (!TC1_E_src1[28]))))) ) ) ) # ( !TC1_E_src2[27] & ( !TC1_E_src1[27] & ( (!TC1_E_src2[28] & ((!TC1_R_logic_op[1] & (TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & ((!TC1_E_src1[28]))))) # (TC1_E_src2[28] & (TC1_R_logic_op[0] & (!TC1_R_logic_op[1] $ (TC1_E_src1[28])))) ) ) );


--TC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

TC1_E_src2[0] = DFFEAS(TC1L732, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~22
TC1L353 = (!TC1_E_src2[0] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[0])) # (TC1_R_logic_op[1] & ((TC1_E_src1[0]))))) # (TC1_E_src2[0] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[0])))));


--TC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

TC1_E_src2[31] = DFFEAS(TC1L730, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~23
TC1L384 = (!TC1_E_src2[31] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[31])) # (TC1_R_logic_op[1] & ((TC1_E_src1[31]))))) # (TC1_E_src2[31] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[31])))));


--TC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~24
TC1L383 = (!TC1_E_src2[30] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[30])) # (TC1_R_logic_op[1] & ((TC1_E_src1[30]))))) # (TC1_E_src2[30] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[30])))));


--TC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~25
TC1L382 = (!TC1_E_src2[29] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[29])) # (TC1_R_logic_op[1] & ((TC1_E_src1[29]))))) # (TC1_E_src2[29] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[29])))));


--TC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11
TC1L589 = ( !TC1L383 & ( !TC1L382 & ( (!TC1L356 & (!TC1L355 & (!TC1L353 & !TC1L384))) ) ) );


--TC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12
TC1L590 = ( TC1L588 & ( TC1L589 & ( (TC1L580 & (TC1L585 & (TC1L586 & TC1L587))) ) ) );


--TC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

TC1_R_compare_op[1] = DFFEAS(TC1L298, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
TC1L342 = ( TC1L590 & ( TC1_R_compare_op[1] & ( (!TC1_R_compare_op[0] & (TC1L118)) # (TC1_R_compare_op[0] & (((!TC1L578) # (!TC1L579)))) ) ) ) # ( !TC1L590 & ( TC1_R_compare_op[1] & ( (TC1_R_compare_op[0]) # (TC1L118) ) ) ) # ( TC1L590 & ( !TC1_R_compare_op[1] & ( (!TC1_R_compare_op[0] & (((TC1L578 & TC1L579)))) # (TC1_R_compare_op[0] & (!TC1L118)) ) ) ) # ( !TC1L590 & ( !TC1_R_compare_op[1] & ( (!TC1L118 & TC1_R_compare_op[0]) ) ) );


--TC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

TC1_W_status_reg_pie = DFFEAS(TC1L837, CLOCK_50, !ZD2_r_sync_rst,  , TC1_E_valid_from_R,  ,  ,  ,  );


--TC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
TC1L591 = ( !TC1_D_iw[10] & ( (!TC1_D_iw[7] & (!TC1_D_iw[9] & (!TC1_D_iw[6] & !TC1_D_iw[8]))) ) );


--TC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
TC1L592 = ( !TC1_D_iw[10] & ( (!TC1_D_iw[7] & (!TC1_D_iw[9] & (TC1_D_iw[6] & !TC1_D_iw[8]))) ) );


--TC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

TC1_W_bstatus_reg = DFFEAS(TC1L780, CLOCK_50, !ZD2_r_sync_rst,  , TC1_E_valid_from_R,  ,  ,  ,  );


--TC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
TC1L593 = (TC1_D_iw[7] & (!TC1_D_iw[9] & (!TC1_D_iw[8] & !TC1_D_iw[10])));


--TC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

TC1_W_ienable_reg[0] = DFFEAS(TC1_E_src1[0], CLOCK_50, !ZD2_r_sync_rst,  , TC1L793,  ,  ,  ,  );


--TC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

TC1_W_ipending_reg[0] = DFFEAS(TC1L797, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
TC1L343 = ( !TC1_D_iw[10] & ( TC1_W_ipending_reg[0] & ( (!TC1_D_iw[7] & (!TC1_D_iw[9] & (!TC1_D_iw[6] & TC1_D_iw[8]))) ) ) );


--TC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
TC1L344 = ( TC1L343 & ( (!TC1_D_iw[6] & (!TC1_W_bstatus_reg & TC1L593)) ) ) # ( !TC1L343 & ( (!TC1L593) # ((!TC1_D_iw[6] & (!TC1_W_bstatus_reg)) # (TC1_D_iw[6] & ((!TC1_W_ienable_reg[0])))) ) );


--TC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
TC1L345 = ( TC1L344 & ( (!TC1L591 & (((TC1_W_estatus_reg & TC1L592)))) # (TC1L591 & (TC1_W_status_reg_pie)) ) ) # ( !TC1L344 & ( (!TC1L591 & (((!TC1L592) # (TC1_W_estatus_reg)))) # (TC1L591 & (TC1_W_status_reg_pie)) ) );


--TC1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~15
TC1L307 = ( TC1L122 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L353)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[0])))) ) ) # ( !TC1L122 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L353))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[0])))) ) );


--TC1_W_ipending_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1]
--register power-up is low

TC1_W_ipending_reg[1] = DFFEAS(TC1L798, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L988 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0
TC1L988 = (TC1_W_status_reg_pie & ((TC1_W_ipending_reg[1]) # (TC1_W_ipending_reg[0])));


--ZB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

ZB4_av_readdata_pre[22] = DFFEAS(WC1_readdata[22], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
UB2L2 = (ZB4_read_latency_shift_reg[0] & (YB4_mem[0][73] & YB4_mem[0][55]));


--UB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0
UB3L2 = (ZB5_read_latency_shift_reg[0] & (YB5_mem[0][73] & YB5_mem[0][55]));


--TC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0
TC1L616 = ( UB3L2 & ( (!TC1L988 & (((ZB4_av_readdata_pre[22] & UB2L2)) # (YD1_q_a[22]))) ) ) # ( !UB3L2 & ( (!TC1L988 & (ZB4_av_readdata_pre[22] & UB2L2)) ) );


--TC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

TC1_hbreak_pending = DFFEAS(TC1L984, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

DD1_jtag_break = DFFEAS(DD1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

TC1_wait_for_one_post_bret_inst = DFFEAS(TC1L990, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L985 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
TC1L985 = ( TC1_wait_for_one_post_bret_inst & ( (TC1_W_valid & (!TC1_hbreak_enabled & ((DD1_jtag_break) # (TC1_hbreak_pending)))) ) ) # ( !TC1_wait_for_one_post_bret_inst & ( (!TC1_hbreak_enabled & ((DD1_jtag_break) # (TC1_hbreak_pending))) ) );


--TC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
TC1L659 = (!TC1_i_read & ((UB3L2) # (UB2L2)));


--ZB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

ZB4_av_readdata_pre[23] = DFFEAS(WC1_readdata[23], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1
TC1L617 = ( YD1_q_a[23] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[23])) # (UB3L2))) ) ) # ( !YD1_q_a[23] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[23])) ) );


--ZB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

ZB4_av_readdata_pre[24] = DFFEAS(WC1_readdata[24], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2
TC1L618 = ( YD1_q_a[24] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[24])) # (UB3L2))) ) ) # ( !YD1_q_a[24] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[24])) ) );


--ZB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

ZB4_av_readdata_pre[25] = DFFEAS(WC1_readdata[25], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3
TC1L619 = ( YD1_q_a[25] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[25])) # (UB3L2))) ) ) # ( !YD1_q_a[25] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[25])) ) );


--ZB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

ZB4_av_readdata_pre[26] = DFFEAS(WC1_readdata[26], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4
TC1L620 = ( YD1_q_a[26] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[26])) # (UB3L2))) ) ) # ( !YD1_q_a[26] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[26])) ) );


--ZD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[1] = DFFEAS(ZD2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZD2_r_sync_rst_chain[3] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]
--register power-up is low

ZD2_r_sync_rst_chain[3] = DFFEAS(ZD2_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZD2L18 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain~1
ZD2L18 = (ZD2_altera_reset_synchronizer_int_chain[2] & ZD2_r_sync_rst_chain[3]);


--ZB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

ZB4_av_readdata_pre[11] = DFFEAS(WC1_readdata[11], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L276 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]~0
TC1L276 = (!TC1L988 & !TC1L985);


--TC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5
TC1L605 = ( TC1L276 & ( (!UB2L2 & (UB3L2 & ((YD1_q_a[11])))) # (UB2L2 & (((UB3L2 & YD1_q_a[11])) # (ZB4_av_readdata_pre[11]))) ) ) # ( !TC1L276 );


--ZB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

ZB4_av_readdata_pre[12] = DFFEAS(WC1_readdata[12], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6
TC1L606 = ( YD1_q_a[12] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[12])) # (UB3L2))) ) ) # ( !YD1_q_a[12] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[12])) ) );


--ZB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

ZB4_av_readdata_pre[13] = DFFEAS(WC1_readdata[13], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7
TC1L607 = ( YD1_q_a[13] & ( ((!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[13]))) # (UB3L2) ) ) # ( !YD1_q_a[13] & ( (!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[13])) ) );


--ZB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

ZB4_av_readdata_pre[14] = DFFEAS(WC1_readdata[14], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8
TC1L608 = ( YD1_q_a[14] & ( (((UB2L2 & ZB4_av_readdata_pre[14])) # (UB3L2)) # (TC1L988) ) ) # ( !YD1_q_a[14] & ( ((UB2L2 & ZB4_av_readdata_pre[14])) # (TC1L988) ) );


--ZB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

ZB4_av_readdata_pre[15] = DFFEAS(WC1_readdata[15], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9
TC1L609 = ( YD1_q_a[15] & ( ((!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[15]))) # (UB3L2) ) ) # ( !YD1_q_a[15] & ( (!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[15])) ) );


--ZB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

ZB4_av_readdata_pre[16] = DFFEAS(WC1_readdata[16], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10
TC1L610 = ( YD1_q_a[16] & ( ((!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[16]))) # (UB3L2) ) ) # ( !YD1_q_a[16] & ( (!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[16])) ) );


--TC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11
TC1L594 = ( UB3L2 & ( (!TC1L988 & (((ZB4_av_readdata_pre[0] & UB2L2)) # (YD1_q_a[0]))) ) ) # ( !UB3L2 & ( (ZB4_av_readdata_pre[0] & (!TC1L988 & UB2L2)) ) );


--ZB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

ZB4_av_readdata_pre[1] = DFFEAS(WC1_readdata[1], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12
TC1L595 = ( YD1_q_a[1] & ( ((!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[1]))) # (UB3L2) ) ) # ( !YD1_q_a[1] & ( (!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[1])) ) );


--ZB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

ZB4_av_readdata_pre[2] = DFFEAS(WC1_readdata[2], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13
TC1L596 = ( YD1_q_a[2] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[2])) # (UB3L2))) ) ) # ( !YD1_q_a[2] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[2])) ) );


--ZB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

ZB4_av_readdata_pre[3] = DFFEAS(WC1_readdata[3], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14
TC1L597 = ( YD1_q_a[3] & ( ((!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[3]))) # (UB3L2) ) ) # ( !YD1_q_a[3] & ( (!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[3])) ) );


--ZB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

ZB4_av_readdata_pre[4] = DFFEAS(WC1_readdata[4], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15
TC1L598 = ( YD1_q_a[4] & ( ((!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[4]))) # (UB3L2) ) ) # ( !YD1_q_a[4] & ( (!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[4])) ) );


--ZB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

ZB4_av_readdata_pre[5] = DFFEAS(WC1_readdata[5], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16
TC1L599 = ( YD1_q_a[5] & ( ((!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[5]))) # (UB3L2) ) ) # ( !YD1_q_a[5] & ( (!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[5])) ) );


--TC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
TC1L240 = (TC1_D_iw[12] & (((TC1_D_iw[11] & !TC1_D_iw[16])) # (TC1_D_iw[15])));


--TC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
TC1L241 = (!TC1_D_iw[13] & (TC1_D_iw[14] & (TC1L547 & TC1L240)));


--TC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
TC1L546 = ( TC1_R_valid & ( TC1L544 ) ) # ( !TC1_R_valid & ( TC1L544 & ( ((TC1_d_write & ((!BC1L2) # (BC1L3)))) # (TC1L947) ) ) ) # ( TC1_R_valid & ( !TC1L544 ) ) # ( !TC1_R_valid & ( !TC1L544 ) );


--TC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

TC1_D_valid = DFFEAS(TC1L659, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
TC1L207 = (!TC1L557 & (!TC1L212 & (!TC1L211 & !TC1L210)));


--TC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
TC1L569 = ( TC1_D_iw[15] & ( TC1_D_iw[16] & ( (!TC1_D_iw[11] & (!TC1_D_iw[12] & (TC1_D_iw[13] & !TC1_D_iw[14]))) ) ) );


--TC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
TC1L570 = ( TC1_D_iw[15] & ( TC1_D_iw[16] & ( (TC1_D_iw[11] & (!TC1_D_iw[12] & (TC1_D_iw[13] & !TC1_D_iw[14]))) ) ) );


--TC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
TC1L571 = ( TC1_D_iw[15] & ( TC1_D_iw[16] & ( (TC1_D_iw[11] & (!TC1_D_iw[12] & (TC1_D_iw[13] & TC1_D_iw[14]))) ) ) );


--TC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
TC1L572 = ( TC1_D_iw[15] & ( !TC1_D_iw[16] & ( (TC1_D_iw[11] & (!TC1_D_iw[12] & (TC1_D_iw[13] & TC1_D_iw[14]))) ) ) );


--TC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
TC1L234 = (!TC1L554 & (!TC1L555 & ((!TC1L547) # (!TC1L236))));


--TC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
TC1L235 = ( TC1L237 & ( TC1L234 & ( ((!TC1L207) # (TC1L556)) # (TC1L547) ) ) ) # ( !TC1L237 & ( TC1L234 & ( ((!TC1L207) # ((TC1L547 & TC1L219))) # (TC1L556) ) ) ) # ( TC1L237 & ( !TC1L234 ) ) # ( !TC1L237 & ( !TC1L234 ) );


--TC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
TC1L223 = ( !TC1_D_iw[5] & ( (!TC1_D_iw[1] & (!TC1_D_iw[2] & (!TC1_D_iw[3] & !TC1_D_iw[4]))) ) );


--ZB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

ZB4_av_readdata_pre[9] = DFFEAS(WC1_readdata[9], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~17
TC1L603 = ( YD1_q_a[9] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[9])) # (UB3L2))) ) ) # ( !YD1_q_a[9] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[9])) ) );


--TC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
TC1L244 = (!TC1_D_iw[11] & ((!TC1_D_iw[14] & ((!TC1_D_iw[16]))) # (TC1_D_iw[14] & (TC1_D_iw[15]))));


--TC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
TC1L245 = (TC1_D_iw[12] & (!TC1_D_iw[13] & (TC1L547 & TC1L244)));


--TC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
TC1L216 = ( TC1_D_iw[2] & ( TC1_D_iw[5] & ( (!TC1_D_iw[0] & (!TC1_D_iw[1] & ((TC1_D_iw[3]) # (TC1_D_iw[4])))) ) ) );


--TC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
TC1L217 = ( !TC1L220 & ( (!TC1L567 & (!TC1L568 & (!TC1L222 & !TC1L221))) ) );


--TC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
TC1L573 = ( !TC1_D_iw[15] & ( !TC1_D_iw[16] & ( (TC1_D_iw[11] & (!TC1_D_iw[12] & (TC1_D_iw[13] & !TC1_D_iw[14]))) ) ) );


--TC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
TC1L574 = ( !TC1_D_iw[15] & ( !TC1_D_iw[16] & ( (TC1_D_iw[11] & (!TC1_D_iw[12] & (TC1_D_iw[13] & TC1_D_iw[14]))) ) ) );


--TC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
TC1L213 = ( !TC1L574 & ( (!TC1L569 & (!TC1L570 & (!TC1L571 & !TC1L573))) ) );


--TC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
TC1L575 = ( !TC1_D_iw[15] & ( !TC1_D_iw[16] & ( (TC1_D_iw[11] & (!TC1_D_iw[12] & (!TC1_D_iw[13] & !TC1_D_iw[14]))) ) ) );


--TC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
TC1L576 = ( !TC1_D_iw[15] & ( !TC1_D_iw[16] & ( (TC1_D_iw[11] & (!TC1_D_iw[12] & (!TC1_D_iw[13] & TC1_D_iw[14]))) ) ) );


--TC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
TC1L214 = (!TC1L558 & ((!TC1L547) # ((!TC1L575 & !TC1L576))));


--TC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
TC1L215 = ( TC1L234 & ( TC1L214 & ( (!TC1L207) # ((TC1L547 & ((!TC1L217) # (!TC1L213)))) ) ) ) # ( !TC1L234 & ( TC1L214 ) ) # ( TC1L234 & ( !TC1L214 ) ) # ( !TC1L234 & ( !TC1L214 ) );


--TC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
TC1L739 = ( TC1L306 ) # ( !TC1L306 & ( (((TC1_R_valid & TC1L668)) # (TC1L740)) # (TC1L202) ) );


--TC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
TC1L559 = ( TC1_D_iw[4] & ( !TC1_D_iw[5] & ( (!TC1_D_iw[0] & (TC1_D_iw[1] & (TC1_D_iw[2] & !TC1_D_iw[3]))) ) ) );


--TC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
TC1L341 = ( TC1L199 & ( TC1_R_valid ) ) # ( !TC1L199 & ( (TC1_R_valid & (((TC1L547 & TC1L200)) # (TC1L201))) ) );


--ZB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

ZB4_av_readdata_pre[10] = DFFEAS(WC1_readdata[10], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18
TC1L604 = ( YD1_q_a[10] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[10])) # (UB3L2))) ) ) # ( !YD1_q_a[10] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[10])) ) );


--ZB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

ZB4_av_readdata_pre[8] = DFFEAS(WC1_readdata[8], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19
TC1L602 = ( YD1_q_a[8] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[8])) # (UB3L2))) ) ) # ( !YD1_q_a[8] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[8])) ) );


--TC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

TC1_av_ld_byte1_data[3] = DFFEAS(TC1L880, CLOCK_50, !ZD2_r_sync_rst,  , TC1L869,  ,  ,  ,  );


--TC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~7
TC1L813 = ( TC1_av_ld_byte1_data[3] & ( ((TC1_W_alu_result[11] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[3] & ( (TC1_W_alu_result[11] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--ZB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

ZB4_av_readdata_pre[17] = DFFEAS(WC1_readdata[17], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~20
TC1L611 = ( YD1_q_a[17] & ( (((UB2L2 & ZB4_av_readdata_pre[17])) # (UB3L2)) # (TC1L988) ) ) # ( !YD1_q_a[17] & ( ((UB2L2 & ZB4_av_readdata_pre[17])) # (TC1L988) ) );


--TC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

TC1_av_ld_byte1_data[2] = DFFEAS(TC1L877, CLOCK_50, !ZD2_r_sync_rst,  , TC1L869,  ,  ,  ,  );


--TC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~8
TC1L812 = ( TC1_av_ld_byte1_data[2] & ( ((TC1_W_alu_result[10] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[2] & ( (TC1_W_alu_result[10] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--TC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

TC1_av_ld_byte1_data[1] = DFFEAS(TC1L874, CLOCK_50, !ZD2_r_sync_rst,  , TC1L869,  ,  ,  ,  );


--TC1L811 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~9
TC1L811 = ( TC1_av_ld_byte1_data[1] & ( ((TC1_W_alu_result[9] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[1] & ( (TC1_W_alu_result[9] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--TC1L810 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~10
TC1L810 = ( TC1_av_ld_byte1_data[0] & ( ((TC1_W_alu_result[8] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[0] & ( (TC1_W_alu_result[8] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--TC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

TC1_av_ld_byte1_data[4] = DFFEAS(TC1L882, CLOCK_50, !ZD2_r_sync_rst,  , TC1L869,  ,  ,  ,  );


--TC1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~11
TC1L814 = ( TC1_av_ld_byte1_data[4] & ( ((TC1_W_alu_result[12] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[4] & ( (TC1_W_alu_result[12] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--ZB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

ZB4_av_readdata_pre[18] = DFFEAS(WC1_readdata[18], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~21
TC1L612 = ( ZB4_av_readdata_pre[18] & ( YD1_q_a[18] & ( ((!TC1L988 & ((UB3L2) # (UB2L2)))) # (TC1L985) ) ) ) # ( !ZB4_av_readdata_pre[18] & ( YD1_q_a[18] & ( ((!TC1L988 & UB3L2)) # (TC1L985) ) ) ) # ( ZB4_av_readdata_pre[18] & ( !YD1_q_a[18] & ( ((!TC1L988 & UB2L2)) # (TC1L985) ) ) ) # ( !ZB4_av_readdata_pre[18] & ( !YD1_q_a[18] & ( TC1L985 ) ) );


--TC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~14
TC1L447 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[15])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[17])));


--ZB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

ZB4_av_readdata_pre[19] = DFFEAS(WC1_readdata[19], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~22
TC1L613 = ( YD1_q_a[19] & ( ((!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[19]))) # (UB3L2) ) ) # ( !YD1_q_a[19] & ( (!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[19])) ) );


--TC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

TC1_av_ld_byte1_data[7] = DFFEAS(TC1L891, CLOCK_50, !ZD2_r_sync_rst,  , TC1L869,  ,  ,  ,  );


--TC1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~12
TC1L817 = ( TC1_av_ld_byte1_data[7] & ( ((TC1_W_alu_result[15] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[7] & ( (TC1_W_alu_result[15] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--ZB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

ZB4_av_readdata_pre[21] = DFFEAS(WC1_readdata[21], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~23
TC1L615 = ( YD1_q_a[21] & ( ((!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[21]))) # (UB3L2) ) ) # ( !YD1_q_a[21] & ( (!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[21])) ) );


--ZB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

ZB4_av_readdata_pre[20] = DFFEAS(WC1_readdata[20], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~24
TC1L614 = ( YD1_q_a[20] & ( ((!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[20]))) # (UB3L2) ) ) # ( !YD1_q_a[20] & ( (!TC1L276) # ((UB2L2 & ZB4_av_readdata_pre[20])) ) );


--TC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

TC1_av_ld_byte1_data[6] = DFFEAS(TC1L888, CLOCK_50, !ZD2_r_sync_rst,  , TC1L869,  ,  ,  ,  );


--TC1L816 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13
TC1L816 = ( TC1_av_ld_byte1_data[6] & ( ((TC1_W_alu_result[14] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[6] & ( (TC1_W_alu_result[14] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--TC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

TC1_av_ld_byte1_data[5] = DFFEAS(TC1L885, CLOCK_50, !ZD2_r_sync_rst,  , TC1L869,  ,  ,  ,  );


--TC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~14
TC1L815 = ( TC1_av_ld_byte1_data[5] & ( ((TC1_W_alu_result[13] & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[5] & ( (TC1_W_alu_result[13] & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) );


--ZB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

ZB4_av_readdata_pre[7] = DFFEAS(WC1_readdata[7], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~25
TC1L601 = ( YD1_q_a[7] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[7])) # (UB3L2))) ) ) # ( !YD1_q_a[7] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[7])) ) );


--TC1L432 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~15
TC1L432 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[0]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[2]));


--ZB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

ZB4_av_readdata_pre[6] = DFFEAS(WC1_readdata[6], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~26
TC1L600 = ( YD1_q_a[6] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[6])) # (UB3L2))) ) ) # ( !YD1_q_a[6] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[6])) ) );


--YB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1
YB2L3 = ( YB2_mem_used[0] & ( ((!ZB2_read_latency_shift_reg[0]) # ((ZB2L2 & ZB1L27))) # (YB2_mem_used[1]) ) ) # ( !YB2_mem_used[0] & ( (!YB2_mem_used[1] & (ZB2L2 & ZB1L27)) ) );


--AE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

AE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(AE1_altera_reset_synchronizer_int_chain[1], CLOCK_50, key0_d3,  ,  ,  ,  ,  ,  );


--key0_d3 is key0_d3
--register power-up is low

key0_d3 = DFFEAS(key0_d2, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1
YB3L3 = ( YB3_mem_used[0] & ( ((!ZB3_read_latency_shift_reg[0]) # ((ZB3L6 & TB1L6))) # (YB3_mem_used[1]) ) ) # ( !YB3_mem_used[0] & ( (!YB3_mem_used[1] & (ZB3L6 & TB1L6)) ) );


--YB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~2
YB6L3 = (YB6_mem_used[0] & ((!ZB6_read_latency_shift_reg[0]) # (YB6_mem_used[1])));


--YB6L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~3
YB6L4 = ( YB6L3 ) # ( !YB6L3 & ( (BC1L9 & (XB6L1 & (ZB6L6 & ZB6L9))) ) );


--YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
YB1L3 = ( ZB1L27 & ( (!YB1_mem_used[1] & (((!ZB1_read_latency_shift_reg[0] & YB1_mem_used[0])) # (TB1L7))) # (YB1_mem_used[1] & (((YB1_mem_used[0])))) ) ) # ( !ZB1L27 & ( (YB1_mem_used[0] & ((!ZB1_read_latency_shift_reg[0]) # (YB1_mem_used[1]))) ) );


--LC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
LC1L2 = (UB1L1 & (((!TB1L10 & !LC1_top_priority_reg[0])) # (LC1_top_priority_reg[1])));


--LC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
LC1L5 = ( WB1_packet_in_progress & ( WB1_saved_grant[1] & ( (YB4L16 & (((WB1_saved_grant[0] & TB1L10)) # (UB1L1))) ) ) ) # ( !WB1_packet_in_progress & ( WB1_saved_grant[1] & ( (!UB1L1 & (TB1L10 & ((!WB1_saved_grant[0]) # (YB4L16)))) # (UB1L1 & (((YB4L16)))) ) ) ) # ( WB1_packet_in_progress & ( !WB1_saved_grant[1] & ( (WB1_saved_grant[0] & (YB4L16 & TB1L10)) ) ) ) # ( !WB1_packet_in_progress & ( !WB1_saved_grant[1] & ( (!TB1L10 & (((UB1L1)))) # (TB1L10 & ((!WB1_saved_grant[0]) # ((YB4L16)))) ) ) );


--TC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

TC1_R_ctrl_exception = DFFEAS(TC1L208, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

TC1_R_ctrl_break = DFFEAS(TC1L205, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

TC1_R_ctrl_uncond_cti_non_br = DFFEAS(TC1L248, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

TC1_R_ctrl_br_uncond = DFFEAS(TC1L550, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
TC1L658 = (!TC1_R_ctrl_uncond_cti_non_br & (!TC1_R_ctrl_br_uncond & ((!TC1_W_cmp_result) # (!TC1_R_ctrl_br))));


--TC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~0
TC1L652 = ( TC1L658 & ( (!TC1_R_ctrl_exception & ((!TC1L42) # (TC1_R_ctrl_break))) ) ) # ( !TC1L658 & ( (!TC1_R_ctrl_exception & ((!TC1L98) # (TC1_R_ctrl_break))) ) );


--TC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
TC1L655 = (!TC1_R_ctrl_exception & TC1_R_ctrl_break);


--TC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
TC1L656 = (!TC1_R_ctrl_exception & !TC1_R_ctrl_break);


--TC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1
TC1L657 = (!TC1L658 & TC1L656);


--TC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1
TC1L649 = ((!TC1L657 & ((TC1L18))) # (TC1L657 & (TC1L74))) # (TC1L655);


--TC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~2
TC1L650 = (!TC1L655 & ((!TC1L657 & ((TC1L34))) # (TC1L657 & (TC1L90))));


--TC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~3
TC1L651 = (!TC1L655 & ((!TC1L657 & ((TC1L46))) # (TC1L657 & (TC1L102))));


--TC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~4
TC1L653 = ((!TC1L657 & ((TC1L38))) # (TC1L657 & (TC1L94))) # (TC1L655);


--TC1L987 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
TC1L987 = (!TC1_W_valid & (((UB3L2) # (UB2L2)) # (TC1_i_read)));


--DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
DC1L1 = ( TC1_F_pc[13] & ( (TC1_F_pc[12] & (TC1_F_pc[9] & (!TC1_F_pc[10] & !TC1_F_pc[11]))) ) );


--BC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
BC2L2 = ( WB2_saved_grant[1] & ( (!DC1L1 & (((!YB5_mem_used[1])))) # (DC1L1 & (YB4L16 & ((WB1_saved_grant[1])))) ) ) # ( !WB2_saved_grant[1] & ( (YB4L16 & (DC1L1 & WB1_saved_grant[1])) ) );


--BC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
BC2L3 = ( !UB3L2 & ( BC2L2 & ( (!UB2L2 & (((EB1_rst1 & !TC1_i_read)) # (BC2_read_accepted))) ) ) ) # ( !UB3L2 & ( !BC2L2 & ( (BC2_read_accepted & !UB2L2) ) ) );


--WC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
WC1L90 = ( !WC1_write & ( (TC1_d_write & (!BC1_write_accepted & (WB1_saved_grant[0] & !YB4_mem_used[1]))) ) );


--WC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~1
WC1L91 = ( WC1L90 & ( (!WB1_saved_grant[0] & (((UB1L1 & WB1_saved_grant[1])))) # (WB1_saved_grant[0] & (((UB1L1 & WB1_saved_grant[1])) # (TB1L10))) ) );


--WC1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~2
WC1L92 = ((LD1_waitrequest & WC1_write)) # (WC1L91);


--WB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46]
WB1_src_data[46] = (!TC1_W_alu_result[10] & (((WB1_saved_grant[1] & TC1_F_pc[8])))) # (TC1_W_alu_result[10] & (((WB1_saved_grant[1] & TC1_F_pc[8])) # (WB1_saved_grant[0])));


--ND1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
ND1L49 = (!ND1_ir[1] & (!ND1_ir[0] & ND1_enable_action_strobe));


--ND1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

ND1_jdo[17] = DFFEAS(PD1_sr[17], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

ND1_jdo[34] = DFFEAS(PD1_sr[34], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
LD1L107 = ( LD1L2 & ( (ND1L49 & (((!ND1_jdo[17]) # (!ND1_jdo[34])) # (ND1_jdo[35]))) ) ) # ( !LD1L2 & ( (!ND1_jdo[35] & (ND1L49 & (!ND1_jdo[17] & ND1_jdo[34]))) ) );


--WC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
WC1L55 = (!WC1_read & (((!YB4_mem_used[1] & XB4L1)))) # (WC1_read & (LD1_waitrequest));


--LD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
LD1L105 = ( LD1_avalon_ociram_readdata_ready & ( (LD1_waitrequest & (((!LD1L163 & WC1_read)) # (WC1_write))) ) ) # ( !LD1_avalon_ociram_readdata_ready & ( (LD1_waitrequest & (!WC1_write & (!LD1L163 & WC1_read))) ) );


--YB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
YB4L9 = ( YB4_mem_used[0] & ( ((!ZB4_read_latency_shift_reg[0]) # ((!LD1_waitrequest & XB4L1))) # (YB4_mem_used[1]) ) ) # ( !YB4_mem_used[0] & ( (!LD1_waitrequest & (!YB4_mem_used[1] & XB4L1)) ) );


--LC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1
LC2L2 = (UB1L2 & (((!TB1L11 & !LC2_top_priority_reg[0])) # (LC2_top_priority_reg[1])));


--LC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
LC2L5 = ( WB2_packet_in_progress & ( WB2_saved_grant[1] & ( (ZB5L3 & (((WB2_saved_grant[0] & TB1L11)) # (UB1L2))) ) ) ) # ( !WB2_packet_in_progress & ( WB2_saved_grant[1] & ( (!UB1L2 & (TB1L11 & ((!WB2_saved_grant[0]) # (ZB5L3)))) # (UB1L2 & (((ZB5L3)))) ) ) ) # ( WB2_packet_in_progress & ( !WB2_saved_grant[1] & ( (WB2_saved_grant[0] & (ZB5L3 & TB1L11)) ) ) ) # ( !WB2_packet_in_progress & ( !WB2_saved_grant[1] & ( (!TB1L11 & (((UB1L2)))) # (TB1L11 & ((!WB2_saved_grant[0]) # ((ZB5L3)))) ) ) );


--YB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2
YB5L9 = ( YB5_mem_used[0] & ( ((!ZB5_read_latency_shift_reg[0]) # ((EB1_rst1 & XB5L1))) # (YB5_mem_used[1]) ) ) # ( !YB5_mem_used[0] & ( (EB1_rst1 & (!YB5_mem_used[1] & XB5L1)) ) );


--ZB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[1]
--register power-up is low

ZB6_av_readdata_pre[1] = DFFEAS(Y1_readdata[1], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1]
--register power-up is low

ZB7_av_readdata_pre[1] = DFFEAS(U1_readdata[1], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]
HC1_src_data[1] = ( YD1_q_a[1] & ( HC1L9 & ( ((ZB2_read_latency_shift_reg[0] & (R1L1Q & DB1_ram_block1a1))) # (UB3L1) ) ) ) # ( !YD1_q_a[1] & ( HC1L9 & ( (ZB2_read_latency_shift_reg[0] & (R1L1Q & DB1_ram_block1a1)) ) ) ) # ( YD1_q_a[1] & ( !HC1L9 ) ) # ( !YD1_q_a[1] & ( !HC1L9 ) );


--TC1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]
--register power-up is low

TC1_W_ienable_reg[1] = DFFEAS(TC1_E_src1[1], CLOCK_50, !ZD2_r_sync_rst,  , TC1L793,  ,  ,  ,  );


--TC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~16
TC1L308 = ( TC1L354 & ( (!TC1_R_ctrl_shift_rot & (((TC1L114)) # (TC1_R_ctrl_logic))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[1])))) ) ) # ( !TC1L354 & ( (!TC1_R_ctrl_shift_rot & (!TC1_R_ctrl_logic & ((TC1L114)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[1])))) ) );


--ZB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[2]
--register power-up is low

ZB6_av_readdata_pre[2] = DFFEAS(Y1_readdata[2], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2]
--register power-up is low

ZB7_av_readdata_pre[2] = DFFEAS(U1_readdata[2], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]
HC1_src_data[2] = ( YD1_q_a[2] & ( HC1L12 & ( ((ZB2_read_latency_shift_reg[0] & (R1L1Q & DB1_ram_block1a2))) # (UB3L1) ) ) ) # ( !YD1_q_a[2] & ( HC1L12 & ( (ZB2_read_latency_shift_reg[0] & (R1L1Q & DB1_ram_block1a2)) ) ) ) # ( YD1_q_a[2] & ( !HC1L12 ) ) # ( !YD1_q_a[2] & ( !HC1L12 ) );


--ZB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[3]
--register power-up is low

ZB6_av_readdata_pre[3] = DFFEAS(Y1_readdata[3], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3]
--register power-up is low

ZB7_av_readdata_pre[3] = DFFEAS(U1_readdata[3], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]
HC1_src_data[3] = ( DB1_ram_block1a3 & ( HC1L15 & ( (!UB3L1 & (((ZB2_read_latency_shift_reg[0] & R1L1Q)))) # (UB3L1 & (((ZB2_read_latency_shift_reg[0] & R1L1Q)) # (YD1_q_a[3]))) ) ) ) # ( !DB1_ram_block1a3 & ( HC1L15 & ( (UB3L1 & YD1_q_a[3]) ) ) ) # ( DB1_ram_block1a3 & ( !HC1L15 ) ) # ( !DB1_ram_block1a3 & ( !HC1L15 ) );


--ZB7_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4]
--register power-up is low

ZB7_av_readdata_pre[4] = DFFEAS(U1_readdata[4], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]
--register power-up is low

ZB3_av_readdata_pre[28] = DFFEAS(ZB3L4, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]
HC1_src_data[4] = ( YD1_q_a[4] & ( HC1L18 & ( ((ZB2_read_latency_shift_reg[0] & (R1L1Q & DB1_ram_block1a4))) # (UB3L1) ) ) ) # ( !YD1_q_a[4] & ( HC1L18 & ( (ZB2_read_latency_shift_reg[0] & (R1L1Q & DB1_ram_block1a4)) ) ) ) # ( YD1_q_a[4] & ( !HC1L18 ) ) # ( !YD1_q_a[4] & ( !HC1L18 ) );


--ZB7_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5]
--register power-up is low

ZB7_av_readdata_pre[5] = DFFEAS(U1_readdata[5], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]
HC1_src_data[5] = ( HC1L20 & ( HC1L21 & ( (((UB3L1 & YD1_q_a[5])) # (HC1L27)) # (DB1_ram_block1a5) ) ) ) # ( !HC1L20 & ( HC1L21 ) ) # ( HC1L20 & ( !HC1L21 & ( ((UB3L1 & YD1_q_a[5])) # (HC1L27) ) ) ) # ( !HC1L20 & ( !HC1L21 ) );


--ZB7_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6]
--register power-up is low

ZB7_av_readdata_pre[6] = DFFEAS(U1_readdata[6], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]
HC1_src_data[6] = ( YD1_q_a[6] & ( HC1L24 & ( ((ZB2_read_latency_shift_reg[0] & (R1L1Q & DB1_ram_block1a6))) # (UB3L1) ) ) ) # ( !YD1_q_a[6] & ( HC1L24 & ( (ZB2_read_latency_shift_reg[0] & (R1L1Q & DB1_ram_block1a6)) ) ) ) # ( YD1_q_a[6] & ( !HC1L24 ) ) # ( !YD1_q_a[6] & ( !HC1L24 ) );


--ZB7_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7]
--register power-up is low

ZB7_av_readdata_pre[7] = DFFEAS(U1_readdata[7], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]
HC1_src_data[7] = ( YD1_q_a[7] & ( HC1L26 & ( ((ZB2_read_latency_shift_reg[0] & (R1L1Q & DB1_ram_block1a7))) # (UB3L1) ) ) ) # ( !YD1_q_a[7] & ( HC1L26 & ( (ZB2_read_latency_shift_reg[0] & (R1L1Q & DB1_ram_block1a7)) ) ) ) # ( YD1_q_a[7] & ( !HC1L26 ) ) # ( !YD1_q_a[7] & ( !HC1L26 ) );


--T1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

T1_r_val = DFFEAS(T1L84, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

EB1_r_ena1 = AMPP_FUNCTION(CLOCK_50, EB1L41, !ZD2_r_sync_rst);


--EB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
EB1L22 = AMPP_FUNCTION(!T1_r_val, !EB1_r_ena1);


--NB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

NB2_b_full = DFFEAS(NB2L7, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
EB1L96 = AMPP_FUNCTION(!A1L11, !EB1_tck_t_dav, !EB1_td_shift[10], !EB1_write_stalled);


--EB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
EB1L97 = AMPP_FUNCTION(!A1L4, !EB1_state, !EB1_count[1], !A1L8, !A1L13, !A1L3);


--EB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

EB1_rdata[0] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[0], !ZD2_r_sync_rst, EB1L22);


--EB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

EB1_td_shift[3] = AMPP_FUNCTION(A1L10, EB1L74, !A1L2, EB1L57);


--EB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
EB1L73 = AMPP_FUNCTION(!A1L4, !EB1_count[9], !A1L8, !EB1L71, !EB1_rdata[0], !EB1_td_shift[3]);


--EB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
EB1L41 = AMPP_FUNCTION(!EB1_rvalid0, !T1_r_val, !EB1_r_ena1);


--EB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

EB1_read_req = AMPP_FUNCTION(A1L10, EB1_td_shift[9], !A1L2, EB1L97);


--EB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

EB1_read1 = AMPP_FUNCTION(CLOCK_50, EB1_read, !ZD2_r_sync_rst);


--EB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

EB1_read2 = AMPP_FUNCTION(CLOCK_50, EB1_read1, !ZD2_r_sync_rst);


--EB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

EB1_rst2 = AMPP_FUNCTION(CLOCK_50, EB1_rst1, !ZD2_r_sync_rst);


--EB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
EB1L42 = AMPP_FUNCTION(!EB1_user_saw_rvalid, !EB1L41, !EB1_read_req, !EB1_read1, !EB1_read2, !EB1_rst2);


--ND1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
ND1_take_action_ocimem_a = ( ND1_jdo[34] & ( (!ND1_ir[1] & (!ND1_ir[0] & (ND1_enable_action_strobe & !ND1_jdo[35]))) ) );


--ND1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

ND1_jdo[25] = DFFEAS(PD1_sr[25], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

WC1_writedata[0] = DFFEAS(WB1L20, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

WC1_address[0] = DFFEAS(WB1_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

WC1_address[3] = DFFEAS(WB1_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

WC1_address[2] = DFFEAS(WB1_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

WC1_address[1] = DFFEAS(WB1_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

WC1_address[7] = DFFEAS(WB1_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

WC1_address[6] = DFFEAS(WB1_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

WC1_address[5] = DFFEAS(WB1_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

WC1_address[4] = DFFEAS(WB1_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
AD1L1 = ( !WC1_address[4] & ( (WC1_address[8] & (!WC1_address[7] & (!WC1_address[6] & !WC1_address[5]))) ) );


--AD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
AD1L2 = (!WC1_address[3] & (!WC1_address[2] & (!WC1_address[1] & AD1L1)));


--WC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

WC1_debugaccess = DFFEAS(WB1L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
LD1L160 = (WC1_write & WC1_debugaccess);


--AD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
AD1L13 = (!WC1_address[0] & (AD1L2 & LD1L160));


--DD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
DD1L10 = ( AD1L13 & ( (!DD1_monitor_ready & (WC1_writedata[0] & ((!ND1_take_action_ocimem_a) # (!ND1_jdo[25])))) # (DD1_monitor_ready & ((!ND1_take_action_ocimem_a) # ((!ND1_jdo[25])))) ) ) # ( !AD1L13 & ( (DD1_monitor_ready & ((!ND1_take_action_ocimem_a) # (!ND1_jdo[25]))) ) );


--PD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
PD1L59 = ( LD1_MonDReg[2] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[2])))) # (MD1L2 & (((PD1_sr[4])))) ) ) # ( !LD1_MonDReg[2] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[2])))) # (MD1L2 & (((PD1_sr[4])))) ) );


--ND1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

ND1_jdo[1] = DFFEAS(PD1_sr[1], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

ND1_jdo[4] = DFFEAS(PD1_sr[4], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

ND1_update_jdo_strobe = DFFEAS(ND1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

PD1_sr[36] = DFFEAS(PD1L61, A1L36,  ,  , PD1L53,  ,  ,  ,  );


--PD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

PD1_sr[37] = DFFEAS(PD1L62, A1L36,  ,  , PD1L53,  ,  ,  ,  );


--ND1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

ND1_jxuir = DFFEAS(ND1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

LD1_jtag_ram_wr = DFFEAS(LD1L112, CLOCK_50,  ,  , !ND1L50,  ,  ,  ,  );


--LD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1
LD1L161 = ( LD1_jtag_ram_wr & ( ((WC1_write & (!WC1_address[8] & WC1_debugaccess))) # (LD1_jtag_ram_access) ) ) # ( !LD1_jtag_ram_wr & ( (WC1_write & (!WC1_address[8] & (!LD1_jtag_ram_access & WC1_debugaccess))) ) );


--ZD2_r_early_rst is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_early_rst
--register power-up is low

ZD2_r_early_rst = DFFEAS(ZD2L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
LD1_ociram_reset_req = (!ZD2_r_early_rst) # (LD1_jtag_ram_access);


--LD1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
LD1L128 = (!LD1_jtag_ram_access & ((WC1_writedata[0]))) # (LD1_jtag_ram_access & (LD1_MonDReg[0]));


--LD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
LD1L115 = (!LD1_jtag_ram_access & ((WC1_address[0]))) # (LD1_jtag_ram_access & (LD1_MonAReg[2]));


--LD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
LD1L116 = (!LD1_jtag_ram_access & ((WC1_address[1]))) # (LD1_jtag_ram_access & (LD1_MonAReg[3]));


--LD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
LD1L117 = (!LD1_jtag_ram_access & ((WC1_address[2]))) # (LD1_jtag_ram_access & (LD1_MonAReg[4]));


--LD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
LD1L118 = (!LD1_jtag_ram_access & ((WC1_address[3]))) # (LD1_jtag_ram_access & (LD1_MonAReg[5]));


--LD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
LD1L119 = (!LD1_jtag_ram_access & ((WC1_address[4]))) # (LD1_jtag_ram_access & (LD1_MonAReg[6]));


--LD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
LD1L120 = (!LD1_jtag_ram_access & ((WC1_address[5]))) # (LD1_jtag_ram_access & (LD1_MonAReg[7]));


--LD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
LD1L121 = (!LD1_jtag_ram_access & ((WC1_address[6]))) # (LD1_jtag_ram_access & (LD1_MonAReg[8]));


--LD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
LD1L122 = (!LD1_jtag_ram_access & ((WC1_address[7]))) # (LD1_jtag_ram_access & (LD1_MonAReg[9]));


--WC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

WC1_byteenable[0] = DFFEAS(WB1_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
LD1L123 = (WC1_byteenable[0]) # (LD1_jtag_ram_access);


--LD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

LD1_jtag_ram_rd = DFFEAS(LD1L110, CLOCK_50,  ,  , !ND1_take_action_ocimem_b,  ,  ,  ,  );


--PD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

PD1_sr[35] = DFFEAS(PD1L63, A1L36,  ,  ,  ,  ,  ,  ,  );


--LD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

LD1_jtag_rd = DFFEAS(ND1L50, CLOCK_50,  ,  , !ND1_take_action_ocimem_b,  ,  ,  ,  );


--TC1_D_op_bret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_bret
TC1_D_op_bret = (TC1L547 & TC1L576);


--TC1L982 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
TC1L982 = ((TC1_hbreak_enabled & !TC1_D_op_bret)) # (TC1_R_ctrl_break);


--TC1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~2
TC1L849 = (!TC1_av_ld_aligning_data & (TC1L847 & ((!TC1L233)))) # (TC1_av_ld_aligning_data & (((!TC1L848))));


--TC1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
TC1L845 = (!TC1L847 & (!TC1_av_ld_align_cycle[1] $ (!TC1_av_ld_align_cycle[0])));


--TC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
TC1L844 = (!TC1L847 & !TC1_av_ld_align_cycle[0]);


--TC1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
TC1L193 = !TC1_E_shift_rot_cnt[4] $ (!TC1L542);


--TC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
TC1L194 = !TC1_E_shift_rot_cnt[3] $ ((((TC1_E_shift_rot_cnt[0]) # (TC1_E_shift_rot_cnt[1])) # (TC1_E_shift_rot_cnt[2])));


--TC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
TC1L195 = !TC1_E_shift_rot_cnt[2] $ (((TC1_E_shift_rot_cnt[0]) # (TC1_E_shift_rot_cnt[1])));


--TC1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
TC1L196 = !TC1_E_shift_rot_cnt[1] $ (TC1_E_shift_rot_cnt[0]);


--WC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

WC1_readdata[0] = DFFEAS(WC1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
X1L1 = (TC1_d_write & (!BC1_write_accepted & (WB2_saved_grant[0] & !YB5_mem_used[1])));


--X1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1
X1L2 = ( X1L1 & ( (!WB2_saved_grant[0] & (((!UB1L2) # (!WB2_saved_grant[1])))) # (WB2_saved_grant[0] & (!TB1L11 & ((!UB1L2) # (!WB2_saved_grant[1])))) ) ) # ( !X1L1 );


--WB2L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0
WB2L23 = (TC1_d_writedata[0] & WB2_saved_grant[0]);


--WB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38]
WB2_src_data[38] = (!TC1_W_alu_result[2] & (((TC1_F_pc[0] & WB2_saved_grant[1])))) # (TC1_W_alu_result[2] & (((TC1_F_pc[0] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--WB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39]
WB2_src_data[39] = (!TC1_W_alu_result[3] & (((TC1_F_pc[1] & WB2_saved_grant[1])))) # (TC1_W_alu_result[3] & (((TC1_F_pc[1] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--WB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40]
WB2_src_data[40] = (!TC1_W_alu_result[4] & (((WB2_saved_grant[1] & TC1_F_pc[2])))) # (TC1_W_alu_result[4] & (((WB2_saved_grant[1] & TC1_F_pc[2])) # (WB2_saved_grant[0])));


--WB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41]
WB2_src_data[41] = (!TC1_W_alu_result[5] & (((WB2_saved_grant[1] & TC1_F_pc[3])))) # (TC1_W_alu_result[5] & (((WB2_saved_grant[1] & TC1_F_pc[3])) # (WB2_saved_grant[0])));


--WB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42]
WB2_src_data[42] = (!TC1_W_alu_result[6] & (((WB2_saved_grant[1] & TC1_F_pc[4])))) # (TC1_W_alu_result[6] & (((WB2_saved_grant[1] & TC1_F_pc[4])) # (WB2_saved_grant[0])));


--WB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43]
WB2_src_data[43] = (!TC1_W_alu_result[7] & (((WB2_saved_grant[1] & TC1_F_pc[5])))) # (TC1_W_alu_result[7] & (((WB2_saved_grant[1] & TC1_F_pc[5])) # (WB2_saved_grant[0])));


--WB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44]
WB2_src_data[44] = (!TC1_W_alu_result[8] & (((WB2_saved_grant[1] & TC1_F_pc[6])))) # (TC1_W_alu_result[8] & (((WB2_saved_grant[1] & TC1_F_pc[6])) # (WB2_saved_grant[0])));


--WB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45]
WB2_src_data[45] = (!TC1_W_alu_result[9] & (((WB2_saved_grant[1] & TC1_F_pc[7])))) # (TC1_W_alu_result[9] & (((WB2_saved_grant[1] & TC1_F_pc[7])) # (WB2_saved_grant[0])));


--WB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46]
WB2_src_data[46] = (!TC1_W_alu_result[10] & (((WB2_saved_grant[1] & TC1_F_pc[8])))) # (TC1_W_alu_result[10] & (((WB2_saved_grant[1] & TC1_F_pc[8])) # (WB2_saved_grant[0])));


--WB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47]
WB2_src_data[47] = (!TC1_W_alu_result[11] & (((TC1_F_pc[9] & WB2_saved_grant[1])))) # (TC1_W_alu_result[11] & (((TC1_F_pc[9] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--WB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[48]
WB2_src_data[48] = (!TC1_W_alu_result[12] & (((TC1_F_pc[10] & WB2_saved_grant[1])))) # (TC1_W_alu_result[12] & (((TC1_F_pc[10] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--WB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[49]
WB2_src_data[49] = (!TC1_W_alu_result[13] & (((TC1_F_pc[11] & WB2_saved_grant[1])))) # (TC1_W_alu_result[13] & (((TC1_F_pc[11] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--TC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

TC1_d_byteenable[0] = DFFEAS(TC1L388, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[32]
WB2_src_data[32] = ((WB2_saved_grant[0] & TC1_d_byteenable[0])) # (WB2_saved_grant[1]);


--T1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

T1_ien_AF = DFFEAS(TC1_d_writedata[0], CLOCK_50, !ZD2_r_sync_rst,  , T1L79,  ,  ,  ,  );


--T1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

T1_read_0 = DFFEAS(T1L75, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_readdata[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[0]
--register power-up is low

Y1_readdata[0] = DFFEAS(Y1L21, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1L2 is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_1~22
R1L2 = ( TC1_d_byteenable[0] & ( (!CC1L10 & (!CC1L12 & (XB2L1 & AE1_altera_reset_synchronizer_int_chain_out))) ) );


--U1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0]
U1_readdata[0] = (U1_data_out[0] & (!TC1_W_alu_result[3] & !TC1_W_alu_result[2]));


--TC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
TC1L660 = (!TC1_W_alu_result[1] & (TC1_W_alu_result[0] & (!TC1_av_ld_align_cycle[1] & !TC1_av_ld_align_cycle[0]))) # (TC1_W_alu_result[1] & ((!TC1_av_ld_align_cycle[1]) # ((TC1_W_alu_result[0] & !TC1_av_ld_align_cycle[0]))));


--ZB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

ZB1_av_readdata_pre[8] = DFFEAS(T1L65, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1L3Q is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_2~21
--register power-up is low

R1L3Q = DFFEAS(VCC, CLOCK_50, AE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--TC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~0
TC1L870 = (ZB2_read_latency_shift_reg[0] & R1L3Q);


--TC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

TC1_R_ctrl_ld_signed = DFFEAS(TC1L224, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
TC1L840 = ( TC1_R_ctrl_ld_signed & ( (!TC1_D_iw[4] & ((!TC1L231 & (TC1_av_ld_byte0_data[7])) # (TC1L231 & ((TC1_av_ld_byte1_data[7]))))) # (TC1_D_iw[4] & (TC1_av_ld_byte0_data[7])) ) );


--TC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

TC1_av_ld_byte2_data[0] = DFFEAS(TC1L904, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1
TC1L871 = ( TC1L872 & ( TC1L873 ) ) # ( !TC1L872 & ( TC1L873 & ( (((UB3L1 & YD1_q_a[8])) # (DB2_ram_block1a0)) # (TC1_av_ld_aligning_data) ) ) ) # ( TC1L872 & ( !TC1L873 & ( !TC1_av_ld_aligning_data ) ) ) # ( !TC1L872 & ( !TC1L873 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[8])) ) ) );


--TC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
TC1L869 = ((!TC1L231) # (TC1L859)) # (TC1_D_iw[4]);


--TC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
TC1L733 = ( !TC1_R_ctrl_force_src2_zero & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1L737 & ((TC1_D_iw[7]))) # (TC1L737 & (YC2_q_b[1])))) ) );


--TC1L492 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]~0
TC1L492 = (TC1L714) # (TC1L713);


--TC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~0
TC1L723 = ( YC2_q_b[24] & ( (!TC1_R_ctrl_hi_imm16 & (((!TC1_R_src2_use_imm) # (TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[14])) ) ) # ( !YC2_q_b[24] & ( (!TC1_R_ctrl_hi_imm16 & (((TC1_R_src2_use_imm & TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[14])) ) );


--TC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

TC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(TC1L249, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
TC1L731 = (TC1_R_ctrl_unsigned_lo_imm16) # (TC1_R_ctrl_force_src2_zero);


--TC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~2
TC1L720 = ( YC2_q_b[21] & ( (!TC1_R_ctrl_hi_imm16 & (((!TC1_R_src2_use_imm) # (TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[11])) ) ) # ( !YC2_q_b[21] & ( (!TC1_R_ctrl_hi_imm16 & (((TC1_R_src2_use_imm & TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[11])) ) );


--TC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~3
TC1L719 = ( YC2_q_b[20] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[10])))) ) ) # ( !YC2_q_b[20] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_R_src2_use_imm & ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[10])))) ) );


--TC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~4
TC1L718 = ( YC2_q_b[19] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[9])))) ) ) # ( !YC2_q_b[19] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_R_src2_use_imm & ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[9])))) ) );


--TC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~5
TC1L717 = ( YC2_q_b[18] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[8])))) ) ) # ( !YC2_q_b[18] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_R_src2_use_imm & ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[8])))) ) );


--TC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~6
TC1L716 = ( YC2_q_b[17] & ( (!TC1_R_ctrl_hi_imm16 & (((!TC1_R_src2_use_imm) # (TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[7])) ) ) # ( !YC2_q_b[17] & ( (!TC1_R_ctrl_hi_imm16 & (((TC1_R_src2_use_imm & TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[7])) ) );


--TC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~7
TC1L715 = ( YC2_q_b[16] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[6])))) ) ) # ( !YC2_q_b[16] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_R_src2_use_imm & ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[6])))) ) );


--TC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~8
TC1L722 = ( YC2_q_b[23] & ( (!TC1_R_ctrl_hi_imm16 & (((!TC1_R_src2_use_imm) # (TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[13])) ) ) # ( !YC2_q_b[23] & ( (!TC1_R_ctrl_hi_imm16 & (((TC1_R_src2_use_imm & TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[13])) ) );


--TC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~9
TC1L721 = ( YC2_q_b[22] & ( (!TC1_R_ctrl_hi_imm16 & (((!TC1_R_src2_use_imm) # (TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[12])) ) ) # ( !YC2_q_b[22] & ( (!TC1_R_ctrl_hi_imm16 & (((TC1_R_src2_use_imm & TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[12])) ) );


--TC1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~10
TC1L725 = ( YC2_q_b[26] & ( (!TC1_R_ctrl_hi_imm16 & (((!TC1_R_src2_use_imm) # (TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[16])) ) ) # ( !YC2_q_b[26] & ( (!TC1_R_ctrl_hi_imm16 & (((TC1_R_src2_use_imm & TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[16])) ) );


--TC1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~11
TC1L724 = ( YC2_q_b[25] & ( (!TC1_R_ctrl_hi_imm16 & (((!TC1_R_src2_use_imm) # (TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[15])) ) ) # ( !YC2_q_b[25] & ( (!TC1_R_ctrl_hi_imm16 & (((TC1_R_src2_use_imm & TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[15])) ) );


--TC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~12
TC1L727 = ( YC2_q_b[28] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[18])))) ) ) # ( !YC2_q_b[28] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_R_src2_use_imm & ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[18])))) ) );


--TC1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~13
TC1L726 = ( YC2_q_b[27] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[17])))) ) ) # ( !YC2_q_b[27] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_R_src2_use_imm & ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[17])))) ) );


--TC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
TC1L732 = ( TC1_D_iw[6] & ( (!TC1_R_ctrl_hi_imm16 & (!TC1_R_ctrl_force_src2_zero & ((!TC1L737) # (YC2_q_b[0])))) ) ) # ( !TC1_D_iw[6] & ( (YC2_q_b[0] & (TC1L737 & (!TC1_R_ctrl_hi_imm16 & !TC1_R_ctrl_force_src2_zero))) ) );


--TC1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~14
TC1L730 = ( YC2_q_b[31] & ( (!TC1L731 & (((!TC1_R_src2_use_imm & !TC1_R_ctrl_hi_imm16)) # (TC1_D_iw[21]))) ) ) # ( !YC2_q_b[31] & ( (TC1_D_iw[21] & (!TC1L731 & ((TC1_R_ctrl_hi_imm16) # (TC1_R_src2_use_imm)))) ) );


--TC1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~15
TC1L729 = ( YC2_q_b[30] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[20])))) ) ) # ( !YC2_q_b[30] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_R_src2_use_imm & (TC1_D_iw[21]))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[20])))) ) );


--TC1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~16
TC1L728 = ( YC2_q_b[29] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[19])))) ) ) # ( !YC2_q_b[29] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_R_src2_use_imm & ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[19])))) ) );


--TC1_D_op_eret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_eret
TC1_D_op_eret = (TC1L547 & TC1L575);


--TC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

TC1_R_ctrl_wrctl_inst = DFFEAS(TC1_D_op_wrctl, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
TC1L836 = (!TC1L591 & (((TC1_W_status_reg_pie)))) # (TC1L591 & ((!TC1_R_ctrl_wrctl_inst & ((TC1_W_status_reg_pie))) # (TC1_R_ctrl_wrctl_inst & (TC1_E_src1[0]))));


--TC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
TC1L837 = ( TC1L656 & ( TC1L836 & ( (!TC1_D_op_eret & (((!TC1_D_op_bret) # (TC1_W_bstatus_reg)))) # (TC1_D_op_eret & (TC1_W_estatus_reg)) ) ) ) # ( TC1L656 & ( !TC1L836 & ( (!TC1_D_op_eret & (((TC1_W_bstatus_reg & TC1_D_op_bret)))) # (TC1_D_op_eret & (TC1_W_estatus_reg)) ) ) );


--TC1L789 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
TC1L789 = (!TC1L592 & (((TC1_W_estatus_reg)))) # (TC1L592 & ((!TC1_R_ctrl_wrctl_inst & ((TC1_W_estatus_reg))) # (TC1_R_ctrl_wrctl_inst & (TC1_E_src1[0]))));


--TC1L793 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0
TC1L793 = (TC1_E_valid_from_R & (TC1_D_iw[6] & (TC1L593 & TC1_R_ctrl_wrctl_inst)));


--AD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

AD1_oci_ienable[0] = DFFEAS(AD1L5, CLOCK_50, !ZD2_r_sync_rst,  , AD1L12,  ,  ,  ,  );


--Y1_irq_mask[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[0]
--register power-up is low

Y1_irq_mask[0] = DFFEAS(TC1_d_writedata[0], CLOCK_50, !ZD2_r_sync_rst,  , Y1L1,  ,  ,  ,  );


--Y1_edge_capture[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[0]
--register power-up is low

Y1_edge_capture[0] = DFFEAS(Y1L13, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_irq_mask[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[1]
--register power-up is low

Y1_irq_mask[1] = DFFEAS(TC1_d_writedata[1], CLOCK_50, !ZD2_r_sync_rst,  , Y1L1,  ,  ,  ,  );


--Y1_edge_capture[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[1]
--register power-up is low

Y1_edge_capture[1] = DFFEAS(Y1L15, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L797 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0
TC1L797 = ( Y1_irq_mask[1] & ( Y1_edge_capture[1] & ( (TC1_W_ienable_reg[0] & !AD1_oci_ienable[0]) ) ) ) # ( !Y1_irq_mask[1] & ( Y1_edge_capture[1] & ( (TC1_W_ienable_reg[0] & (!AD1_oci_ienable[0] & (Y1_irq_mask[0] & Y1_edge_capture[0]))) ) ) ) # ( Y1_irq_mask[1] & ( !Y1_edge_capture[1] & ( (TC1_W_ienable_reg[0] & (!AD1_oci_ienable[0] & (Y1_irq_mask[0] & Y1_edge_capture[0]))) ) ) ) # ( !Y1_irq_mask[1] & ( !Y1_edge_capture[1] & ( (TC1_W_ienable_reg[0] & (!AD1_oci_ienable[0] & (Y1_irq_mask[0] & Y1_edge_capture[0]))) ) ) );


--TC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

TC1_R_ctrl_shift_logical = DFFEAS(TC1L239, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

TC1_R_ctrl_rot_right = DFFEAS(TC1_R_ctrl_rot_right_nxt, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L397 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
TC1L397 = (!TC1_R_ctrl_shift_logical & ((!TC1_R_ctrl_rot_right & ((TC1_E_shift_rot_result[31]))) # (TC1_R_ctrl_rot_right & (TC1_E_shift_rot_result[0]))));


--TC1L431 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~16
TC1L431 = (!TC1_R_ctrl_shift_rot_right & ((TC1L397))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[1]));


--AD1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]
--register power-up is low

AD1_oci_ienable[1] = DFFEAS(AD1L7, CLOCK_50, !ZD2_r_sync_rst,  , AD1L12,  ,  ,  ,  );


--T1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

T1_fifo_AE = DFFEAS(T1L58, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

T1_ien_AE = DFFEAS(TC1_d_writedata[1], CLOCK_50, !ZD2_r_sync_rst,  , T1L79,  ,  ,  ,  );


--T1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
T1_av_readdata[9] = (T1_fifo_AE & T1_ien_AE);


--T1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

T1_pause_irq = DFFEAS(T1L82, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

T1_fifo_AF = DFFEAS(T1L60, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
T1L65 = (T1_ien_AF & ((T1_fifo_AF) # (T1_pause_irq)));


--TC1L798 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~1
TC1L798 = (TC1_W_ienable_reg[1] & (!AD1_oci_ienable[1] & ((T1L65) # (T1_av_readdata[9]))));


--WB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1
WB2L24 = (WB2_saved_grant[0] & TC1_d_writedata[22]);


--TC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

TC1_d_byteenable[2] = DFFEAS(TC1L386, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34]
WB2_src_data[34] = ((WB2_saved_grant[0] & TC1_d_byteenable[2])) # (WB2_saved_grant[1]);


--TC1L984 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
TC1L984 = (!TC1_hbreak_pending & ((TC1L985))) # (TC1_hbreak_pending & (!TC1_hbreak_enabled));


--ND1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

ND1_jdo[21] = DFFEAS(PD1_sr[21], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

ND1_jdo[20] = DFFEAS(PD1_sr[20], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--DD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

DD1_break_on_reset = DFFEAS(DD1L2, CLOCK_50,  ,  , ND1_take_action_ocimem_a,  ,  ,  ,  );


--RD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

RD1_dreg[0] = DFFEAS(RD1_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--DD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
DD1L4 = ( DD1_break_on_reset & ( RD1_dreg[0] & ( (!ND1_take_action_ocimem_a) # (((DD1_jtag_break & !ND1_jdo[20])) # (ND1_jdo[21])) ) ) ) # ( !DD1_break_on_reset & ( RD1_dreg[0] & ( (ND1_take_action_ocimem_a & (((DD1_jtag_break & !ND1_jdo[20])) # (ND1_jdo[21]))) ) ) ) # ( DD1_break_on_reset & ( !RD1_dreg[0] & ( (!ND1_take_action_ocimem_a & (DD1_jtag_break)) # (ND1_take_action_ocimem_a & (((DD1_jtag_break & !ND1_jdo[20])) # (ND1_jdo[21]))) ) ) ) # ( !DD1_break_on_reset & ( !RD1_dreg[0] & ( (!ND1_take_action_ocimem_a & (DD1_jtag_break)) # (ND1_take_action_ocimem_a & (((DD1_jtag_break & !ND1_jdo[20])) # (ND1_jdo[21]))) ) ) );


--AD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

AD1_oci_single_step_mode = DFFEAS(AD1L11, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L990 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
TC1L990 = (AD1_oci_single_step_mode & (((TC1_wait_for_one_post_bret_inst & !TC1L659)) # (TC1_hbreak_enabled)));


--WB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2
WB2L25 = (WB2_saved_grant[0] & TC1_d_writedata[23]);


--TC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

TC1_d_writedata[24] = DFFEAS(TC1L532, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3
WB2L26 = (WB2_saved_grant[0] & TC1_d_writedata[24]);


--TC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

TC1_d_byteenable[3] = DFFEAS(TC1L387, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35]
WB2_src_data[35] = ((WB2_saved_grant[0] & TC1_d_byteenable[3])) # (WB2_saved_grant[1]);


--TC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

TC1_d_writedata[25] = DFFEAS(TC1L533, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4
WB2L27 = (WB2_saved_grant[0] & TC1_d_writedata[25]);


--TC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

TC1_d_writedata[26] = DFFEAS(TC1L534, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5
WB2L28 = (WB2_saved_grant[0] & TC1_d_writedata[26]);


--ZD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[0] = DFFEAS(AE3_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6
WB2L29 = (WB2_saved_grant[0] & TC1_d_writedata[11]);


--TC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

TC1_d_byteenable[1] = DFFEAS(TC1L385, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[33]
WB2_src_data[33] = ((WB2_saved_grant[0] & TC1_d_byteenable[1])) # (WB2_saved_grant[1]);


--WB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7
WB2L30 = (WB2_saved_grant[0] & TC1_d_writedata[12]);


--WB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8
WB2L31 = (WB2_saved_grant[0] & TC1_d_writedata[13]);


--WB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9
WB2L32 = (WB2_saved_grant[0] & TC1_d_writedata[14]);


--WB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10
WB2L33 = (WB2_saved_grant[0] & TC1_d_writedata[15]);


--WB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11
WB2L34 = (WB2_saved_grant[0] & TC1_d_writedata[16]);


--WC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

WC1_readdata[1] = DFFEAS(WC1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12
WB2L35 = (TC1_d_writedata[1] & WB2_saved_grant[0]);


--WB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13
WB2L36 = (TC1_d_writedata[2] & WB2_saved_grant[0]);


--WB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14
WB2L37 = (TC1_d_writedata[3] & WB2_saved_grant[0]);


--WB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15
WB2L38 = (TC1_d_writedata[4] & WB2_saved_grant[0]);


--WB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~16
WB2L39 = (TC1_d_writedata[5] & WB2_saved_grant[0]);


--WB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~17
WB2L40 = (WB2_saved_grant[0] & TC1_d_writedata[9]);


--TC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~5
TC1L654 = ((!TC1L657 & ((TC1L2))) # (TC1L657 & (TC1L58))) # (TC1L655);


--ZB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

ZB4_av_readdata_pre[27] = DFFEAS(WC1_readdata[27], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
TC1L621 = ( YD1_q_a[27] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[27])) # (UB3L2))) ) ) # ( !YD1_q_a[27] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[27])) ) );


--ZB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

ZB4_av_readdata_pre[28] = DFFEAS(WC1_readdata[28], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
TC1L622 = ( YD1_q_a[28] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[28])) # (UB3L2))) ) ) # ( !YD1_q_a[28] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[28])) ) );


--ZB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

ZB4_av_readdata_pre[29] = DFFEAS(WC1_readdata[29], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
TC1L623 = ( YD1_q_a[29] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[29])) # (UB3L2))) ) ) # ( !YD1_q_a[29] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[29])) ) );


--ZB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

ZB4_av_readdata_pre[30] = DFFEAS(WC1_readdata[30], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
TC1L624 = ( YD1_q_a[30] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[30])) # (UB3L2))) ) ) # ( !YD1_q_a[30] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[30])) ) );


--ZB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

ZB4_av_readdata_pre[31] = DFFEAS(WC1_readdata[31], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
TC1L625 = ( YD1_q_a[31] & ( (!TC1L988 & (((UB2L2 & ZB4_av_readdata_pre[31])) # (UB3L2))) ) ) # ( !YD1_q_a[31] & ( (!TC1L988 & (UB2L2 & ZB4_av_readdata_pre[31])) ) );


--WB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~18
WB2L41 = (WB2_saved_grant[0] & TC1_d_writedata[10]);


--WB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~19
WB2L42 = (WB2_saved_grant[0] & TC1_d_writedata[8]);


--TC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~6
TC1L643 = (!TC1L655 & ((!TC1L657 & ((TC1L6))) # (TC1L657 & (TC1L62))));


--TC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~7
TC1L644 = (!TC1L655 & ((!TC1L657 & ((TC1L10))) # (TC1L657 & (TC1L66))));


--TC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~8
TC1L645 = (!TC1L655 & ((!TC1L657 & ((TC1L14))) # (TC1L657 & (TC1L70))));


--TC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

TC1_av_ld_byte2_data[3] = DFFEAS(TC1L913, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~2
TC1L880 = ( DB2_ram_block1a3 & ( TC1L881 ) ) # ( !DB2_ram_block1a3 & ( TC1L881 ) ) # ( DB2_ram_block1a3 & ( !TC1L881 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & YD1_q_a[11])) # (TC1L870))) ) ) ) # ( !DB2_ram_block1a3 & ( !TC1L881 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[11])) ) ) );


--WB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~20
WB2L43 = (WB2_saved_grant[0] & TC1_d_writedata[17]);


--ZB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

ZB1_av_readdata_pre[10] = DFFEAS(T1_ac, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

TC1_av_ld_byte2_data[2] = DFFEAS(TC1L910, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~3
TC1L877 = ( DB2_ram_block1a2 & ( TC1L879 ) ) # ( !DB2_ram_block1a2 & ( TC1L879 ) ) # ( DB2_ram_block1a2 & ( !TC1L879 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & YD1_q_a[10])) # (TC1L870))) ) ) ) # ( !DB2_ram_block1a2 & ( !TC1L879 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[10])) ) ) );


--TC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~9
TC1L648 = (!TC1L655 & ((!TC1L657 & ((TC1L22))) # (TC1L657 & (TC1L78))));


--ZB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

ZB1_av_readdata_pre[9] = DFFEAS(T1_av_readdata[9], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

TC1_av_ld_byte2_data[1] = DFFEAS(TC1L907, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~4
TC1L874 = ( DB2_ram_block1a1 & ( TC1L876 ) ) # ( !DB2_ram_block1a1 & ( TC1L876 ) ) # ( DB2_ram_block1a1 & ( !TC1L876 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & YD1_q_a[9])) # (TC1L870))) ) ) ) # ( !DB2_ram_block1a1 & ( !TC1L876 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[9])) ) ) );


--TC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~10
TC1L647 = (!TC1L655 & ((!TC1L657 & ((TC1L26))) # (TC1L657 & (TC1L82))));


--TC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~11
TC1L646 = (!TC1L655 & ((!TC1L657 & ((TC1L30))) # (TC1L657 & (TC1L86))));


--ZB3_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[12]
--register power-up is low

ZB3_av_readdata_pre[12] = DFFEAS(VCC, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
HC1L28 = (ZB3_read_latency_shift_reg[0] & ZB3_av_readdata_pre[12]);


--ZB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

ZB1_av_readdata_pre[12] = DFFEAS(NB2_b_non_empty, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

TC1_av_ld_byte2_data[4] = DFFEAS(TC1L916, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~5
TC1L882 = ( DB2_ram_block1a4 & ( TC1L884 ) ) # ( !DB2_ram_block1a4 & ( TC1L884 ) ) # ( DB2_ram_block1a4 & ( !TC1L884 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & YD1_q_a[12])) # (TC1L870))) ) ) ) # ( !DB2_ram_block1a4 & ( !TC1L884 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[12])) ) ) );


--WB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~21
WB2L44 = (WB2_saved_grant[0] & TC1_d_writedata[18]);


--TC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~17
TC1L448 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[16])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[18])));


--WB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~22
WB2L45 = (WB2_saved_grant[0] & TC1_d_writedata[19]);


--ZB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

ZB1_av_readdata_pre[15] = DFFEAS(T1_rvalid, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

TC1_av_ld_byte2_data[7] = DFFEAS(TC1L925, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~6
TC1L891 = ( DB2_ram_block1a7 & ( TC1L893 ) ) # ( !DB2_ram_block1a7 & ( TC1L893 ) ) # ( DB2_ram_block1a7 & ( !TC1L893 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & YD1_q_a[15])) # (TC1L870))) ) ) ) # ( !DB2_ram_block1a7 & ( !TC1L893 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[15])) ) ) );


--WB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~23
WB2L46 = (WB2_saved_grant[0] & TC1_d_writedata[21]);


--WB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~24
WB2L47 = (WB2_saved_grant[0] & TC1_d_writedata[20]);


--ZB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

ZB1_av_readdata_pre[14] = DFFEAS(T1_woverflow, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

TC1_av_ld_byte2_data[6] = DFFEAS(TC1L922, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~7
TC1L888 = ( DB2_ram_block1a6 & ( TC1L890 ) ) # ( !DB2_ram_block1a6 & ( TC1L890 ) ) # ( DB2_ram_block1a6 & ( !TC1L890 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & YD1_q_a[14])) # (TC1L870))) ) ) ) # ( !DB2_ram_block1a6 & ( !TC1L890 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[14])) ) ) );


--ZB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

ZB1_av_readdata_pre[13] = DFFEAS(ZB1L15, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

TC1_av_ld_byte2_data[5] = DFFEAS(TC1L919, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~8
TC1L885 = ( TC1L886 & ( TC1L887 ) ) # ( !TC1L886 & ( TC1L887 & ( (((UB3L1 & YD1_q_a[13])) # (DB2_ram_block1a5)) # (TC1_av_ld_aligning_data) ) ) ) # ( TC1L886 & ( !TC1L887 & ( !TC1_av_ld_aligning_data ) ) ) # ( !TC1L886 & ( !TC1L887 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[13])) ) ) );


--TC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~12
TC1L642 = (!TC1L655 & ((!TC1L657 & ((TC1L50))) # (TC1L657 & (TC1L106))));


--WB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~25
WB2L48 = (TC1_d_writedata[7] & WB2_saved_grant[0]);


--TC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~13
TC1L641 = (!TC1L655 & ((!TC1L657 & ((TC1L54))) # (TC1L657 & (TC1L110))));


--WB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~26
WB2L49 = (TC1_d_writedata[6] & WB2_saved_grant[0]);


--AE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

AE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, key0_d3,  ,  ,  ,  ,  ,  );


--key0_d2 is key0_d2
--register power-up is low

key0_d2 = DFFEAS(key0_d1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
TC1L208 = (!TC1L206) # ((TC1L547 & ((TC1L209) # (TC1L219))));


--TC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
TC1L205 = ( TC1_D_iw[16] & ( TC1L547 & ( (!TC1_D_iw[12] & (TC1_D_iw[13] & (!TC1_D_iw[14] & TC1_D_iw[15]))) ) ) );


--TC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
TC1L247 = (TC1L547 & (((TC1L574) # (TC1L573)) # (TC1L572)));


--TC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
TC1L248 = (((TC1L223) # (TC1L247)) # (TC1_D_op_bret)) # (TC1_D_op_eret);


--PD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

PD1_sr[34] = DFFEAS(PD1L65, A1L36,  ,  , PD1L31,  ,  ,  ,  );


--Y1_readdata[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[1]
--register power-up is low

Y1_readdata[1] = DFFEAS(Y1L23, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1]
U1_readdata[1] = (U1_data_out[1] & (!TC1_W_alu_result[3] & !TC1_W_alu_result[2]));


--Y1_readdata[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[2]
--register power-up is low

Y1_readdata[2] = DFFEAS(Y1L24, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2]
U1_readdata[2] = (U1_data_out[2] & (!TC1_W_alu_result[3] & !TC1_W_alu_result[2]));


--Y1_readdata[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[3]
--register power-up is low

Y1_readdata[3] = DFFEAS(Y1L25, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3]
U1_readdata[3] = (U1_data_out[3] & (!TC1_W_alu_result[3] & !TC1_W_alu_result[2]));


--U1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4]
U1_readdata[4] = (U1_data_out[4] & (!TC1_W_alu_result[3] & !TC1_W_alu_result[2]));


--U1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5]
U1_readdata[5] = (U1_data_out[5] & (!TC1_W_alu_result[3] & !TC1_W_alu_result[2]));


--U1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6]
U1_readdata[6] = (U1_data_out[6] & (!TC1_W_alu_result[3] & !TC1_W_alu_result[2]));


--U1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7]
U1_readdata[7] = (U1_data_out[7] & (!TC1_W_alu_result[3] & !TC1_W_alu_result[2]));


--T1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

T1_fifo_wr = DFFEAS(T1L77, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

NB1_b_non_empty = DFFEAS(NB1L8, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
T1L84 = (!EB1_rvalid0 & (NB1_b_non_empty & ((!T1_r_val) # (!EB1_r_ena1))));


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, CLOCK_50, !ZD2_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, CLOCK_50, !ZD2_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, CLOCK_50, !ZD2_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, CLOCK_50, !ZD2_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, CLOCK_50, !ZD2_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, CLOCK_50, !ZD2_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, CLOCK_50, !ZD2_r_sync_rst,  , T1L84,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, CLOCK_50, !ZD2_r_sync_rst,  , T1L84,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, CLOCK_50, !ZD2_r_sync_rst,  , T1L84,  ,  ,  ,  );


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, CLOCK_50, !ZD2_r_sync_rst,  , T1L84,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, CLOCK_50, !ZD2_r_sync_rst,  , T1L84,  ,  ,  ,  );


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, CLOCK_50, !ZD2_r_sync_rst,  , T1L84,  ,  ,  ,  );


--NB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

NB2_b_non_empty = DFFEAS(NB2L9, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
T1L73 = (!TC1_W_alu_result[2] & !T1_av_waitrequest);


--RB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

RB2_counter_reg_bit[1] = DFFEAS(RB2_counter_comb_bita1, CLOCK_50, !ZD2_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

RB2_counter_reg_bit[0] = DFFEAS(RB2_counter_comb_bita0, CLOCK_50, !ZD2_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--EB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

EB1L50Q = AMPP_FUNCTION(CLOCK_50, EB1L49, !ZD2_r_sync_rst);


--RB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

RB2_counter_reg_bit[5] = DFFEAS(RB2_counter_comb_bita5, CLOCK_50, !ZD2_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

RB2_counter_reg_bit[4] = DFFEAS(RB2_counter_comb_bita4, CLOCK_50, !ZD2_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

RB2_counter_reg_bit[3] = DFFEAS(RB2_counter_comb_bita3, CLOCK_50, !ZD2_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

RB2_counter_reg_bit[2] = DFFEAS(RB2_counter_comb_bita2, CLOCK_50, !ZD2_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--NB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
NB2L5 = ( RB2_counter_reg_bit[2] & ( (NB2_b_non_empty & (RB2_counter_reg_bit[5] & (RB2_counter_reg_bit[4] & RB2_counter_reg_bit[3]))) ) );


--NB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
NB2L6 = ( NB2L5 & ( (!NB2_b_full & ((!RB2_counter_reg_bit[1]) # ((!RB2_counter_reg_bit[0]) # (!EB1L50Q)))) ) ) # ( !NB2L5 & ( !NB2_b_full ) );


--NB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~2
NB2L7 = ( !NB2L6 & ( (!ZB1L27) # ((!ZB1L28) # ((!NB2_b_non_empty) # (!T1L73))) ) );


--EB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

EB1_td_shift[4] = AMPP_FUNCTION(A1L10, EB1L75, !A1L2, EB1L57);


--EB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

EB1_rdata[1] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[1], !ZD2_r_sync_rst, EB1L22);


--EB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
EB1L74 = AMPP_FUNCTION(!EB1_count[9], !A1L8, !EB1L71, !EB1_td_shift[4], !EB1_rdata[1]);


--EB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

EB1_read = AMPP_FUNCTION(A1L10, EB1L36, !A1L2, EB1L97);


--WB1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0
WB1L20 = (TC1_d_writedata[0] & WB1_saved_grant[0]);


--WB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38]
WB1_src_data[38] = (!TC1_W_alu_result[2] & (((TC1_F_pc[0] & WB1_saved_grant[1])))) # (TC1_W_alu_result[2] & (((TC1_F_pc[0] & WB1_saved_grant[1])) # (WB1_saved_grant[0])));


--WB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41]
WB1_src_data[41] = (!TC1_W_alu_result[5] & (((WB1_saved_grant[1] & TC1_F_pc[3])))) # (TC1_W_alu_result[5] & (((WB1_saved_grant[1] & TC1_F_pc[3])) # (WB1_saved_grant[0])));


--WB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40]
WB1_src_data[40] = (!TC1_W_alu_result[4] & (((WB1_saved_grant[1] & TC1_F_pc[2])))) # (TC1_W_alu_result[4] & (((WB1_saved_grant[1] & TC1_F_pc[2])) # (WB1_saved_grant[0])));


--WB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39]
WB1_src_data[39] = (!TC1_W_alu_result[3] & (((TC1_F_pc[1] & WB1_saved_grant[1])))) # (TC1_W_alu_result[3] & (((TC1_F_pc[1] & WB1_saved_grant[1])) # (WB1_saved_grant[0])));


--WB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45]
WB1_src_data[45] = (!TC1_W_alu_result[9] & (((WB1_saved_grant[1] & TC1_F_pc[7])))) # (TC1_W_alu_result[9] & (((WB1_saved_grant[1] & TC1_F_pc[7])) # (WB1_saved_grant[0])));


--WB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44]
WB1_src_data[44] = (!TC1_W_alu_result[8] & (((WB1_saved_grant[1] & TC1_F_pc[6])))) # (TC1_W_alu_result[8] & (((WB1_saved_grant[1] & TC1_F_pc[6])) # (WB1_saved_grant[0])));


--WB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43]
WB1_src_data[43] = (!TC1_W_alu_result[7] & (((WB1_saved_grant[1] & TC1_F_pc[5])))) # (TC1_W_alu_result[7] & (((WB1_saved_grant[1] & TC1_F_pc[5])) # (WB1_saved_grant[0])));


--WB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42]
WB1_src_data[42] = (!TC1_W_alu_result[6] & (((WB1_saved_grant[1] & TC1_F_pc[4])))) # (TC1_W_alu_result[6] & (((WB1_saved_grant[1] & TC1_F_pc[4])) # (WB1_saved_grant[0])));


--WB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1
WB1L21 = (WB1_saved_grant[0] & TC1_hbreak_enabled);


--PD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
PD1L60 = ( LD1_MonDReg[3] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[3])))) # (MD1L2 & (((PD1_sr[5])))) ) ) # ( !LD1_MonDReg[3] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[3])))) # (MD1L2 & (((PD1_sr[5])))) ) );


--ND1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

ND1_jdo[2] = DFFEAS(PD1_sr[2], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

ND1_jdo[5] = DFFEAS(PD1_sr[5], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

WC1_writedata[1] = DFFEAS(WB1L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
LD1L129 = (!LD1_jtag_ram_access & ((WC1_writedata[1]))) # (LD1_jtag_ram_access & (LD1_MonDReg[1]));


--ND1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

ND1_sync2_udr = DFFEAS(RD4_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--RD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

RD4_dreg[0] = DFFEAS(RD4_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
ND1L53 = (!ND1_sync2_udr & RD4_dreg[0]);


--PD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
PD1L61 = (A1L29 & (!A1L40 & (A1L15 & PD1_sr[37])));


--PD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15
PD1L53 = ( A1L16 & ( A1L17 & ( (A1L29 & (!A1L40 & A1L15)) ) ) ) # ( !A1L16 & ( A1L17 & ( (!A1L40 & (A1L15 & ((A1L20) # (A1L29)))) ) ) ) # ( A1L16 & ( !A1L17 & ( (!A1L40 & (A1L15 & ((A1L20) # (A1L29)))) ) ) ) # ( !A1L16 & ( !A1L17 & ( (A1L29 & (!A1L40 & A1L15)) ) ) );


--PD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
PD1L62 = (A1L29 & (!A1L40 & (A1L15 & A1L38)));


--ND1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

ND1_sync2_uir = DFFEAS(RD5_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--RD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

RD5_dreg[0] = DFFEAS(RD5_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
ND1L45 = (!ND1_sync2_uir & RD5_dreg[0]);


--LD1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
LD1L112 = (ND1_take_action_ocimem_b & LD1L2);


--ND1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
ND1L50 = (!ND1_ir[1] & (!ND1_ir[0] & (ND1_enable_action_strobe & !ND1_jdo[35])));


--AE4_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

AE4_altera_reset_synchronizer_int_chain_out = DFFEAS(AE4_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZD2L9 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|always2~0
ZD2L9 = (!ZD2_r_sync_rst_chain[2]) # (AE4_altera_reset_synchronizer_int_chain_out);


--ND1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

ND1_jdo[26] = DFFEAS(PD1_sr[26], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

ND1_jdo[27] = DFFEAS(PD1_sr[27], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

ND1_jdo[28] = DFFEAS(PD1_sr[28], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

ND1_jdo[29] = DFFEAS(PD1_sr[29], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

ND1_jdo[30] = DFFEAS(PD1_sr[30], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

ND1_jdo[31] = DFFEAS(PD1_sr[31], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

ND1_jdo[32] = DFFEAS(PD1_sr[32], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

ND1_jdo[33] = DFFEAS(PD1_sr[33], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32]
WB1_src_data[32] = ((WB1_saved_grant[0] & TC1_d_byteenable[0])) # (WB1_saved_grant[1]);


--LD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
LD1L110 = (ND1L50 & ((!ND1_jdo[34] & ((LD1L2))) # (ND1_jdo[34] & (!ND1_jdo[17]))));


--MD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
MD1_virtual_state_cdr = (!A1L40 & (A1L15 & A1L20));


--PD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

PD1_DRsize.100 = DFFEAS(PD1L4, A1L36,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--PD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
PD1L63 = ( PD1L98 & ( (!MD1L2) # ((!PD1_DRsize.100 & ((PD1_sr[36]))) # (PD1_DRsize.100 & (A1L38))) ) ) # ( !PD1L98 & ( (MD1L2 & ((!PD1_DRsize.100 & ((PD1_sr[36]))) # (PD1_DRsize.100 & (A1L38)))) ) );


--DD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

DD1_monitor_error = DFFEAS(DD1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
WC1L51 = ( AD1_oci_ienable[0] & ( DD1_monitor_error & ( (!WC1_address[8] & (XD1_q_a[0])) # (WC1_address[8] & (((!WC1_address[0] & AD1L2)))) ) ) ) # ( !AD1_oci_ienable[0] & ( DD1_monitor_error & ( (!WC1_address[8] & (XD1_q_a[0])) # (WC1_address[8] & ((AD1L2))) ) ) ) # ( AD1_oci_ienable[0] & ( !DD1_monitor_error & ( (!WC1_address[8] & XD1_q_a[0]) ) ) ) # ( !AD1_oci_ienable[0] & ( !DD1_monitor_error & ( (!WC1_address[8] & (XD1_q_a[0])) # (WC1_address[8] & (((WC1_address[0] & AD1L2)))) ) ) );


--TC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
TC1L232 = (!TC1_D_iw[4] & TC1L231);


--TC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
TC1L229 = (TC1_D_iw[0] & (!TC1_D_iw[3] & ((TC1_D_iw[2]) # (TC1_D_iw[1]))));


--TC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
TC1L230 = (!TC1L229) # (TC1_D_iw[4]);


--TC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
TC1L388 = (!TC1L114 & (((!TC1L122) # (TC1L230)) # (TC1L232))) # (TC1L114 & (!TC1L232 $ (((!TC1L230)))));


--T1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
T1L79 = (TC1_W_alu_result[2] & (!T1_av_waitrequest & (ZB1L28 & XB7L1)));


--T1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
T1_wr_rfifo = (!NB2_b_full & EB1L50Q);


--T1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
T1L74 = (ZB1L27 & (ZB1L28 & (NB2_b_non_empty & T1L73)));


--EB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

EB1_wdata[0] = AMPP_FUNCTION(A1L10, A1L11, !A1L2, EB1L97);


--QB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

QB4_counter_reg_bit[0] = DFFEAS(QB4_counter_comb_bita0, CLOCK_50, !ZD2_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

QB4_counter_reg_bit[1] = DFFEAS(QB4_counter_comb_bita1, CLOCK_50, !ZD2_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

QB4_counter_reg_bit[2] = DFFEAS(QB4_counter_comb_bita2, CLOCK_50, !ZD2_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

QB4_counter_reg_bit[3] = DFFEAS(QB4_counter_comb_bita3, CLOCK_50, !ZD2_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

QB4_counter_reg_bit[4] = DFFEAS(QB4_counter_comb_bita4, CLOCK_50, !ZD2_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

QB4_counter_reg_bit[5] = DFFEAS(QB4_counter_comb_bita5, CLOCK_50, !ZD2_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--QB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

QB3_counter_reg_bit[0] = DFFEAS(QB3_counter_comb_bita0, CLOCK_50, !ZD2_r_sync_rst,  , T1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

QB3_counter_reg_bit[1] = DFFEAS(QB3_counter_comb_bita1, CLOCK_50, !ZD2_r_sync_rst,  , T1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

QB3_counter_reg_bit[2] = DFFEAS(QB3_counter_comb_bita2, CLOCK_50, !ZD2_r_sync_rst,  , T1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

QB3_counter_reg_bit[3] = DFFEAS(QB3_counter_comb_bita3, CLOCK_50, !ZD2_r_sync_rst,  , T1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

QB3_counter_reg_bit[4] = DFFEAS(QB3_counter_comb_bita4, CLOCK_50, !ZD2_r_sync_rst,  , T1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

QB3_counter_reg_bit[5] = DFFEAS(QB3_counter_comb_bita5, CLOCK_50, !ZD2_r_sync_rst,  , T1L74,  ,  ,  ,  );


--T1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
T1L75 = (ZB1L27 & (ZB1L28 & T1L73));


--Y1L21 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[0]~0
Y1L21 = ( Y1_edge_capture[0] & ( (!TC1_W_alu_result[3] & (!TC1_W_alu_result[2] & (key0_d3))) # (TC1_W_alu_result[3] & (((Y1_irq_mask[0])) # (TC1_W_alu_result[2]))) ) ) # ( !Y1_edge_capture[0] & ( (!TC1_W_alu_result[2] & ((!TC1_W_alu_result[3] & (key0_d3)) # (TC1_W_alu_result[3] & ((Y1_irq_mask[0]))))) ) );


--ZB2_av_writebyteenable[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|av_writebyteenable[1]
ZB2_av_writebyteenable[1] = (!CC1L10 & (!CC1L12 & (XB2L1 & TC1_d_byteenable[1])));


--R1L4Q is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_3~21
--register power-up is low

R1L4Q = DFFEAS(VCC, CLOCK_50, AE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--TC1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0
TC1L903 = (ZB2_read_latency_shift_reg[0] & R1L4Q);


--TC1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~1
TC1L904 = ( TC1L905 & ( TC1L906 ) ) # ( !TC1L905 & ( TC1L906 & ( (((UB3L1 & YD1_q_a[16])) # (DB3_ram_block1a0)) # (TC1_av_ld_aligning_data) ) ) ) # ( TC1L905 & ( !TC1L906 & ( !TC1_av_ld_aligning_data ) ) ) # ( !TC1L905 & ( !TC1L906 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[16])) ) ) );


--TC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

TC1_E_invert_arith_src_msb = DFFEAS(TC1L352, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~15
TC1L826 = ( TC1_W_alu_result[24] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte3_data[0])))) ) ) # ( !TC1_W_alu_result[24] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[0]) ) );


--TC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
TC1L249 = ((TC1L228) # (TC1L740)) # (TC1L250);


--TC1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~16
TC1L823 = ( TC1_W_alu_result[21] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte2_data[5])))) ) ) # ( !TC1_W_alu_result[21] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[5]) ) );


--TC1L822 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~17
TC1L822 = ( TC1_W_alu_result[20] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte2_data[4])))) ) ) # ( !TC1_W_alu_result[20] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[4]) ) );


--TC1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~18
TC1L821 = ( TC1_W_alu_result[19] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte2_data[3])))) ) ) # ( !TC1_W_alu_result[19] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[3]) ) );


--TC1L820 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~19
TC1L820 = ( TC1_W_alu_result[18] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte2_data[2])))) ) ) # ( !TC1_W_alu_result[18] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[2]) ) );


--TC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~20
TC1L819 = ( TC1_W_alu_result[17] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte2_data[1])))) ) ) # ( !TC1_W_alu_result[17] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[1]) ) );


--TC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~21
TC1L818 = ( TC1_W_alu_result[16] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte2_data[0])))) ) ) # ( !TC1_W_alu_result[16] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[0]) ) );


--TC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~22
TC1L825 = ( TC1_W_alu_result[23] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte2_data[7])))) ) ) # ( !TC1_W_alu_result[23] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[7]) ) );


--TC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~23
TC1L824 = ( TC1_W_alu_result[22] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte2_data[6])))) ) ) # ( !TC1_W_alu_result[22] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[6]) ) );


--TC1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~24
TC1L828 = ( TC1_W_alu_result[26] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte3_data[2])))) ) ) # ( !TC1_W_alu_result[26] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[2]) ) );


--TC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~25
TC1L827 = ( TC1_W_alu_result[25] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte3_data[1])))) ) ) # ( !TC1_W_alu_result[25] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[1]) ) );


--TC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~26
TC1L830 = ( TC1_W_alu_result[28] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte3_data[4])))) ) ) # ( !TC1_W_alu_result[28] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[4]) ) );


--TC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~27
TC1L829 = ( TC1_W_alu_result[27] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte3_data[3])))) ) ) # ( !TC1_W_alu_result[27] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[3]) ) );


--TC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~28
TC1L833 = ( TC1_W_alu_result[31] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte3_data[7])))) ) ) # ( !TC1_W_alu_result[31] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[7]) ) );


--TC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~29
TC1L832 = ( TC1_W_alu_result[30] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte3_data[6])))) ) ) # ( !TC1_W_alu_result[30] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[6]) ) );


--TC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~30
TC1L831 = ( TC1_W_alu_result[29] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte3_data[5])))) ) ) # ( !TC1_W_alu_result[29] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[5]) ) );


--TC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17
TC1L577 = ( !TC1_D_iw[15] & ( TC1_D_iw[16] & ( (!TC1_D_iw[11] & (TC1_D_iw[12] & (TC1_D_iw[13] & TC1_D_iw[14]))) ) ) );


--TC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
TC1_D_op_wrctl = (TC1L547 & TC1L577);


--AD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
AD1L12 = ( AD1L1 & ( LD1L160 & ( (WC1_address[0] & (!WC1_address[3] & (!WC1_address[2] & !WC1_address[1]))) ) ) );


--Y1L11 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture_wr_strobe~0
Y1L11 = (TC1_d_write & (!BC1_write_accepted & !ZB6_wait_latency_counter[0]));


--Y1L1 is nios_system:u0|nios_system_pushbuttons:pushbuttons|always1~0
Y1L1 = ( Y1L11 & ( (TC1_W_alu_result[3] & (!TC1_W_alu_result[2] & (XB6L1 & ZB6L9))) ) );


--Y1L22 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[0]~1
Y1L22 = (TC1_W_alu_result[3] & TC1_W_alu_result[2]);


--Y1_d2_data_in[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[0]
--register power-up is low

Y1_d2_data_in[0] = DFFEAS(Y1_d1_data_in[0], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_d1_data_in[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[0]
--register power-up is low

Y1_d1_data_in[0] = DFFEAS(key0_d3, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1L12 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~0
Y1L12 = (!Y1_edge_capture[0] & ((!Y1_d1_data_in[0]) # (Y1_d2_data_in[0])));


--Y1L13 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~1
Y1L13 = ( !Y1L12 & ( (!XB6L1) # ((!ZB6L9) # ((!Y1L22) # (!Y1L11))) ) );


--Y1_d1_data_in[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[1]
--register power-up is low

Y1_d1_data_in[1] = DFFEAS(key1_d3, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_d2_data_in[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[1]
--register power-up is low

Y1_d2_data_in[1] = DFFEAS(Y1_d1_data_in[1], CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1L14 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~2
Y1L14 = (!Y1_edge_capture[1] & ((!Y1_d1_data_in[1]) # (Y1_d2_data_in[1])));


--Y1L15 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~3
Y1L15 = ( !Y1L14 & ( (!XB6L1) # ((!ZB6L9) # ((!Y1L22) # (!Y1L11))) ) );


--TC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1
TC1L239 = (TC1L547 & (((TC1L238) # (TC1L562)) # (TC1L560)));


--TC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
TC1_R_ctrl_rot_right_nxt = (TC1L561 & TC1L547);


--TC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~18
TC1L462 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[30]))) # (TC1_R_ctrl_shift_rot_right & (TC1L397));


--NB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

NB1_b_full = DFFEAS(NB1L4, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

RB1_counter_reg_bit[3] = DFFEAS(RB1_counter_comb_bita3, CLOCK_50, !ZD2_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

RB1_counter_reg_bit[0] = DFFEAS(RB1_counter_comb_bita0, CLOCK_50, !ZD2_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

RB1_counter_reg_bit[2] = DFFEAS(RB1_counter_comb_bita2, CLOCK_50, !ZD2_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

RB1_counter_reg_bit[1] = DFFEAS(RB1_counter_comb_bita1, CLOCK_50, !ZD2_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--T1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
T1L57 = (RB1_counter_reg_bit[3] & (((RB1_counter_reg_bit[1]) # (RB1_counter_reg_bit[2])) # (RB1_counter_reg_bit[0])));


--RB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

RB1_counter_reg_bit[5] = DFFEAS(RB1_counter_comb_bita5, CLOCK_50, !ZD2_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

RB1_counter_reg_bit[4] = DFFEAS(RB1_counter_comb_bita4, CLOCK_50, !ZD2_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--T1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
T1L58 = (!NB1_b_full & (!T1L57 & (!RB1_counter_reg_bit[5] & !RB1_counter_reg_bit[4])));


--EB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

EB1L52Q = AMPP_FUNCTION(CLOCK_50, EB1L51, !ZD2_r_sync_rst);


--T1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
T1L82 = (!T1_read_0 & (((NB2_b_non_empty & EB1L52Q)) # (T1_pause_irq))) # (T1_read_0 & (((NB2_b_non_empty & EB1L52Q))));


--T1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
T1L59 = (T1L18 & (((T1L26) # (T1L22)) # (RB2_counter_reg_bit[0])));


--T1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
T1L60 = ( !T1L59 & ( (!T1L2 & (!T1L6 & (!T1L10 & !T1L14))) ) );


--AD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

AD1_oci_ienable[31] = DFFEAS(VCC, CLOCK_50, !ZD2_r_sync_rst,  , AD1L12,  ,  ,  ,  );


--AD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0
AD1L9 = (WC1_address[0] & (AD1L2 & AD1_oci_ienable[31]));


--TC1L531 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
TC1L531 = ((!TC1L231 & !TC1L229)) # (TC1_D_iw[4]);


--TC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1
TC1L386 = (!TC1L114 & (!TC1L232 $ (((!TC1L230))))) # (TC1L114 & (((!TC1L122) # (TC1L230)) # (TC1L232)));


--ND1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

ND1_jdo[19] = DFFEAS(PD1_sr[19], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

ND1_jdo[18] = DFFEAS(PD1_sr[18], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--DD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
DD1L2 = ((DD1_break_on_reset & !ND1_jdo[18])) # (ND1_jdo[19]);


--RD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

RD1_din_s1 = DFFEAS(ZD2_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

WC1_writedata[3] = DFFEAS(WB1L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
AD1L11 = (!AD1L13 & (AD1_oci_single_step_mode)) # (AD1L13 & ((WC1_writedata[3])));


--TC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
TC1L532 = ( TC1L230 & ( (!TC1L232 & ((YC2_q_b[24]))) # (TC1L232 & (YC2_q_b[8])) ) ) # ( !TC1L230 & ( YC2_q_b[0] ) );


--TC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2
TC1L387 = (!TC1L114 & (!TC1L232 $ (((!TC1L230))))) # (TC1L114 & (((TC1L230) # (TC1L122)) # (TC1L232)));


--TC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
TC1L533 = ( TC1L230 & ( (!TC1L232 & ((YC2_q_b[25]))) # (TC1L232 & (YC2_q_b[9])) ) ) # ( !TC1L230 & ( YC2_q_b[1] ) );


--TC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
TC1L534 = ( TC1L230 & ( (!TC1L232 & ((YC2_q_b[26]))) # (TC1L232 & (YC2_q_b[10])) ) ) # ( !TC1L230 & ( YC2_q_b[2] ) );


--AE3_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

AE3_altera_reset_synchronizer_int_chain_out = DFFEAS(AE3_altera_reset_synchronizer_int_chain[0], CLOCK_50, !ZD2L10,  ,  ,  ,  ,  ,  );


--TC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3
TC1L385 = (!TC1L114 & (((TC1L230) # (TC1L122)) # (TC1L232))) # (TC1L114 & (!TC1L232 $ (((!TC1L230)))));


--WC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
WC1L52 = ( XD1_q_a[1] & ( AD1_oci_ienable[1] & ( (!WC1_address[8]) # ((DD1_monitor_ready & (!WC1_address[0] & AD1L2))) ) ) ) # ( !XD1_q_a[1] & ( AD1_oci_ienable[1] & ( (WC1_address[8] & (DD1_monitor_ready & (!WC1_address[0] & AD1L2))) ) ) ) # ( XD1_q_a[1] & ( !AD1_oci_ienable[1] & ( (!WC1_address[8]) # ((AD1L2 & ((WC1_address[0]) # (DD1_monitor_ready)))) ) ) ) # ( !XD1_q_a[1] & ( !AD1_oci_ienable[1] & ( (WC1_address[8] & (AD1L2 & ((WC1_address[0]) # (DD1_monitor_ready)))) ) ) );


--DD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

DD1_monitor_go = DFFEAS(DD1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WC1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
WC1L53 = (AD1L2 & ((!WC1_address[0] & ((DD1_monitor_go))) # (WC1_address[0] & (AD1_oci_ienable[31]))));


--WC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3
WC1L54 = (AD1L2 & ((!WC1_address[0] & (AD1_oci_single_step_mode)) # (WC1_address[0] & ((AD1_oci_ienable[31])))));


--TC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

TC1_d_writedata[27] = DFFEAS(TC1L535, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~27
WB2L50 = (WB2_saved_grant[0] & TC1_d_writedata[27]);


--TC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

TC1_d_writedata[28] = DFFEAS(TC1L536, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~28
WB2L51 = (WB2_saved_grant[0] & TC1_d_writedata[28]);


--TC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

TC1_d_writedata[29] = DFFEAS(TC1L537, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~29
WB2L52 = (WB2_saved_grant[0] & TC1_d_writedata[29]);


--TC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

TC1_d_writedata[30] = DFFEAS(TC1L538, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~30
WB2L53 = (WB2_saved_grant[0] & TC1_d_writedata[30]);


--TC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

TC1_d_writedata[31] = DFFEAS(TC1L539, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~31
WB2L54 = (WB2_saved_grant[0] & TC1_d_writedata[31]);


--TC1L913 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~2
TC1L913 = ( TC1L914 & ( TC1L915 ) ) # ( !TC1L914 & ( TC1L915 & ( (((UB3L1 & YD1_q_a[19])) # (DB3_ram_block1a3)) # (TC1_av_ld_aligning_data) ) ) ) # ( TC1L914 & ( !TC1L915 & ( !TC1_av_ld_aligning_data ) ) ) # ( !TC1L914 & ( !TC1L915 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[19])) ) ) );


--T1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

T1_ac = DFFEAS(T1L63, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~3
TC1L910 = ( DB3_ram_block1a2 & ( TC1L912 ) ) # ( !DB3_ram_block1a2 & ( TC1L912 ) ) # ( DB3_ram_block1a2 & ( !TC1L912 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & YD1_q_a[18])) # (TC1L903))) ) ) ) # ( !DB3_ram_block1a2 & ( !TC1L912 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[18])) ) ) );


--TC1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~4
TC1L907 = ( DB3_ram_block1a1 & ( TC1L909 ) ) # ( !DB3_ram_block1a1 & ( TC1L909 ) ) # ( DB3_ram_block1a1 & ( !TC1L909 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & YD1_q_a[17])) # (TC1L903))) ) ) ) # ( !DB3_ram_block1a1 & ( !TC1L909 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[17])) ) ) );


--TC1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~5
TC1L916 = ( DB3_ram_block1a4 & ( TC1L918 ) ) # ( !DB3_ram_block1a4 & ( TC1L918 ) ) # ( DB3_ram_block1a4 & ( !TC1L918 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & YD1_q_a[20])) # (TC1L903))) ) ) ) # ( !DB3_ram_block1a4 & ( !TC1L918 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[20])) ) ) );


--TC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~19
TC1L449 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[17])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[19])));


--T1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

T1_rvalid = DFFEAS(T1L87, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~6
TC1L925 = ( DB3_ram_block1a7 & ( TC1L926 ) ) # ( !DB3_ram_block1a7 & ( TC1L926 ) ) # ( DB3_ram_block1a7 & ( !TC1L926 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & YD1_q_a[23])) # (TC1L903))) ) ) ) # ( !DB3_ram_block1a7 & ( !TC1L926 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[23])) ) ) );


--T1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

T1_woverflow = DFFEAS(T1L90, CLOCK_50, !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~7
TC1L922 = ( TC1L923 & ( TC1L924 ) ) # ( !TC1L923 & ( TC1L924 & ( (((UB3L1 & YD1_q_a[22])) # (DB3_ram_block1a6)) # (TC1_av_ld_aligning_data) ) ) ) # ( TC1L923 & ( !TC1L924 & ( !TC1_av_ld_aligning_data ) ) ) # ( !TC1L923 & ( !TC1L924 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[22])) ) ) );


--TC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~8
TC1L919 = ( TC1L920 & ( TC1L921 ) ) # ( !TC1L920 & ( TC1L921 & ( (((UB3L1 & YD1_q_a[21])) # (DB3_ram_block1a5)) # (TC1_av_ld_aligning_data) ) ) ) # ( TC1L920 & ( !TC1L921 & ( !TC1_av_ld_aligning_data ) ) ) # ( !TC1L920 & ( !TC1L921 & ( (!TC1_av_ld_aligning_data & (UB3L1 & YD1_q_a[21])) ) ) );


--key0_d1 is key0_d1
--register power-up is low

key0_d1 = DFFEAS(KEY[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
PD1L64 = ( LD1_MonDReg[16] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[16])))) # (MD1L2 & (((PD1_sr[18])))) ) ) # ( !LD1_MonDReg[16] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[16])))) # (MD1L2 & (((PD1_sr[18])))) ) );


--PD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~19
PD1L30 = ( !A1L17 & ( (A1L16 & ((!A1L29) # ((!A1L15) # (A1L40)))) ) );


--PD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~20
PD1L31 = ( A1L16 & ( A1L17 & ( (A1L29 & (!A1L40 & A1L15)) ) ) ) # ( !A1L16 & ( A1L17 & ( (!A1L40 & (A1L15 & ((A1L20) # (A1L29)))) ) ) ) # ( A1L16 & ( !A1L17 & ( (!A1L40 & (A1L15 & ((A1L20) # (A1L29)))) ) ) ) # ( !A1L16 & ( !A1L17 & ( (!A1L40 & (A1L15 & ((A1L20) # (A1L29)))) ) ) );


--PD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
PD1L4 = (!A1L16 & !A1L17);


--PD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21
PD1L65 = (!MD1L2 & (PD1L4 & ((DD1_monitor_error)))) # (MD1L2 & (((PD1_sr[35]))));


--EB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

EB1_wdata[1] = AMPP_FUNCTION(A1L10, EB1_td_shift[5], !A1L2, EB1L85);


--key1_d3 is key1_d3
--register power-up is low

key1_d3 = DFFEAS(key1_d2, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y1L23 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[1]~2
Y1L23 = ( key1_d3 & ( (!TC1_W_alu_result[3] & (!TC1_W_alu_result[2])) # (TC1_W_alu_result[3] & ((!TC1_W_alu_result[2] & (Y1_irq_mask[1])) # (TC1_W_alu_result[2] & ((Y1_edge_capture[1]))))) ) ) # ( !key1_d3 & ( (TC1_W_alu_result[3] & ((!TC1_W_alu_result[2] & (Y1_irq_mask[1])) # (TC1_W_alu_result[2] & ((Y1_edge_capture[1]))))) ) );


--EB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

EB1_wdata[2] = AMPP_FUNCTION(A1L10, EB1_td_shift[6], !A1L2, EB1L85);


--Y1_irq_mask[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[2]
--register power-up is low

Y1_irq_mask[2] = DFFEAS(TC1_d_writedata[2], CLOCK_50, !ZD2_r_sync_rst,  , Y1L1,  ,  ,  ,  );


--Y1L24 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out~3
Y1L24 = (TC1_W_alu_result[3] & (!TC1_W_alu_result[2] & Y1_irq_mask[2]));


--EB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

EB1_wdata[3] = AMPP_FUNCTION(A1L10, EB1_td_shift[7], !A1L2, EB1L85);


--Y1_irq_mask[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[3]
--register power-up is low

Y1_irq_mask[3] = DFFEAS(TC1_d_writedata[3], CLOCK_50, !ZD2_r_sync_rst,  , Y1L1,  ,  ,  ,  );


--Y1L25 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out~4
Y1L25 = (TC1_W_alu_result[3] & (!TC1_W_alu_result[2] & Y1_irq_mask[3]));


--EB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

EB1_wdata[4] = AMPP_FUNCTION(A1L10, EB1_td_shift[8], !A1L2, EB1L85);


--EB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

EB1_wdata[5] = AMPP_FUNCTION(A1L10, EB1_td_shift[9], !A1L2, EB1L85);


--EB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

EB1_wdata[6] = AMPP_FUNCTION(A1L10, EB1_td_shift[10], !A1L2, EB1L85);


--EB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

EB1_wdata[7] = AMPP_FUNCTION(A1L10, A1L11, !A1L2, EB1L85);


--T1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
T1L77 = ( !NB1_b_full & ( (!TC1_W_alu_result[2] & (!T1_av_waitrequest & (ZB1L28 & XB7L1))) ) );


--NB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
NB1L6 = (!RB1_counter_reg_bit[2] & (!RB1_counter_reg_bit[1] & (!RB1_counter_reg_bit[5] & !RB1_counter_reg_bit[4])));


--NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
NB1L7 = (T1L84 & (!RB1_counter_reg_bit[3] & (RB1_counter_reg_bit[0] & NB1L6)));


--NB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
NB1L8 = (((NB1_b_non_empty & !NB1L7)) # (NB1_b_full)) # (T1_fifo_wr);


--NB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
NB2L1 = (!RB2_counter_reg_bit[5] & (!RB2_counter_reg_bit[4] & (!RB2_counter_reg_bit[3] & !T1_wr_rfifo)));


--NB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
NB2L2 = (((!RB2_counter_reg_bit[0]) # (!NB2L1)) # (RB2_counter_reg_bit[1])) # (RB2_counter_reg_bit[2]);


--NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
NB2L3 = ( T1_wr_rfifo & ( (!ZB1L27) # ((!ZB1L28) # ((!NB2_b_non_empty) # (!T1L73))) ) ) # ( !T1_wr_rfifo & ( (ZB1L27 & (ZB1L28 & (NB2_b_non_empty & T1L73))) ) );


--EB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

EB1_write1 = AMPP_FUNCTION(CLOCK_50, EB1_write, !ZD2_r_sync_rst);


--EB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

EB1_write2 = AMPP_FUNCTION(CLOCK_50, EB1_write1, !ZD2_r_sync_rst);


--EB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
EB1L2 = AMPP_FUNCTION(!EB1_write1, !EB1_write2);


--EB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

EB1_write_valid = AMPP_FUNCTION(A1L10, EB1_td_shift[10], !A1L2, EB1L97);


--EB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
EB1L49 = AMPP_FUNCTION(!T1_t_dav, !EB1_write_stalled, !EB1_rst2, !EB1L50Q, !EB1L2, !EB1_write_valid);


--EB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

EB1_td_shift[5] = AMPP_FUNCTION(A1L10, EB1L76, !A1L2, EB1L57);


--EB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

EB1_rdata[2] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[2], !ZD2_r_sync_rst, EB1L22);


--EB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
EB1L75 = AMPP_FUNCTION(!EB1_count[9], !A1L8, !EB1L71, !EB1_td_shift[5], !EB1_rdata[2]);


--PD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
PD1L66 = ( LD1_MonDReg[24] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[24])))) # (MD1L2 & (((PD1_sr[26])))) ) ) # ( !LD1_MonDReg[24] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[24])))) # (MD1L2 & (((PD1_sr[26])))) ) );


--LD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

LD1_MonDReg[4] = DFFEAS(LD1L84, CLOCK_50,  ,  , LD1L50,  ,  ,  ,  );


--PD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
PD1L67 = ( LD1_MonDReg[4] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[4])))) # (MD1L2 & (((PD1_sr[6])))) ) ) # ( !LD1_MonDReg[4] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[4])))) # (MD1L2 & (((PD1_sr[6])))) ) );


--ND1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

ND1_jdo[6] = DFFEAS(PD1_sr[6], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

WC1_writedata[2] = DFFEAS(WB1L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2
LD1L130 = (!LD1_jtag_ram_access & ((WC1_writedata[2]))) # (LD1_jtag_ram_access & (LD1_MonDReg[2]));


--WB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2
WB1L22 = (TC1_d_writedata[1] & WB1_saved_grant[0]);


--RD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

RD4_din_s1 = DFFEAS(MD1L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--RD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

RD5_din_s1 = DFFEAS(MD1_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AE4_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

AE4_altera_reset_synchronizer_int_chain[0] = DFFEAS(AE4_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

PD1_sr[31] = DFFEAS(PD1L79, A1L36,  ,  ,  ,  ,  ,  ,  );


--PD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

PD1_sr[33] = DFFEAS(PD1L81, A1L36,  ,  , PD1L31,  ,  ,  ,  );


--DD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
DD1L6 = ( DD1_monitor_error & ( (!ND1_take_action_ocimem_a) # (!ND1_jdo[25]) ) ) # ( !DD1_monitor_error & ( (AD1L13 & (WC1_writedata[1] & ((!ND1_take_action_ocimem_a) # (!ND1_jdo[25])))) ) );


--ZB2_av_writebyteenable[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|av_writebyteenable[2]
ZB2_av_writebyteenable[2] = (!CC1L10 & (!CC1L12 & (XB2L1 & TC1_d_byteenable[2])));


--R1L5Q is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_4~21
--register power-up is low

R1L5Q = DFFEAS(VCC, CLOCK_50, AE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
HC1L29 = ( DB4_ram_block1a0 & ( HC1L37 ) ) # ( !DB4_ram_block1a0 & ( HC1L37 & ( (!UB2L1 & (UB3L1 & ((YD1_q_a[24])))) # (UB2L1 & (((UB3L1 & YD1_q_a[24])) # (ZB4_av_readdata_pre[24]))) ) ) ) # ( DB4_ram_block1a0 & ( !HC1L37 & ( (!UB2L1 & (UB3L1 & ((YD1_q_a[24])))) # (UB2L1 & (((UB3L1 & YD1_q_a[24])) # (ZB4_av_readdata_pre[24]))) ) ) ) # ( !DB4_ram_block1a0 & ( !HC1L37 & ( (!UB2L1 & (UB3L1 & ((YD1_q_a[24])))) # (UB2L1 & (((UB3L1 & YD1_q_a[24])) # (ZB4_av_readdata_pre[24]))) ) ) );


--TC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
TC1L351 = ( TC1L565 & ( (!TC1L547 & (!TC1L548 & !TC1L549)) ) ) # ( !TC1L565 & ( (!TC1L548 & (!TC1L549 & ((!TC1L547) # (!TC1L563)))) ) );


--TC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
TC1L352 = (TC1_R_valid & (((!TC1L351) # (TC1L559)) # (TC1L553)));


--TC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~17
TC1L331 = ( TC1L142 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L377)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[24])))) ) ) # ( !TC1L142 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L377))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[24])))) ) );


--TC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~18
TC1L328 = ( TC1L146 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L374)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[21])))) ) ) # ( !TC1L146 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L374))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[21])))) ) );


--TC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~19
TC1L327 = ( TC1L150 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L373)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[20])))) ) ) # ( !TC1L150 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L373))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[20])))) ) );


--TC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~20
TC1L326 = ( TC1L154 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L372)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[19])))) ) ) # ( !TC1L154 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L372))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[19])))) ) );


--TC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~21
TC1L325 = ( TC1L158 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L371)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[18])))) ) ) # ( !TC1L158 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L371))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[18])))) ) );


--TC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~22
TC1L324 = ( TC1L162 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L370)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[17])))) ) ) # ( !TC1L162 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L370))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[17])))) ) );


--TC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~23
TC1L323 = ( TC1L166 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L369)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[16])))) ) ) # ( !TC1L166 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L369)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[16])))) ) );


--TC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~26
TC1L376 = (!TC1_E_src2[23] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[23])) # (TC1_R_logic_op[1] & ((TC1_E_src1[23]))))) # (TC1_E_src2[23] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[23])))));


--TC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~24
TC1L330 = ( TC1L170 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L376)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[23])))) ) ) # ( !TC1L170 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L376))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[23])))) ) );


--TC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~27
TC1L375 = (!TC1_E_src2[22] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[22])) # (TC1_R_logic_op[1] & ((TC1_E_src1[22]))))) # (TC1_E_src2[22] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[22])))));


--TC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~25
TC1L329 = ( TC1L174 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L375)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[22])))) ) ) # ( !TC1L174 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L375))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[22])))) ) );


--HC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
HC1L30 = ( DB4_ram_block1a2 & ( HC1L41 & ( (!UB3L1 & (((ZB2_read_latency_shift_reg[0] & R1L5Q)))) # (UB3L1 & (((ZB2_read_latency_shift_reg[0] & R1L5Q)) # (YD1_q_a[26]))) ) ) ) # ( !DB4_ram_block1a2 & ( HC1L41 & ( (UB3L1 & YD1_q_a[26]) ) ) ) # ( DB4_ram_block1a2 & ( !HC1L41 ) ) # ( !DB4_ram_block1a2 & ( !HC1L41 ) );


--TC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~28
TC1L379 = (!TC1_E_src2[26] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[26])) # (TC1_R_logic_op[1] & ((TC1_E_src1[26]))))) # (TC1_E_src2[26] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[26])))));


--TC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~26
TC1L333 = ( TC1L178 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L379)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[26])))) ) ) # ( !TC1L178 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L379))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[26])))) ) );


--HC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
HC1L31 = ( DB4_ram_block1a1 & ( HC1L42 & ( (!UB3L1 & (((ZB2_read_latency_shift_reg[0] & R1L5Q)))) # (UB3L1 & (((ZB2_read_latency_shift_reg[0] & R1L5Q)) # (YD1_q_a[25]))) ) ) ) # ( !DB4_ram_block1a1 & ( HC1L42 & ( (UB3L1 & YD1_q_a[25]) ) ) ) # ( DB4_ram_block1a1 & ( !HC1L42 ) ) # ( !DB4_ram_block1a1 & ( !HC1L42 ) );


--TC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~29
TC1L378 = (!TC1_E_src2[25] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[25])) # (TC1_R_logic_op[1] & ((TC1_E_src1[25]))))) # (TC1_E_src2[25] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[25])))));


--TC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~27
TC1L332 = ( TC1L182 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L378)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[25])))) ) ) # ( !TC1L182 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L378))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[25])))) ) );


--HC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
HC1L32 = ( DB4_ram_block1a4 & ( HC1L40 ) ) # ( !DB4_ram_block1a4 & ( HC1L40 ) ) # ( DB4_ram_block1a4 & ( !HC1L40 & ( (!UB3L1 & (((ZB2_read_latency_shift_reg[0] & R1L5Q)))) # (UB3L1 & (((ZB2_read_latency_shift_reg[0] & R1L5Q)) # (YD1_q_a[28]))) ) ) ) # ( !DB4_ram_block1a4 & ( !HC1L40 & ( (UB3L1 & YD1_q_a[28]) ) ) );


--TC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~30
TC1L381 = (!TC1_E_src2[28] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[28])) # (TC1_R_logic_op[1] & ((TC1_E_src1[28]))))) # (TC1_E_src2[28] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[28])))));


--TC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~28
TC1L335 = ( TC1L186 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L381)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[28])))) ) ) # ( !TC1L186 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L381))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[28])))) ) );


--HC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
HC1L33 = ( DB4_ram_block1a3 & ( HC1L37 ) ) # ( !DB4_ram_block1a3 & ( HC1L37 & ( (!UB2L1 & (UB3L1 & ((YD1_q_a[27])))) # (UB2L1 & (((UB3L1 & YD1_q_a[27])) # (ZB4_av_readdata_pre[27]))) ) ) ) # ( DB4_ram_block1a3 & ( !HC1L37 & ( (!UB2L1 & (UB3L1 & ((YD1_q_a[27])))) # (UB2L1 & (((UB3L1 & YD1_q_a[27])) # (ZB4_av_readdata_pre[27]))) ) ) ) # ( !DB4_ram_block1a3 & ( !HC1L37 & ( (!UB2L1 & (UB3L1 & ((YD1_q_a[27])))) # (UB2L1 & (((UB3L1 & YD1_q_a[27])) # (ZB4_av_readdata_pre[27]))) ) ) );


--TC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~31
TC1L380 = (!TC1_E_src2[27] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[27])) # (TC1_R_logic_op[1] & ((TC1_E_src1[27]))))) # (TC1_E_src2[27] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[27])))));


--TC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~29
TC1L334 = ( TC1L190 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L380)))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[27])))) ) ) # ( !TC1L190 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L380))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[27])))) ) );


--HC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
HC1L34 = ( DB4_ram_block1a7 & ( HC1L37 ) ) # ( !DB4_ram_block1a7 & ( HC1L37 & ( (!UB2L1 & (UB3L1 & ((YD1_q_a[31])))) # (UB2L1 & (((UB3L1 & YD1_q_a[31])) # (ZB4_av_readdata_pre[31]))) ) ) ) # ( DB4_ram_block1a7 & ( !HC1L37 & ( (!UB2L1 & (UB3L1 & ((YD1_q_a[31])))) # (UB2L1 & (((UB3L1 & YD1_q_a[31])) # (ZB4_av_readdata_pre[31]))) ) ) ) # ( !DB4_ram_block1a7 & ( !HC1L37 & ( (!UB2L1 & (UB3L1 & ((YD1_q_a[31])))) # (UB2L1 & (((UB3L1 & YD1_q_a[31])) # (ZB4_av_readdata_pre[31]))) ) ) );


--TC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~30
TC1L338 = ( TC1_E_shift_rot_result[31] & ( ((!TC1_R_ctrl_logic & ((TC1L126))) # (TC1_R_ctrl_logic & (TC1L384))) # (TC1_R_ctrl_shift_rot) ) ) # ( !TC1_E_shift_rot_result[31] & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic & ((TC1L126))) # (TC1_R_ctrl_logic & (TC1L384)))) ) );


--HC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
HC1L35 = ( DB4_ram_block1a6 & ( HC1L38 & ( (!UB3L1 & (((ZB2_read_latency_shift_reg[0] & R1L5Q)))) # (UB3L1 & (((ZB2_read_latency_shift_reg[0] & R1L5Q)) # (YD1_q_a[30]))) ) ) ) # ( !DB4_ram_block1a6 & ( HC1L38 & ( (UB3L1 & YD1_q_a[30]) ) ) ) # ( DB4_ram_block1a6 & ( !HC1L38 ) ) # ( !DB4_ram_block1a6 & ( !HC1L38 ) );


--TC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~31
TC1L337 = ( TC1_E_shift_rot_result[30] & ( ((!TC1_R_ctrl_logic & ((TC1L134))) # (TC1_R_ctrl_logic & (TC1L383))) # (TC1_R_ctrl_shift_rot) ) ) # ( !TC1_E_shift_rot_result[30] & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic & ((TC1L134))) # (TC1_R_ctrl_logic & (TC1L383)))) ) );


--HC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
HC1L36 = ( DB4_ram_block1a5 & ( HC1L39 & ( (!UB3L1 & (((ZB2_read_latency_shift_reg[0] & R1L5Q)))) # (UB3L1 & (((ZB2_read_latency_shift_reg[0] & R1L5Q)) # (YD1_q_a[29]))) ) ) ) # ( !DB4_ram_block1a5 & ( HC1L39 & ( (UB3L1 & YD1_q_a[29]) ) ) ) # ( DB4_ram_block1a5 & ( !HC1L39 ) ) # ( !DB4_ram_block1a5 & ( !HC1L39 ) );


--TC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~32
TC1L336 = ( TC1_E_shift_rot_result[29] & ( ((!TC1_R_ctrl_logic & ((TC1L138))) # (TC1_R_ctrl_logic & (TC1L382))) # (TC1_R_ctrl_shift_rot) ) ) # ( !TC1_E_shift_rot_result[29] & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic & ((TC1L138))) # (TC1_R_ctrl_logic & (TC1L382)))) ) );


--TC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~20
TC1L461 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[29]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[31]));


--NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
NB1L3 = ( RB1_counter_reg_bit[4] & ( (T1_fifo_wr & (NB1_b_non_empty & (RB1_counter_reg_bit[3] & RB1_counter_reg_bit[5]))) ) );


--NB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
NB1L4 = ( RB1_counter_reg_bit[1] & ( NB1L3 & ( (!T1L84 & (((RB1_counter_reg_bit[0] & RB1_counter_reg_bit[2])) # (NB1_b_full))) ) ) ) # ( !RB1_counter_reg_bit[1] & ( NB1L3 & ( (!T1L84 & NB1_b_full) ) ) ) # ( RB1_counter_reg_bit[1] & ( !NB1L3 & ( (!T1L84 & NB1_b_full) ) ) ) # ( !RB1_counter_reg_bit[1] & ( !NB1L3 & ( (!T1L84 & NB1_b_full) ) ) );


--NB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
NB1L1 = ( NB1_b_non_empty & ( !T1_fifo_wr $ ((((T1_r_val & EB1_r_ena1)) # (EB1_rvalid0))) ) ) # ( !NB1_b_non_empty & ( T1_fifo_wr ) );


--EB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

EB1_jupdate1 = AMPP_FUNCTION(CLOCK_50, EB1_jupdate, !ZD2_r_sync_rst);


--EB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

EB1_jupdate2 = AMPP_FUNCTION(CLOCK_50, EB1_jupdate1, !ZD2_r_sync_rst);


--EB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
EB1L3 = AMPP_FUNCTION(!EB1_jupdate1, !EB1_jupdate2);


--EB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
EB1L51 = AMPP_FUNCTION(!T1_t_dav, !EB1_write_stalled, !EB1_rst2, !EB1L2, !EB1_write_valid, !EB1L3);


--WC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

WC1_writedata[22] = DFFEAS(WB1L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3
LD1L150 = (!LD1_jtag_ram_access & ((WC1_writedata[22]))) # (LD1_jtag_ram_access & (LD1_MonDReg[22]));


--WC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

WC1_byteenable[2] = DFFEAS(WB1_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1
LD1L125 = (WC1_byteenable[2]) # (LD1_jtag_ram_access);


--PD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
PD1L68 = ( LD1_MonDReg[20] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[20])))) # (MD1L2 & (((PD1_sr[22])))) ) ) # ( !LD1_MonDReg[20] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[20])))) # (MD1L2 & (((PD1_sr[22])))) ) );


--PD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
PD1L69 = ( LD1_MonDReg[19] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[19])))) # (MD1L2 & (((PD1_sr[21])))) ) ) # ( !LD1_MonDReg[19] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[19])))) # (MD1L2 & (((PD1_sr[21])))) ) );


--WB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3
WB1L23 = (TC1_d_writedata[3] & WB1_saved_grant[0]);


--WC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

WC1_writedata[23] = DFFEAS(WB1L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4
LD1L151 = (!LD1_jtag_ram_access & ((WC1_writedata[23]))) # (LD1_jtag_ram_access & (LD1_MonDReg[23]));


--WC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

WC1_writedata[24] = DFFEAS(WB1L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5
LD1L152 = (!LD1_jtag_ram_access & ((WC1_writedata[24]))) # (LD1_jtag_ram_access & (LD1_MonDReg[24]));


--WC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

WC1_byteenable[3] = DFFEAS(WB1_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2
LD1L126 = (WC1_byteenable[3]) # (LD1_jtag_ram_access);


--WC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

WC1_writedata[25] = DFFEAS(WB1L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6
LD1L153 = (!LD1_jtag_ram_access & ((WC1_writedata[25]))) # (LD1_jtag_ram_access & (LD1_MonDReg[25]));


--WC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

WC1_writedata[26] = DFFEAS(WB1L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7
LD1L154 = (!LD1_jtag_ram_access & ((WC1_writedata[26]))) # (LD1_jtag_ram_access & (LD1_MonDReg[26]));


--AE3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

AE3_altera_reset_synchronizer_int_chain[0] = DFFEAS(AE3_altera_reset_synchronizer_int_chain[1], CLOCK_50, !ZD2L10,  ,  ,  ,  ,  ,  );


--DD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

DD1_resetrequest = DFFEAS(ND1_jdo[22], CLOCK_50,  ,  , ND1_take_action_ocimem_a,  ,  ,  ,  );


--ZD2L10 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|merged_reset~0
ZD2L10 = (!key0_d3) # (DD1_resetrequest);


--WC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

WC1_writedata[11] = DFFEAS(WB1L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8
LD1L139 = (!LD1_jtag_ram_access & ((WC1_writedata[11]))) # (LD1_jtag_ram_access & (LD1_MonDReg[11]));


--WC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

WC1_byteenable[1] = DFFEAS(WB1_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3
LD1L124 = (WC1_byteenable[1]) # (LD1_jtag_ram_access);


--LD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

LD1_MonDReg[12] = DFFEAS(LD1L85, CLOCK_50,  ,  , LD1L50,  ,  ,  ,  );


--WC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

WC1_writedata[12] = DFFEAS(WB1L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9
LD1L140 = (!LD1_jtag_ram_access & ((WC1_writedata[12]))) # (LD1_jtag_ram_access & (LD1_MonDReg[12]));


--WC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

WC1_writedata[13] = DFFEAS(WB1L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10
LD1L141 = (!LD1_jtag_ram_access & ((WC1_writedata[13]))) # (LD1_jtag_ram_access & (LD1_MonDReg[13]));


--LD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

LD1_MonDReg[14] = DFFEAS(LD1L86, CLOCK_50,  ,  , !ND1L50,  ,  ,  ,  );


--WC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

WC1_writedata[14] = DFFEAS(WB1L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11
LD1L142 = (!LD1_jtag_ram_access & ((WC1_writedata[14]))) # (LD1_jtag_ram_access & (LD1_MonDReg[14]));


--WC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

WC1_writedata[15] = DFFEAS(WB1L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12
LD1L143 = (!LD1_jtag_ram_access & ((WC1_writedata[15]))) # (LD1_jtag_ram_access & (LD1_MonDReg[15]));


--WC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

WC1_writedata[16] = DFFEAS(WB1L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13
LD1L144 = (!LD1_jtag_ram_access & ((WC1_writedata[16]))) # (LD1_jtag_ram_access & (LD1_MonDReg[16]));


--ND1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

ND1_jdo[23] = DFFEAS(PD1_sr[23], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--A1L28 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L28 = INPUT();


--DD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
DD1L8 = (!ND1_take_action_ocimem_a & (DD1_monitor_go & ((!A1L28)))) # (ND1_take_action_ocimem_a & (((DD1_monitor_go & !A1L28)) # (ND1_jdo[23])));


--LD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14
LD1L131 = (!LD1_jtag_ram_access & ((WC1_writedata[3]))) # (LD1_jtag_ram_access & (LD1_MonDReg[3]));


--WC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

WC1_writedata[4] = DFFEAS(WB1L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15
LD1L132 = (!LD1_jtag_ram_access & ((WC1_writedata[4]))) # (LD1_jtag_ram_access & (LD1_MonDReg[4]));


--LD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

LD1_MonDReg[5] = DFFEAS(LD1L100, CLOCK_50,  ,  , LD1L50,  ,  ,  ,  );


--WC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

WC1_writedata[5] = DFFEAS(WB1L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16
LD1L133 = (!LD1_jtag_ram_access & ((WC1_writedata[5]))) # (LD1_jtag_ram_access & (LD1_MonDReg[5]));


--WC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

WC1_writedata[9] = DFFEAS(WB1L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17
LD1L137 = (!LD1_jtag_ram_access & ((WC1_writedata[9]))) # (LD1_jtag_ram_access & (LD1_MonDReg[9]));


--TC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
TC1L535 = ( TC1L230 & ( (!TC1L232 & ((YC2_q_b[27]))) # (TC1L232 & (YC2_q_b[11])) ) ) # ( !TC1L230 & ( YC2_q_b[3] ) );


--TC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
TC1L536 = ( TC1L230 & ( (!TC1L232 & ((YC2_q_b[28]))) # (TC1L232 & (YC2_q_b[12])) ) ) # ( !TC1L230 & ( YC2_q_b[4] ) );


--TC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
TC1L537 = ( TC1L230 & ( (!TC1L232 & ((YC2_q_b[29]))) # (TC1L232 & (YC2_q_b[13])) ) ) # ( !TC1L230 & ( YC2_q_b[5] ) );


--TC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
TC1L538 = ( TC1L230 & ( (!TC1L232 & ((YC2_q_b[30]))) # (TC1L232 & (YC2_q_b[14])) ) ) # ( !TC1L230 & ( YC2_q_b[6] ) );


--TC1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
TC1L539 = ( TC1L230 & ( (!TC1L232 & ((YC2_q_b[31]))) # (TC1L232 & (YC2_q_b[15])) ) ) # ( !TC1L230 & ( YC2_q_b[7] ) );


--WC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

WC1_writedata[10] = DFFEAS(WB1L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18
LD1L138 = (!LD1_jtag_ram_access & ((WC1_writedata[10]))) # (LD1_jtag_ram_access & (LD1_MonDReg[10]));


--LD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

LD1_MonDReg[8] = DFFEAS(LD1L96, CLOCK_50,  ,  , LD1L50,  ,  ,  ,  );


--WC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

WC1_writedata[8] = DFFEAS(WB1L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19
LD1L136 = (!LD1_jtag_ram_access & ((WC1_writedata[8]))) # (LD1_jtag_ram_access & (LD1_MonDReg[8]));


--WC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

WC1_writedata[17] = DFFEAS(WB1L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~20
LD1L145 = (!LD1_jtag_ram_access & ((WC1_writedata[17]))) # (LD1_jtag_ram_access & (LD1_MonDReg[17]));


--T1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~2
T1L70 = (TC1_W_alu_result[3] & (!YB1_mem_used[1] & (!T1_av_waitrequest & CC1L7)));


--T1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
T1L62 = (!EB1L50Q & !EB1L52Q);


--T1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~1
T1L63 = ( T1_ac & ( T1L62 & ( (!TC1_W_alu_result[2]) # ((!T1L70) # ((!TC1_d_writedata[10]) # (!XB7L1))) ) ) ) # ( T1_ac & ( !T1L62 ) ) # ( !T1_ac & ( !T1L62 ) );


--LD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

LD1_MonDReg[18] = DFFEAS(LD1L92, CLOCK_50,  ,  , LD1L50,  ,  ,  ,  );


--WC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

WC1_writedata[18] = DFFEAS(WB1L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~21
LD1L146 = (!LD1_jtag_ram_access & ((WC1_writedata[18]))) # (LD1_jtag_ram_access & (LD1_MonDReg[18]));


--TC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~21
TC1L450 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[18])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[20])));


--WC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

WC1_writedata[19] = DFFEAS(WB1L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~22
LD1L147 = (!LD1_jtag_ram_access & ((WC1_writedata[19]))) # (LD1_jtag_ram_access & (LD1_MonDReg[19]));


--T1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
T1L87 = ( T1_rvalid & ( (!ZB1L27) # ((!ZB1L28) # ((!T1L73) # (NB2_b_non_empty))) ) ) # ( !T1_rvalid & ( (ZB1L27 & (ZB1L28 & (NB2_b_non_empty & T1L73))) ) );


--WC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

WC1_writedata[21] = DFFEAS(WB1L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~23
LD1L149 = (!LD1_jtag_ram_access & ((WC1_writedata[21]))) # (LD1_jtag_ram_access & (LD1_MonDReg[21]));


--WC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

WC1_writedata[20] = DFFEAS(WB1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~24
LD1L148 = (!LD1_jtag_ram_access & ((WC1_writedata[20]))) # (LD1_jtag_ram_access & (LD1_MonDReg[20]));


--T1L90 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
T1L90 = ( NB1_b_full & ( T1_woverflow ) ) # ( !NB1_b_full & ( T1_woverflow & ( (((!ZB1L28) # (!XB7L1)) # (T1_av_waitrequest)) # (TC1_W_alu_result[2]) ) ) ) # ( NB1_b_full & ( !T1_woverflow & ( (!TC1_W_alu_result[2] & (!T1_av_waitrequest & (ZB1L28 & XB7L1))) ) ) );


--WC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

WC1_writedata[7] = DFFEAS(WB1L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25
LD1L135 = (!LD1_jtag_ram_access & ((WC1_writedata[7]))) # (LD1_jtag_ram_access & (LD1_MonDReg[7]));


--WC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

WC1_writedata[6] = DFFEAS(WB1L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~26
LD1L134 = (!LD1_jtag_ram_access & ((WC1_writedata[6]))) # (LD1_jtag_ram_access & (LD1_MonDReg[6]));


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--PD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
PD1L70 = ( LD1_MonDReg[17] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[17])))) # (MD1L2 & (((PD1_sr[19])))) ) ) # ( !LD1_MonDReg[17] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[17])))) # (MD1L2 & (((PD1_sr[19])))) ) );


--ND1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

ND1_jdo[16] = DFFEAS(PD1_sr[16], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--EB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
EB1L85 = AMPP_FUNCTION(!A1L4, !EB1_state, !A1L8, !A1L13, !A1L3, !EB1_count[8]);


--key1_d2 is key1_d2
--register power-up is low

key1_d2 = DFFEAS(key1_d1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--EB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

EB1_td_shift[6] = AMPP_FUNCTION(A1L10, EB1L77, !A1L2, EB1L57);


--EB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

EB1_td_shift[7] = AMPP_FUNCTION(A1L10, EB1L78, !A1L2, EB1L57);


--EB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

EB1_write = AMPP_FUNCTION(A1L10, EB1L99, !A1L2, EB1L85);


--EB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

EB1_rdata[3] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[3], !ZD2_r_sync_rst, EB1L22);


--EB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
EB1L76 = AMPP_FUNCTION(!A1L4, !EB1_count[9], !A1L8, !EB1L71, !EB1_td_shift[6], !EB1_rdata[3]);


--PD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
PD1L71 = ( BD1_break_readreg[25] & ( (!MD1L2 & (((LD1_MonDReg[25])) # (A1L17))) # (MD1L2 & (((PD1_sr[27])))) ) ) # ( !BD1_break_readreg[25] & ( (!MD1L2 & (!A1L17 & ((LD1_MonDReg[25])))) # (MD1L2 & (((PD1_sr[27])))) ) );


--ND1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

ND1_jdo[24] = DFFEAS(PD1_sr[24], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--PD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

PD1_sr[7] = DFFEAS(PD1L85, A1L36,  ,  ,  ,  ,  ,  ,  );


--PD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
PD1L72 = ( BD1_break_readreg[5] & ( (!MD1L2 & (((LD1_MonDReg[5])) # (A1L17))) # (MD1L2 & (((PD1_sr[7])))) ) ) # ( !BD1_break_readreg[5] & ( (!MD1L2 & (!A1L17 & (LD1_MonDReg[5]))) # (MD1L2 & (((PD1_sr[7])))) ) );


--ND1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

ND1_jdo[7] = DFFEAS(PD1_sr[7], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2
LD1L83 = (!LD1_jtag_ram_rd_d1 & (!LD1_MonAReg[4] & (!LD1_MonAReg[3] & LD1_MonAReg[2])));


--LD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3
LD1L84 = ( LD1L83 & ( (!ND1_take_action_ocimem_b) # (ND1_jdo[7]) ) ) # ( !LD1L83 & ( (!ND1_take_action_ocimem_b & (LD1_jtag_ram_rd_d1 & (XD1_q_a[4]))) # (ND1_take_action_ocimem_b & (((ND1_jdo[7])))) ) );


--WB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4
WB1L24 = (TC1_d_writedata[2] & WB1_saved_grant[0]);


--MD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
MD1L3 = (!A1L40 & (A1L15 & A1L34));


--AE4_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

AE4_altera_reset_synchronizer_int_chain[1] = DFFEAS(AE4L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
PD1L73 = ( BD1_break_readreg[26] & ( (!MD1L2 & (((LD1_MonDReg[26])) # (A1L17))) # (MD1L2 & (((PD1_sr[28])))) ) ) # ( !BD1_break_readreg[26] & ( (!MD1L2 & (!A1L17 & ((LD1_MonDReg[26])))) # (MD1L2 & (((PD1_sr[28])))) ) );


--PD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
PD1L74 = ( LD1_MonDReg[27] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[27])))) # (MD1L2 & (((PD1_sr[29])))) ) ) # ( !LD1_MonDReg[27] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[27])))) # (MD1L2 & (((PD1_sr[29])))) ) );


--PD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
PD1L75 = ( LD1_MonDReg[28] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[28])))) # (MD1L2 & (((PD1_sr[30])))) ) ) # ( !LD1_MonDReg[28] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[28])))) # (MD1L2 & (((PD1_sr[30])))) ) );


--LD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

LD1_MonDReg[29] = DFFEAS(LD1L88, CLOCK_50,  ,  , LD1L50,  ,  ,  ,  );


--PD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
PD1L76 = ( LD1_MonDReg[29] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[29])))) # (MD1L2 & (((PD1_sr[31])))) ) ) # ( !LD1_MonDReg[29] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[29])))) # (MD1L2 & (((PD1_sr[31])))) ) );


--PD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~33
PD1L32 = ( A1L17 & ( (!A1L40 & (A1L15 & (A1L20 & !A1L16))) ) ) # ( !A1L17 & ( (!A1L40 & (A1L15 & A1L20)) ) );


--PD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
PD1L77 = (!A1L17 & (LD1_MonDReg[30])) # (A1L17 & ((BD1_break_readreg[30])));


--PD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
PD1L78 = (!A1L40 & (A1L15 & (A1L20 & !A1L16)));


--PD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
PD1L79 = ( PD1L77 & ( PD1L78 & ( (!MD1L2) # (PD1_sr[32]) ) ) ) # ( !PD1L77 & ( PD1L78 & ( (!MD1L2 & (!PD1L32 & (PD1_sr[31]))) # (MD1L2 & (((PD1_sr[32])))) ) ) ) # ( PD1L77 & ( !PD1L78 & ( (!MD1L2 & (!PD1L32 & (PD1_sr[31]))) # (MD1L2 & (((PD1_sr[32])))) ) ) ) # ( !PD1L77 & ( !PD1L78 & ( (!MD1L2 & (!PD1L32 & (PD1_sr[31]))) # (MD1L2 & (((PD1_sr[32])))) ) ) );


--PD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
PD1L80 = ( LD1_MonDReg[31] & ( (!MD1L2 & ((!A1L17) # ((BD1_break_readreg[31])))) # (MD1L2 & (((PD1_sr[33])))) ) ) # ( !LD1_MonDReg[31] & ( (!MD1L2 & (A1L17 & ((BD1_break_readreg[31])))) # (MD1L2 & (((PD1_sr[33])))) ) );


--DD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

DD1_resetlatch = DFFEAS(DD1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
PD1L81 = (!MD1L2 & (PD1L4 & ((DD1_resetlatch)))) # (MD1L2 & (((PD1_sr[34]))));


--ZB2_av_writebyteenable[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|av_writebyteenable[3]
ZB2_av_writebyteenable[3] = (!CC1L10 & (!CC1L12 & (XB2L1 & TC1_d_byteenable[3])));


--TC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~22
TC1L455 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[23]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[25]));


--TC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~23
TC1L452 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[20]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[22]));


--TC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~24
TC1L451 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[19])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[21])));


--TC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~25
TC1L454 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[22])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[24])));


--TC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~26
TC1L453 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[21]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[23]));


--TC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~27
TC1L457 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[25]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[27]));


--TC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~28
TC1L456 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[24]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[26]));


--TC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~29
TC1L459 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[27]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[29]));


--TC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~30
TC1L458 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[26]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[28]));


--TC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~31
TC1L460 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[28]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[30]));


--EB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

EB1_jupdate = AMPP_FUNCTION(!A1L10, EB1L20, !A1L2);


--WB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5
WB1L25 = (WB1_saved_grant[0] & TC1_d_writedata[22]);


--WB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34]
WB1_src_data[34] = ((WB1_saved_grant[0] & TC1_d_byteenable[2])) # (WB1_saved_grant[1]);


--PD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
PD1L82 = ( BD1_break_readreg[21] & ( (!MD1L2 & (((LD1_MonDReg[21])) # (A1L17))) # (MD1L2 & (((PD1_sr[23])))) ) ) # ( !BD1_break_readreg[21] & ( (!MD1L2 & (!A1L17 & (LD1_MonDReg[21]))) # (MD1L2 & (((PD1_sr[23])))) ) );


--ND1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

ND1_jdo[22] = DFFEAS(PD1_sr[22], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--PD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
PD1L83 = ( BD1_break_readreg[18] & ( (!MD1L2 & (((LD1_MonDReg[18])) # (A1L17))) # (MD1L2 & (((PD1_sr[20])))) ) ) # ( !BD1_break_readreg[18] & ( (!MD1L2 & (!A1L17 & ((LD1_MonDReg[18])))) # (MD1L2 & (((PD1_sr[20])))) ) );


--WB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6
WB1L26 = (WB1_saved_grant[0] & TC1_d_writedata[23]);


--WB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7
WB1L27 = (WB1_saved_grant[0] & TC1_d_writedata[24]);


--WB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35]
WB1_src_data[35] = ((WB1_saved_grant[0] & TC1_d_byteenable[3])) # (WB1_saved_grant[1]);


--WB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8
WB1L28 = (WB1_saved_grant[0] & TC1_d_writedata[25]);


--WB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9
WB1L29 = (WB1_saved_grant[0] & TC1_d_writedata[26]);


--AE3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

AE3_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !ZD2L10,  ,  ,  ,  ,  ,  );


--ND1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

ND1_jdo[14] = DFFEAS(PD1_sr[14], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10
WB1L30 = (WB1_saved_grant[0] & TC1_d_writedata[11]);


--WB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33]
WB1_src_data[33] = ((WB1_saved_grant[0] & TC1_d_byteenable[1])) # (WB1_saved_grant[1]);


--ND1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

ND1_jdo[15] = DFFEAS(PD1_sr[15], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
LD1L85 = ( ND1_jdo[15] & ( (((LD1_jtag_ram_rd_d1 & XD1_q_a[12])) # (LD1L83)) # (ND1_take_action_ocimem_b) ) ) # ( !ND1_jdo[15] & ( (!ND1_take_action_ocimem_b & (((LD1_jtag_ram_rd_d1 & XD1_q_a[12])) # (LD1L83))) ) );


--WB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11
WB1L31 = (WB1_saved_grant[0] & TC1_d_writedata[12]);


--WB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12
WB1L32 = (WB1_saved_grant[0] & TC1_d_writedata[13]);


--LD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
LD1L86 = ( XD1_q_a[14] & ( LD1L87 & ( (!ND1_take_action_ocimem_b) # (ND1_jdo[17]) ) ) ) # ( !XD1_q_a[14] & ( LD1L87 & ( (!ND1_take_action_ocimem_b & ((!LD1_jtag_rd_d1) # ((!LD1_jtag_ram_rd_d1)))) # (ND1_take_action_ocimem_b & (((ND1_jdo[17])))) ) ) ) # ( XD1_q_a[14] & ( !LD1L87 & ( (!ND1_take_action_ocimem_b & (LD1_jtag_rd_d1 & ((LD1_jtag_ram_rd_d1)))) # (ND1_take_action_ocimem_b & (((ND1_jdo[17])))) ) ) ) # ( !XD1_q_a[14] & ( !LD1L87 & ( (ND1_take_action_ocimem_b & ND1_jdo[17]) ) ) );


--WB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13
WB1L33 = (WB1_saved_grant[0] & TC1_d_writedata[14]);


--WB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14
WB1L34 = (WB1_saved_grant[0] & TC1_d_writedata[15]);


--WB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15
WB1L35 = (WB1_saved_grant[0] & TC1_d_writedata[16]);


--WB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16
WB1L36 = (TC1_d_writedata[4] & WB1_saved_grant[0]);


--ND1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

ND1_jdo[8] = DFFEAS(PD1_sr[8], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17
WB1L37 = (TC1_d_writedata[5] & WB1_saved_grant[0]);


--ND1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

ND1_jdo[12] = DFFEAS(PD1_sr[12], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18
WB1L38 = (WB1_saved_grant[0] & TC1_d_writedata[9]);


--WC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

WC1_writedata[27] = DFFEAS(WB1L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
LD1L155 = (!LD1_jtag_ram_access & ((WC1_writedata[27]))) # (LD1_jtag_ram_access & (LD1_MonDReg[27]));


--WC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

WC1_writedata[28] = DFFEAS(WB1L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
LD1L156 = (!LD1_jtag_ram_access & ((WC1_writedata[28]))) # (LD1_jtag_ram_access & (LD1_MonDReg[28]));


--WC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

WC1_writedata[29] = DFFEAS(WB1L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
LD1L157 = (!LD1_jtag_ram_access & ((WC1_writedata[29]))) # (LD1_jtag_ram_access & (LD1_MonDReg[29]));


--WC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

WC1_writedata[30] = DFFEAS(WB1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
LD1L158 = (!LD1_jtag_ram_access & ((WC1_writedata[30]))) # (LD1_jtag_ram_access & (LD1_MonDReg[30]));


--WC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

WC1_writedata[31] = DFFEAS(WB1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
LD1L159 = (!LD1_jtag_ram_access & ((WC1_writedata[31]))) # (LD1_jtag_ram_access & (LD1_MonDReg[31]));


--ND1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

ND1_jdo[13] = DFFEAS(PD1_sr[13], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19
WB1L39 = (WB1_saved_grant[0] & TC1_d_writedata[10]);


--ND1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

ND1_jdo[11] = DFFEAS(PD1_sr[11], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20
WB1L40 = (WB1_saved_grant[0] & TC1_d_writedata[8]);


--WB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21
WB1L41 = (WB1_saved_grant[0] & TC1_d_writedata[17]);


--WB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22
WB1L42 = (WB1_saved_grant[0] & TC1_d_writedata[18]);


--WB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23
WB1L43 = (WB1_saved_grant[0] & TC1_d_writedata[19]);


--WB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24
WB1L44 = (WB1_saved_grant[0] & TC1_d_writedata[21]);


--WB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25
WB1L45 = (WB1_saved_grant[0] & TC1_d_writedata[20]);


--ND1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

ND1_jdo[10] = DFFEAS(PD1_sr[10], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26
WB1L46 = (TC1_d_writedata[7] & WB1_saved_grant[0]);


--ND1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

ND1_jdo[9] = DFFEAS(PD1_sr[9], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27
WB1L47 = (TC1_d_writedata[6] & WB1_saved_grant[0]);


--key1_d1 is key1_d1
--register power-up is low

key1_d1 = DFFEAS(KEY[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--EB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

EB1_rdata[4] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[4], !ZD2_r_sync_rst, EB1L22);


--EB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
EB1L77 = AMPP_FUNCTION(!A1L4, !EB1_count[9], !A1L8, !EB1L71, !EB1_td_shift[7], !EB1_rdata[4]);


--EB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

EB1_rdata[5] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[5], !ZD2_r_sync_rst, EB1L22);


--EB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
EB1L78 = AMPP_FUNCTION(!EB1_count[9], !A1L8, !EB1L71, !EB1_td_shift[8], !EB1_rdata[5]);


--EB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

EB1_rdata[6] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[6], !ZD2_r_sync_rst, EB1L22);


--EB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
EB1L79 = AMPP_FUNCTION(!EB1_td_shift[9], !EB1_count[9], !EB1_rdata[6]);


--PD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
PD1L84 = (!A1L17 & (LD1_MonDReg[6])) # (A1L17 & ((BD1_break_readreg[6])));


--PD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
PD1L85 = ( PD1_sr[8] & ( PD1L84 & ( ((!MD1_virtual_state_cdr & ((PD1_sr[7]))) # (MD1_virtual_state_cdr & (!A1L16))) # (MD1L2) ) ) ) # ( !PD1_sr[8] & ( PD1L84 & ( (!MD1L2 & ((!MD1_virtual_state_cdr & ((PD1_sr[7]))) # (MD1_virtual_state_cdr & (!A1L16)))) ) ) ) # ( PD1_sr[8] & ( !PD1L84 & ( ((!MD1_virtual_state_cdr & PD1_sr[7])) # (MD1L2) ) ) ) # ( !PD1_sr[8] & ( !PD1L84 & ( (!MD1L2 & (!MD1_virtual_state_cdr & PD1_sr[7])) ) ) );


--DD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
DD1L12 = (!ND1_take_action_ocimem_a & (((DD1_resetlatch)) # (RD1_dreg[0]))) # (ND1_take_action_ocimem_a & (((!ND1_jdo[24] & DD1_resetlatch))));


--A1L9 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L9 = INPUT();


--EB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
EB1L20 = AMPP_FUNCTION(!A1L4, !A1L13, !A1L3, !EB1_jupdate, !A1L9);


--PD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
PD1L86 = ( BD1_break_readreg[22] & ( (!MD1L2 & (((LD1_MonDReg[22])) # (A1L17))) # (MD1L2 & (((PD1_sr[24])))) ) ) # ( !BD1_break_readreg[22] & ( (!MD1L2 & (!A1L17 & (LD1_MonDReg[22]))) # (MD1L2 & (((PD1_sr[24])))) ) );


--PD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

PD1_sr[15] = DFFEAS(PD1L92, A1L36,  ,  ,  ,  ,  ,  ,  );


--WB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28
WB1L48 = (WB1_saved_grant[0] & TC1_d_writedata[27]);


--WB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29
WB1L49 = (WB1_saved_grant[0] & TC1_d_writedata[28]);


--WB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30
WB1L50 = (WB1_saved_grant[0] & TC1_d_writedata[29]);


--WB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31
WB1L51 = (WB1_saved_grant[0] & TC1_d_writedata[30]);


--WB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32
WB1L52 = (WB1_saved_grant[0] & TC1_d_writedata[31]);


--PD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
PD1L87 = ( BD1_break_readreg[15] & ( (!MD1L2 & (((LD1_MonDReg[15])) # (A1L17))) # (MD1L2 & (((PD1_sr[17])))) ) ) # ( !BD1_break_readreg[15] & ( (!MD1L2 & (!A1L17 & ((LD1_MonDReg[15])))) # (MD1L2 & (((PD1_sr[17])))) ) );


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--PD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
PD1L88 = ( BD1_break_readreg[23] & ( (!MD1L2 & (((LD1_MonDReg[23])) # (A1L17))) # (MD1L2 & (((PD1_sr[25])))) ) ) # ( !BD1_break_readreg[23] & ( (!MD1L2 & (!A1L17 & ((LD1_MonDReg[23])))) # (MD1L2 & (((PD1_sr[25])))) ) );


--PD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
PD1L89 = ( BD1_break_readreg[7] & ( (!MD1L2 & (((LD1_MonDReg[7])) # (A1L17))) # (MD1L2 & (((PD1_sr[9])))) ) ) # ( !BD1_break_readreg[7] & ( (!MD1L2 & (!A1L17 & (LD1_MonDReg[7]))) # (MD1L2 & (((PD1_sr[9])))) ) );


--PD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
PD1L90 = ( BD1_break_readreg[13] & ( (!MD1L2 & (((LD1_MonDReg[13])) # (A1L17))) # (MD1L2 & (((PD1_sr[15])))) ) ) # ( !BD1_break_readreg[13] & ( (!MD1L2 & (!A1L17 & (LD1_MonDReg[13]))) # (MD1L2 & (((PD1_sr[15])))) ) );


--PD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

PD1_DRsize.010 = DFFEAS(PD1L33, A1L36,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--PD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
PD1L91 = ( PD1_sr[15] & ( BD1_break_readreg[14] & ( (!MD1_virtual_state_cdr) # ((!A1L16 & ((LD1_MonDReg[14]) # (A1L17)))) ) ) ) # ( !PD1_sr[15] & ( BD1_break_readreg[14] & ( (MD1_virtual_state_cdr & (!A1L16 & ((LD1_MonDReg[14]) # (A1L17)))) ) ) ) # ( PD1_sr[15] & ( !BD1_break_readreg[14] & ( (!MD1_virtual_state_cdr) # ((!A1L16 & (!A1L17 & LD1_MonDReg[14]))) ) ) ) # ( !PD1_sr[15] & ( !BD1_break_readreg[14] & ( (MD1_virtual_state_cdr & (!A1L16 & (!A1L17 & LD1_MonDReg[14]))) ) ) );


--PD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
PD1L92 = ( PD1L91 & ( (!MD1L2) # ((!PD1_DRsize.010 & ((PD1_sr[16]))) # (PD1_DRsize.010 & (A1L38))) ) ) # ( !PD1L91 & ( (MD1L2 & ((!PD1_DRsize.010 & ((PD1_sr[16]))) # (PD1_DRsize.010 & (A1L38)))) ) );


--PD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
PD1L93 = ( BD1_break_readreg[11] & ( (!MD1L2 & (((LD1_MonDReg[11])) # (A1L17))) # (MD1L2 & (((PD1_sr[13])))) ) ) # ( !BD1_break_readreg[11] & ( (!MD1L2 & (!A1L17 & (LD1_MonDReg[11]))) # (MD1L2 & (((PD1_sr[13])))) ) );


--PD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
PD1L94 = ( BD1_break_readreg[12] & ( (!MD1L2 & (((LD1_MonDReg[12])) # (A1L17))) # (MD1L2 & (((PD1_sr[14])))) ) ) # ( !BD1_break_readreg[12] & ( (!MD1L2 & (!A1L17 & (LD1_MonDReg[12]))) # (MD1L2 & (((PD1_sr[14])))) ) );


--PD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
PD1L95 = ( BD1_break_readreg[10] & ( (!MD1L2 & (((LD1_MonDReg[10])) # (A1L17))) # (MD1L2 & (((PD1_sr[12])))) ) ) # ( !BD1_break_readreg[10] & ( (!MD1L2 & (!A1L17 & (LD1_MonDReg[10]))) # (MD1L2 & (((PD1_sr[12])))) ) );


--PD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
PD1L96 = ( BD1_break_readreg[9] & ( (!MD1L2 & (((LD1_MonDReg[9])) # (A1L17))) # (MD1L2 & (((PD1_sr[11])))) ) ) # ( !BD1_break_readreg[9] & ( (!MD1L2 & (!A1L17 & (LD1_MonDReg[9]))) # (MD1L2 & (((PD1_sr[11])))) ) );


--PD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
PD1L97 = ( BD1_break_readreg[8] & ( (!MD1L2 & (((LD1_MonDReg[8])) # (A1L17))) # (MD1L2 & (((PD1_sr[10])))) ) ) # ( !BD1_break_readreg[8] & ( (!MD1L2 & (!A1L17 & (LD1_MonDReg[8]))) # (MD1L2 & (((PD1_sr[10])))) ) );


--PD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~55
PD1L33 = (A1L16 & A1L17);


--TC1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~9
TC1L872 = (!UB2L1 & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[8])))) # (UB2L1 & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[8])) # (ZB4_av_readdata_pre[8])));


--TC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~10
TC1L873 = ( TC1L870 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[0])))) ) ) # ( !TC1L870 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[0]))))) ) );


--TC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~11
TC1L881 = ( UB2L1 & ( ZB4_av_readdata_pre[11] & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[3])))) ) ) ) # ( !UB2L1 & ( ZB4_av_readdata_pre[11] & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[3]))))) ) ) ) # ( UB2L1 & ( !ZB4_av_readdata_pre[11] & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[3]))))) ) ) ) # ( !UB2L1 & ( !ZB4_av_readdata_pre[11] & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[3]))))) ) ) );


--TC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~12
TC1L878 = ( ZB1_av_readdata_pre[10] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[10])))) ) ) # ( !ZB1_av_readdata_pre[10] & ( (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[10]))) ) );


--TC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~13
TC1L879 = ( TC1L878 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[2]))))) ) ) # ( !TC1L878 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[2])))) ) );


--TC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~14
TC1L875 = ( ZB1_av_readdata_pre[9] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[9])))) ) ) # ( !ZB1_av_readdata_pre[9] & ( (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[9]))) ) );


--TC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~15
TC1L876 = ( TC1L875 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[1]))))) ) ) # ( !TC1L875 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[1])))) ) );


--TC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~16
TC1L883 = ( ZB1_av_readdata_pre[12] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L28 & ((!UB2L1) # (!ZB4_av_readdata_pre[12])))) ) ) # ( !ZB1_av_readdata_pre[12] & ( (!HC1L28 & ((!UB2L1) # (!ZB4_av_readdata_pre[12]))) ) );


--TC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~17
TC1L884 = ( TC1L883 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[4]))))) ) ) # ( !TC1L883 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[4])))) ) );


--TC1L892 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~18
TC1L892 = ( ZB1_av_readdata_pre[15] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[15])))) ) ) # ( !ZB1_av_readdata_pre[15] & ( (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[15]))) ) );


--TC1L893 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~19
TC1L893 = ( TC1L892 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[7]))))) ) ) # ( !TC1L892 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[7])))) ) );


--TC1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~20
TC1L889 = ( ZB1_av_readdata_pre[14] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L28 & ((!UB2L1) # (!ZB4_av_readdata_pre[14])))) ) ) # ( !ZB1_av_readdata_pre[14] & ( (!HC1L28 & ((!UB2L1) # (!ZB4_av_readdata_pre[14]))) ) );


--TC1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~21
TC1L890 = ( TC1L889 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[6]))))) ) ) # ( !TC1L889 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[6])))) ) );


--TC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~22
TC1L886 = (!UB2L1 & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[13])))) # (UB2L1 & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[13])) # (ZB4_av_readdata_pre[13])));


--TC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~23
TC1L887 = ( TC1L870 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[5])))) ) ) # ( !TC1L870 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte2_data[5]))))) ) );


--PD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
PD1L98 = ( RD2_dreg[0] & ( (!MD1_virtual_state_cdr & (PD1_sr[35])) # (MD1_virtual_state_cdr & ((!A1L16 & ((!A1L17))) # (A1L16 & (PD1_sr[35] & A1L17)))) ) ) # ( !RD2_dreg[0] & ( (PD1_sr[35] & ((!MD1_virtual_state_cdr) # ((A1L16 & A1L17)))) ) );


--TC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~9
TC1L905 = (!UB2L1 & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[16])))) # (UB2L1 & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[16])) # (ZB4_av_readdata_pre[16])));


--TC1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~10
TC1L906 = ( TC1L903 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[0])))) ) ) # ( !TC1L903 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[0]))))) ) );


--TC1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~11
TC1L914 = (!UB2L1 & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[19])))) # (UB2L1 & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[19])) # (ZB4_av_readdata_pre[19])));


--TC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~12
TC1L915 = ( TC1L903 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[3])))) ) ) # ( !TC1L903 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[3]))))) ) );


--TC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~13
TC1L911 = ( ZB1_av_readdata_pre[18] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L28 & ((!UB2L1) # (!ZB4_av_readdata_pre[18])))) ) ) # ( !ZB1_av_readdata_pre[18] & ( (!HC1L28 & ((!UB2L1) # (!ZB4_av_readdata_pre[18]))) ) );


--TC1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~14
TC1L912 = ( TC1L911 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[2]))))) ) ) # ( !TC1L911 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[2])))) ) );


--TC1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~15
TC1L908 = ( ZB1_av_readdata_pre[17] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[17])))) ) ) # ( !ZB1_av_readdata_pre[17] & ( (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[17]))) ) );


--TC1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~16
TC1L909 = ( TC1L908 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[1]))))) ) ) # ( !TC1L908 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[1])))) ) );


--TC1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~17
TC1L917 = ( ZB1_av_readdata_pre[20] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[20])))) ) ) # ( !ZB1_av_readdata_pre[20] & ( (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[20]))) ) );


--TC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~18
TC1L918 = ( TC1L917 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[4]))))) ) ) # ( !TC1L917 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[4])))) ) );


--TC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~19
TC1L926 = ( UB2L1 & ( ZB4_av_readdata_pre[23] & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[7])))) ) ) ) # ( !UB2L1 & ( ZB4_av_readdata_pre[23] & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[7]))))) ) ) ) # ( UB2L1 & ( !ZB4_av_readdata_pre[23] & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[7]))))) ) ) ) # ( !UB2L1 & ( !ZB4_av_readdata_pre[23] & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[7]))))) ) ) );


--TC1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~20
TC1L923 = (!UB2L1 & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[22])))) # (UB2L1 & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[22])) # (ZB4_av_readdata_pre[22])));


--TC1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~21
TC1L924 = ( TC1L903 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[6])))) ) ) # ( !TC1L903 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[6]))))) ) );


--TC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~22
TC1L920 = (!UB2L1 & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[21])))) # (UB2L1 & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[21])) # (ZB4_av_readdata_pre[21])));


--TC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~23
TC1L921 = ( TC1L903 & ( (!TC1_av_ld_aligning_data) # ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[5])))) ) ) # ( !TC1L903 & ( (TC1_av_ld_aligning_data & ((!TC1L660 & (TC1L840)) # (TC1L660 & ((TC1_av_ld_byte3_data[5]))))) ) );


--LD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6
LD1L87 = ( LD1_MonAReg[2] & ( (!LD1_jtag_rd_d1 & (LD1_MonDReg[14])) # (LD1_jtag_rd_d1 & (((LD1_MonAReg[4] & !LD1_MonAReg[3])))) ) ) # ( !LD1_MonAReg[2] & ( (!LD1_jtag_rd_d1 & (LD1_MonDReg[14])) # (LD1_jtag_rd_d1 & (((!LD1_MonAReg[4] & !LD1_MonAReg[3])))) ) );


--HC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
HC1L5 = ( ZB1_av_readdata_pre[0] & ( ZB6_av_readdata_pre[0] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB6_read_latency_shift_reg[0] & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[0])))) ) ) ) # ( !ZB1_av_readdata_pre[0] & ( ZB6_av_readdata_pre[0] & ( (!ZB6_read_latency_shift_reg[0] & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[0]))) ) ) ) # ( ZB1_av_readdata_pre[0] & ( !ZB6_av_readdata_pre[0] & ( (!ZB1_read_latency_shift_reg[0] & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[0]))) ) ) ) # ( !ZB1_av_readdata_pre[0] & ( !ZB6_av_readdata_pre[0] & ( (!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[0]) ) ) );


--HC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1
HC1L6 = (!HC1L27 & (HC1L5 & ((!UB2L1) # (!ZB4_av_readdata_pre[0]))));


--HC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~2
HC1L8 = ( ZB1_av_readdata_pre[1] & ( ZB6_av_readdata_pre[1] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB6_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[1])))) ) ) ) # ( !ZB1_av_readdata_pre[1] & ( ZB6_av_readdata_pre[1] & ( (!ZB6_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[1]))) ) ) ) # ( ZB1_av_readdata_pre[1] & ( !ZB6_av_readdata_pre[1] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[1]))) ) ) ) # ( !ZB1_av_readdata_pre[1] & ( !ZB6_av_readdata_pre[1] & ( (!UB2L1) # (!ZB4_av_readdata_pre[1]) ) ) );


--HC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~3
HC1L9 = (HC1L8 & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[1])));


--HC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~4
HC1L11 = ( ZB1_av_readdata_pre[2] & ( ZB6_av_readdata_pre[2] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB6_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[2])))) ) ) ) # ( !ZB1_av_readdata_pre[2] & ( ZB6_av_readdata_pre[2] & ( (!ZB6_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[2]))) ) ) ) # ( ZB1_av_readdata_pre[2] & ( !ZB6_av_readdata_pre[2] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[2]))) ) ) ) # ( !ZB1_av_readdata_pre[2] & ( !ZB6_av_readdata_pre[2] & ( (!UB2L1) # (!ZB4_av_readdata_pre[2]) ) ) );


--HC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~5
HC1L12 = (HC1L11 & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[2])));


--HC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~6
HC1L14 = ( ZB1_av_readdata_pre[3] & ( ZB6_av_readdata_pre[3] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB6_read_latency_shift_reg[0] & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[3])))) ) ) ) # ( !ZB1_av_readdata_pre[3] & ( ZB6_av_readdata_pre[3] & ( (!ZB6_read_latency_shift_reg[0] & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[3]))) ) ) ) # ( ZB1_av_readdata_pre[3] & ( !ZB6_av_readdata_pre[3] & ( (!ZB1_read_latency_shift_reg[0] & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[3]))) ) ) ) # ( !ZB1_av_readdata_pre[3] & ( !ZB6_av_readdata_pre[3] & ( (!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[3]) ) ) );


--HC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~7
HC1L15 = (!HC1L27 & (HC1L14 & ((!UB2L1) # (!ZB4_av_readdata_pre[3]))));


--HC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~8
HC1L17 = ( ZB1_av_readdata_pre[4] & ( ZB3_av_readdata_pre[28] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB3_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[4])))) ) ) ) # ( !ZB1_av_readdata_pre[4] & ( ZB3_av_readdata_pre[28] & ( (!ZB3_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[4]))) ) ) ) # ( ZB1_av_readdata_pre[4] & ( !ZB3_av_readdata_pre[28] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[4]))) ) ) ) # ( !ZB1_av_readdata_pre[4] & ( !ZB3_av_readdata_pre[28] & ( (!UB2L1) # (!ZB4_av_readdata_pre[4]) ) ) );


--HC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~9
HC1L18 = (HC1L17 & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[4])));


--HC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~10
HC1L20 = ( ZB1_av_readdata_pre[5] & ( ZB7_av_readdata_pre[5] & ( (!ZB7_read_latency_shift_reg[0] & (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[5])))) ) ) ) # ( !ZB1_av_readdata_pre[5] & ( ZB7_av_readdata_pre[5] & ( (!ZB7_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[5]))) ) ) ) # ( ZB1_av_readdata_pre[5] & ( !ZB7_av_readdata_pre[5] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[5]))) ) ) ) # ( !ZB1_av_readdata_pre[5] & ( !ZB7_av_readdata_pre[5] & ( (!UB2L1) # (!ZB4_av_readdata_pre[5]) ) ) );


--HC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~11
HC1L21 = (ZB2_read_latency_shift_reg[0] & R1L1Q);


--HC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~12
HC1L23 = ( ZB3_av_readdata_pre[28] & ( ZB1_av_readdata_pre[6] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB3_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[6])))) ) ) ) # ( !ZB3_av_readdata_pre[28] & ( ZB1_av_readdata_pre[6] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[6]))) ) ) ) # ( ZB3_av_readdata_pre[28] & ( !ZB1_av_readdata_pre[6] & ( (!ZB3_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[6]))) ) ) ) # ( !ZB3_av_readdata_pre[28] & ( !ZB1_av_readdata_pre[6] & ( (!UB2L1) # (!ZB4_av_readdata_pre[6]) ) ) );


--HC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~13
HC1L24 = (HC1L23 & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[6])));


--HC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~14
HC1L26 = ( ZB1_av_readdata_pre[7] & ( ZB7_av_readdata_pre[7] & ( (!ZB7_read_latency_shift_reg[0] & (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[7])))) ) ) ) # ( !ZB1_av_readdata_pre[7] & ( ZB7_av_readdata_pre[7] & ( (!ZB7_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[7]))) ) ) ) # ( ZB1_av_readdata_pre[7] & ( !ZB7_av_readdata_pre[7] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[7]))) ) ) ) # ( !ZB1_av_readdata_pre[7] & ( !ZB7_av_readdata_pre[7] & ( (!UB2L1) # (!ZB4_av_readdata_pre[7]) ) ) );


--HC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
HC1L37 = (ZB2_read_latency_shift_reg[0] & R1L5Q);


--HC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11
HC1L38 = (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[30])));


--HC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12
HC1L39 = (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[29])));


--HC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13
HC1L40 = (!UB2L1 & (((ZB3_read_latency_shift_reg[0] & ZB3_av_readdata_pre[28])))) # (UB2L1 & (((ZB3_read_latency_shift_reg[0] & ZB3_av_readdata_pre[28])) # (ZB4_av_readdata_pre[28])));


--HC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14
HC1L41 = (!HC1L27 & ((!UB2L1) # (!ZB4_av_readdata_pre[26])));


--HC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15
HC1L42 = (!HC1L28 & ((!UB2L1) # (!ZB4_av_readdata_pre[25])));


--TC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
TC1L209 = ( TC1_D_iw[16] & ( TC1_D_iw[15] & ( (TC1_D_iw[14] & (TC1_D_iw[13] & (!TC1_D_iw[12] & TC1_D_iw[11]))) ) ) ) # ( TC1_D_iw[16] & ( !TC1_D_iw[15] & ( (TC1_D_iw[13] & ((!TC1_D_iw[12]) # ((!TC1_D_iw[14] & TC1_D_iw[11])))) ) ) );


--TC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
TC1L199 = ( !TC1_D_iw[0] & ( (TC1_D_iw[4] & (!TC1_D_iw[3] & (!TC1_D_iw[2] $ (TC1_D_iw[1])))) ) );


--TC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
TC1L200 = ( !TC1_D_iw[12] & ( TC1_D_iw[11] & ( (TC1_D_iw[16] & (TC1_D_iw[15] & (TC1_D_iw[14] & !TC1_D_iw[13]))) ) ) ) # ( !TC1_D_iw[12] & ( !TC1_D_iw[11] & ( (!TC1_D_iw[13] & (!TC1_D_iw[15] $ (!TC1_D_iw[14]))) ) ) );


--TC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
TC1L236 = ( !TC1_D_iw[12] & ( (TC1_D_iw[14] & (TC1_D_iw[13] & (!TC1_D_iw[16] $ (!TC1_D_iw[15])))) ) );


--TC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
TC1L237 = ( TC1_D_iw[12] & ( TC1_D_iw[11] & ( (TC1_D_iw[16] & (!TC1_D_iw[15] & (!TC1_D_iw[14] & TC1_D_iw[13]))) ) ) ) # ( !TC1_D_iw[12] & ( TC1_D_iw[11] & ( (TC1_D_iw[16] & (TC1_D_iw[13] & ((!TC1_D_iw[14]) # (TC1_D_iw[15])))) ) ) ) # ( !TC1_D_iw[12] & ( !TC1_D_iw[11] & ( (TC1_D_iw[16] & (!TC1_D_iw[14] & TC1_D_iw[13])) ) ) );


--TC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
TC1L225 = ( TC1_D_iw[0] & ( (TC1_D_iw[1] & ((!TC1_D_iw[4]) # ((!TC1_D_iw[3] & TC1_D_iw[2])))) ) );


--TC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1
TC1L306 = ( TC1_D_iw[0] & ( (TC1_D_iw[2] & (!TC1_D_iw[1] & ((!TC1_D_iw[4]) # (!TC1_D_iw[3])))) ) );


--TC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
TC1L210 = ( TC1_D_iw[1] & ( TC1_D_iw[0] & ( (!TC1_D_iw[5] & (TC1_D_iw[4] & (TC1_D_iw[3] & TC1_D_iw[2]))) ) ) ) # ( !TC1_D_iw[1] & ( TC1_D_iw[0] & ( (!TC1_D_iw[5] & (TC1_D_iw[4] & (TC1_D_iw[3] & TC1_D_iw[2]))) # (TC1_D_iw[5] & (!TC1_D_iw[4] & ((!TC1_D_iw[2])))) ) ) ) # ( TC1_D_iw[1] & ( !TC1_D_iw[0] & ( (TC1_D_iw[5] & (!TC1_D_iw[4] & (!TC1_D_iw[3] & !TC1_D_iw[2]))) ) ) );


--TC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
TC1L211 = ( !TC1_D_iw[1] & ( TC1_D_iw[0] & ( (!TC1_D_iw[5] & (!TC1_D_iw[2] & ((TC1_D_iw[3]) # (TC1_D_iw[4])))) ) ) ) # ( TC1_D_iw[1] & ( !TC1_D_iw[0] & ( (!TC1_D_iw[5] & (!TC1_D_iw[2] & ((TC1_D_iw[3]) # (TC1_D_iw[4])))) ) ) );


--TC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
TC1L212 = ( TC1_D_iw[1] & ( TC1_D_iw[0] & ( (TC1_D_iw[5] & (TC1_D_iw[4] & (TC1_D_iw[3] & TC1_D_iw[2]))) ) ) ) # ( !TC1_D_iw[1] & ( TC1_D_iw[0] & ( (TC1_D_iw[5] & (TC1_D_iw[4] & ((!TC1_D_iw[2]) # (TC1_D_iw[3])))) ) ) ) # ( TC1_D_iw[1] & ( !TC1_D_iw[0] & ( (TC1_D_iw[5] & (TC1_D_iw[4] & (TC1_D_iw[3] & TC1_D_iw[2]))) ) ) ) # ( !TC1_D_iw[1] & ( !TC1_D_iw[0] & ( (TC1_D_iw[5] & (TC1_D_iw[4] & (TC1_D_iw[3] & !TC1_D_iw[2]))) ) ) );


--TC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
TC1L218 = ( TC1_D_iw[16] & ( !TC1_D_iw[15] & ( (TC1_D_iw[13] & ((!TC1_D_iw[11] & ((!TC1_D_iw[12]))) # (TC1_D_iw[11] & (!TC1_D_iw[14])))) ) ) );


--TC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
TC1L219 = ( TC1_D_iw[12] & ( TC1_D_iw[11] & ( (!TC1_D_iw[16] & (((TC1_D_iw[13])))) # (TC1_D_iw[16] & ((!TC1_D_iw[15] & ((!TC1_D_iw[13]) # (TC1_D_iw[14]))) # (TC1_D_iw[15] & ((!TC1_D_iw[14]) # (TC1_D_iw[13]))))) ) ) ) # ( !TC1_D_iw[12] & ( TC1_D_iw[11] & ( (!TC1_D_iw[16] & (TC1_D_iw[15] & ((!TC1_D_iw[14]) # (!TC1_D_iw[13])))) # (TC1_D_iw[16] & (!TC1_D_iw[15] & (!TC1_D_iw[14] & !TC1_D_iw[13]))) ) ) ) # ( TC1_D_iw[12] & ( !TC1_D_iw[11] & ( (!TC1_D_iw[16] & (!TC1_D_iw[15] & (TC1_D_iw[14] & !TC1_D_iw[13]))) # (TC1_D_iw[16] & (!TC1_D_iw[13] $ (((TC1_D_iw[15] & TC1_D_iw[14]))))) ) ) ) # ( !TC1_D_iw[12] & ( !TC1_D_iw[11] & ( (!TC1_D_iw[16] & (!TC1_D_iw[14] & (!TC1_D_iw[15] $ (TC1_D_iw[13])))) # (TC1_D_iw[16] & (TC1_D_iw[15] & (TC1_D_iw[14]))) ) ) );


--TC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
TC1L220 = ( TC1_D_iw[12] & ( TC1_D_iw[11] & ( (TC1_D_iw[16] & (!TC1_D_iw[15] & !TC1_D_iw[13])) ) ) ) # ( !TC1_D_iw[12] & ( TC1_D_iw[11] & ( (!TC1_D_iw[13] & ((!TC1_D_iw[16] & (TC1_D_iw[15] & TC1_D_iw[14])) # (TC1_D_iw[16] & (!TC1_D_iw[15] & !TC1_D_iw[14])))) ) ) ) # ( TC1_D_iw[12] & ( !TC1_D_iw[11] & ( (TC1_D_iw[16] & (!TC1_D_iw[15] & !TC1_D_iw[13])) ) ) );


--TC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
TC1L221 = ( TC1_D_iw[12] & ( TC1_D_iw[11] & ( (!TC1_D_iw[16] & (!TC1_D_iw[15] & (TC1_D_iw[14] & TC1_D_iw[13]))) ) ) ) # ( !TC1_D_iw[12] & ( TC1_D_iw[11] & ( (!TC1_D_iw[16] & (TC1_D_iw[15] & !TC1_D_iw[14])) ) ) ) # ( TC1_D_iw[12] & ( !TC1_D_iw[11] & ( (!TC1_D_iw[16] & (!TC1_D_iw[15] & (TC1_D_iw[14] & !TC1_D_iw[13]))) ) ) ) # ( !TC1_D_iw[12] & ( !TC1_D_iw[11] & ( (!TC1_D_iw[16] & (!TC1_D_iw[14] & (!TC1_D_iw[15] $ (TC1_D_iw[13])))) ) ) );


--TC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
TC1L222 = ( TC1_D_iw[12] & ( TC1_D_iw[11] & ( (TC1_D_iw[16] & ((!TC1_D_iw[15] & (TC1_D_iw[14] & TC1_D_iw[13])) # (TC1_D_iw[15] & (!TC1_D_iw[14])))) ) ) ) # ( TC1_D_iw[12] & ( !TC1_D_iw[11] & ( (TC1_D_iw[16] & (TC1_D_iw[15] & (!TC1_D_iw[14] & !TC1_D_iw[13]))) ) ) ) # ( !TC1_D_iw[12] & ( !TC1_D_iw[11] & ( (TC1_D_iw[16] & (TC1_D_iw[15] & TC1_D_iw[14])) ) ) );


--TC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1
TC1L250 = ( !TC1_D_iw[1] & ( !TC1_D_iw[0] & ( (TC1_D_iw[5] & (!TC1_D_iw[2] & (!TC1_D_iw[4] $ (!TC1_D_iw[3])))) ) ) );


--TC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
TC1L197 = ( TC1_D_iw[1] & ( !TC1_D_iw[0] & ( (TC1_D_iw[2] & ((!TC1_D_iw[4] & ((!TC1_D_iw[3]))) # (TC1_D_iw[4] & (!TC1_D_iw[5] & TC1_D_iw[3])))) ) ) ) # ( !TC1_D_iw[1] & ( !TC1_D_iw[0] & ( (!TC1_D_iw[2] & ((!TC1_D_iw[5] & (TC1_D_iw[4] & TC1_D_iw[3])) # (TC1_D_iw[5] & (!TC1_D_iw[4] & !TC1_D_iw[3])))) ) ) );


--TC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
TC1L201 = ( !TC1_D_iw[0] & ( (!TC1_D_iw[4] & (TC1_D_iw[3] & (!TC1_D_iw[2] $ (TC1_D_iw[1])))) ) );


--TC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
TC1L198 = ( !TC1_D_iw[12] & ( !TC1_D_iw[11] & ( (!TC1_D_iw[13] & ((!TC1_D_iw[16] & ((TC1_D_iw[14]))) # (TC1_D_iw[16] & (!TC1_D_iw[15])))) ) ) );


--TC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
TC1L227 = ( TC1_D_iw[0] & ( TC1L226 ) ) # ( !TC1_D_iw[0] & ( TC1L226 ) ) # ( !TC1_D_iw[0] & ( !TC1L226 & ( (TC1_D_iw[2] & (!TC1_D_iw[1] & ((TC1_D_iw[3]) # (TC1_D_iw[4])))) ) ) );


--TC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
TC1L228 = ( !TC1_D_iw[1] & ( !TC1_D_iw[0] & ( (!TC1_D_iw[5] & (TC1_D_iw[2] & ((TC1_D_iw[3]) # (TC1_D_iw[4])))) ) ) );


--TC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
TC1L242 = ( TC1_D_iw[12] & ( TC1_D_iw[11] & ( (!TC1_D_iw[13] & ((!TC1_D_iw[16]) # ((TC1_D_iw[15] & TC1_D_iw[14])))) ) ) ) # ( TC1_D_iw[12] & ( !TC1_D_iw[11] & ( (!TC1_D_iw[13] & ((!TC1_D_iw[14] & (!TC1_D_iw[16])) # (TC1_D_iw[14] & ((TC1_D_iw[15]))))) ) ) );


--TC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
TC1L243 = (TC1L242 & TC1L547);


--ZD2L8 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]~0
ZD2L8 = !ZD2_altera_reset_synchronizer_int_chain[3];


--EB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
EB1L54 = AMPP_FUNCTION(!T1_t_dav);


--LC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
LC1L6 = !LC1L2;


--WB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0
WB1L2 = !WB1L53;


--LC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
LC2L6 = !LC2L2;


--WB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0
WB2L2 = !WB2L55;


--ZB3L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]~0
ZB3L4 = !TC1_W_alu_result[2];


--AD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
AD1L5 = !WC1_writedata[0];


--AD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1
AD1L7 = !WC1_writedata[1];


--ZB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
ZB1L15 = !NB1_b_full;


--EB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
EB1L36 = AMPP_FUNCTION(!EB1_read);


--EB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
EB1L99 = AMPP_FUNCTION(!EB1_write);


--AE4L4 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
AE4L4 = GND;


--A1L63 is ~GND
A1L63 = GND;


--EB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
EB1L16 = AMPP_FUNCTION(!EB1_count[9]);


--TC1L392 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
TC1L392 = !TC1_E_shift_rot_cnt[0];


--LD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
LD1L3 = !LD1L2;


