// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_filter_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 9'b1;
parameter    ap_ST_st2_fsm_1 = 9'b10;
parameter    ap_ST_st3_fsm_2 = 9'b100;
parameter    ap_ST_st4_fsm_3 = 9'b1000;
parameter    ap_ST_st5_fsm_4 = 9'b10000;
parameter    ap_ST_st6_fsm_5 = 9'b100000;
parameter    ap_ST_st7_fsm_6 = 9'b1000000;
parameter    ap_ST_pp0_stg0_fsm_7 = 9'b10000000;
parameter    ap_ST_st16_fsm_8 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv11_7FE = 11'b11111111110;
parameter    ap_const_lv14_3FFE = 14'b11111111111110;
parameter    ap_const_lv14_2 = 14'b10;
parameter    ap_const_lv12_4 = 12'b100;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv13_6 = 13'b110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm = 9'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_27;
reg   [11:0] p_029_0_i_reg_670;
wire   [12:0] rows_cast_fu_681_p1;
reg   [12:0] rows_cast_reg_3186;
wire   [12:0] cols_cast_fu_685_p1;
reg   [12:0] cols_cast_reg_3197;
wire   [1:0] tmp_5_fu_689_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_78;
wire   [1:0] tmp_8_fu_701_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_87;
wire   [1:0] tmp_2_fu_713_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_96;
wire   [12:0] heightloop_fu_725_p2;
reg   [12:0] heightloop_reg_3501;
wire   [0:0] tmp_3_fu_719_p2;
wire   [12:0] widthloop_fu_730_p2;
reg   [12:0] widthloop_reg_3506;
wire  signed [12:0] tmp_4_fu_735_p2;
reg  signed [12:0] tmp_4_reg_3511;
wire   [1:0] p_neg313_i_cast_fu_743_p2;
reg   [1:0] p_neg313_i_cast_reg_3518;
wire  signed [12:0] ref_fu_749_p2;
reg  signed [12:0] ref_reg_3530;
wire   [0:0] tmp_15_fu_754_p2;
reg   [0:0] tmp_15_reg_3535;
wire  signed [10:0] tmp_16_fu_770_p2;
reg  signed [10:0] tmp_16_reg_3541;
wire  signed [13:0] tmp_296_1_fu_787_p2;
reg  signed [13:0] tmp_296_1_reg_3546;
wire   [1:0] tmp_19_fu_793_p1;
reg   [1:0] tmp_19_reg_3551;
wire   [0:0] tmp_326_2_fu_797_p2;
reg   [0:0] tmp_326_2_reg_3556;
wire   [13:0] tmp_334_2_fu_813_p2;
reg   [13:0] tmp_334_2_reg_3565;
wire   [1:0] tmp_21_fu_819_p1;
reg   [1:0] tmp_21_reg_3571;
wire   [11:0] i_V_fu_832_p2;
reg   [11:0] i_V_reg_3579;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_134;
wire   [0:0] tmp_12_fu_838_p2;
reg   [0:0] tmp_12_reg_3584;
wire   [0:0] tmp_10_fu_827_p2;
wire   [0:0] tmp_23_fu_850_p2;
reg   [0:0] tmp_23_reg_3589;
wire   [0:0] or_cond6_2_fu_877_p2;
reg   [0:0] or_cond6_2_reg_3594;
reg   [0:0] tmp_25_reg_3599;
wire   [1:0] tmp_26_fu_891_p3;
reg   [1:0] tmp_26_reg_3603;
wire   [0:0] tmp_322_2_fu_898_p2;
reg   [0:0] tmp_322_2_reg_3610;
wire   [1:0] tmp_30_fu_912_p3;
reg   [1:0] tmp_30_reg_3615;
wire   [0:0] or_cond_i_i_2_1_fu_937_p2;
reg   [0:0] or_cond_i_i_2_1_reg_3620;
wire   [0:0] tmp_331_2_1_fu_965_p2;
reg   [0:0] tmp_331_2_1_reg_3626;
wire   [0:0] sel_tmp8_demorgan_fu_977_p2;
reg   [0:0] sel_tmp8_demorgan_reg_3631;
wire   [1:0] tmp_36_fu_983_p1;
reg   [1:0] tmp_36_reg_3636;
wire   [1:0] tmp_37_fu_987_p1;
reg   [1:0] tmp_37_reg_3641;
wire   [1:0] tmp_38_fu_991_p2;
reg   [1:0] tmp_38_reg_3646;
wire   [0:0] tmp_41_fu_1003_p3;
reg   [0:0] tmp_41_reg_3651;
wire   [0:0] tmp_322_2_2_fu_1017_p2;
reg   [0:0] tmp_322_2_2_reg_3656;
wire   [0:0] or_cond_i_i_2_2_fu_1022_p2;
reg   [0:0] or_cond_i_i_2_2_reg_3661;
wire   [0:0] tmp_331_2_2_fu_1050_p2;
reg   [0:0] tmp_331_2_2_reg_3667;
wire   [1:0] tmp_49_fu_1062_p1;
reg   [1:0] tmp_49_reg_3672;
wire   [1:0] tmp_50_fu_1066_p1;
reg   [1:0] tmp_50_reg_3677;
wire   [1:0] tmp_54_fu_1070_p2;
reg   [1:0] tmp_54_reg_3682;
wire   [1:0] tmp_31_fu_1086_p3;
reg   [1:0] tmp_31_reg_3687;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_187;
wire   [0:0] or_cond4_fu_1118_p2;
reg   [0:0] or_cond4_reg_3692;
wire   [1:0] tmp_35_fu_1124_p3;
reg   [1:0] tmp_35_reg_3697;
wire   [1:0] tmp_39_fu_1131_p3;
reg   [1:0] tmp_39_reg_3702;
wire   [0:0] or_cond5_fu_1166_p2;
reg   [0:0] or_cond5_reg_3707;
wire   [1:0] tmp_43_fu_1172_p3;
reg   [1:0] tmp_43_reg_3712;
wire   [1:0] tmp_46_fu_1179_p3;
reg   [1:0] tmp_46_reg_3717;
wire   [0:0] brmerge1_fu_1184_p2;
reg   [0:0] brmerge1_reg_3722;
wire   [1:0] locy_2_0_t_fu_1188_p2;
reg   [1:0] locy_2_0_t_reg_3726;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_210;
wire   [1:0] locy_2_1_t_fu_1197_p2;
reg   [1:0] locy_2_1_t_reg_3733;
wire   [1:0] locy_2_2_t_fu_1207_p2;
reg   [1:0] locy_2_2_t_reg_3740;
wire   [0:0] tmp_13_fu_1216_p2;
reg   [0:0] tmp_13_reg_3747;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_7;
reg    ap_sig_bdd_223;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3747_pp0_it2;
reg   [0:0] or_cond_i335_i_reg_3791;
reg   [0:0] ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2;
reg    ap_sig_bdd_250;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg   [0:0] or_cond307_i_reg_3756;
reg   [0:0] ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6;
reg    ap_sig_bdd_272;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3747_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3747_pp0_it3;
wire   [11:0] j_V_fu_1221_p2;
wire   [0:0] or_cond307_i_fu_1243_p2;
reg   [0:0] ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it5;
wire  signed [12:0] ImagLoc_x_fu_1248_p2;
reg  signed [12:0] ImagLoc_x_reg_3760;
wire   [1:0] tmp_59_fu_1254_p1;
reg   [1:0] tmp_59_reg_3766;
reg   [1:0] ap_reg_ppstg_tmp_59_reg_3766_pp0_it1;
reg   [1:0] ap_reg_ppstg_tmp_59_reg_3766_pp0_it2;
wire   [10:0] tmp_60_fu_1258_p1;
reg   [10:0] tmp_60_reg_3773;
wire   [0:0] tmp_61_fu_1262_p3;
reg   [0:0] tmp_61_reg_3778;
wire   [0:0] tmp_17_fu_1276_p2;
reg   [0:0] tmp_17_reg_3783;
wire   [0:0] or_cond_i335_i_fu_1281_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3;
reg   [0:0] tmp_62_reg_3798;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_3798_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_3798_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_3798_pp0_it3;
wire   [12:0] p_assign_7_fu_1295_p2;
reg   [12:0] p_assign_7_reg_3815;
wire   [0:0] tmp_27_fu_1301_p2;
reg   [0:0] tmp_27_reg_3820;
reg   [0:0] ap_reg_ppstg_tmp_27_reg_3820_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_27_reg_3820_pp0_it2;
wire   [0:0] tmp_320_1_fu_1306_p2;
reg   [0:0] tmp_320_1_reg_3824;
reg   [0:0] ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2;
wire   [1:0] col_assign_1_t_fu_1311_p2;
reg   [1:0] col_assign_1_t_reg_3828;
reg   [1:0] ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it1;
reg   [1:0] ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it2;
wire   [0:0] tmp_320_2_fu_1316_p2;
reg   [0:0] tmp_320_2_reg_3832;
reg   [0:0] ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2;
wire   [1:0] col_assign_2_t_fu_1321_p2;
reg   [1:0] col_assign_2_t_reg_3836;
reg   [1:0] ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it1;
reg   [1:0] ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it2;
wire   [10:0] tmp_63_fu_1334_p1;
reg   [10:0] tmp_63_reg_3840;
wire   [10:0] sel_tmp_fu_1348_p3;
reg   [10:0] sel_tmp_reg_3845;
wire   [0:0] sel_tmp2_fu_1364_p2;
reg   [0:0] sel_tmp2_reg_3850;
wire   [0:0] sel_tmp5_fu_1379_p2;
reg   [0:0] sel_tmp5_reg_3856;
wire   [0:0] brmerge_fu_1385_p2;
reg   [0:0] brmerge_reg_3862;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3862_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3862_pp0_it3;
wire  signed [13:0] p_p2_i336_i_1_cast_fu_1389_p1;
reg  signed [13:0] p_p2_i336_i_1_cast_reg_3866;
wire   [13:0] sel_tmp18_fu_1398_p3;
reg   [13:0] sel_tmp18_reg_3871;
wire   [0:0] brmerge5_fu_1405_p2;
reg   [0:0] brmerge5_reg_3876;
reg   [0:0] ap_reg_ppstg_brmerge5_reg_3876_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge5_reg_3876_pp0_it3;
wire   [0:0] brmerge6_fu_1409_p2;
reg   [0:0] brmerge6_reg_3880;
reg   [0:0] ap_reg_ppstg_brmerge6_reg_3880_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge6_reg_3880_pp0_it3;
reg   [10:0] k_buf_0_val_0_addr_reg_3884;
reg   [10:0] k_buf_0_val_1_addr_reg_3890;
reg   [10:0] k_buf_0_val_2_addr_reg_3896;
wire   [1:0] tmp_64_fu_1432_p1;
reg   [1:0] tmp_64_reg_3902;
wire   [13:0] x_1_fu_1442_p3;
reg   [13:0] x_1_reg_3907;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] src_kernel_win_0_val_0_0_4_reg_3946;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] src_kernel_win_0_val_1_0_4_reg_3955;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] src_kernel_win_0_val_2_0_reg_3964;
wire   [1:0] col_assign_17_0_t_fu_1463_p2;
reg   [1:0] col_assign_17_0_t_reg_3973;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] src_kernel_win_1_val_0_0_4_reg_3983;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] src_kernel_win_1_val_1_0_4_reg_3992;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] src_kernel_win_1_val_2_0_reg_4001;
reg   [0:0] tmp_69_reg_4010;
wire   [1:0] col_assign_17_1_t1_fu_1644_p2;
reg   [1:0] col_assign_17_1_t1_reg_4016;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] src_kernel_win_2_val_0_0_4_reg_4023;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] src_kernel_win_2_val_1_0_4_reg_4032;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] src_kernel_win_2_val_2_0_reg_4041;
reg   [0:0] tmp_75_reg_4050;
wire   [1:0] col_assign_17_2_t1_fu_1831_p2;
reg   [1:0] col_assign_17_2_t1_reg_4056;
reg   [7:0] src_kernel_win_0_val_2_2_lo_reg_4063;
wire  signed [10:0] tmp47_fu_2234_p2;
reg  signed [10:0] tmp47_reg_4068;
reg  signed [10:0] ap_reg_ppstg_tmp47_reg_4068_pp0_it5;
reg   [7:0] src_kernel_win_1_val_2_2_lo_reg_4073;
wire  signed [10:0] tmp51_fu_2463_p2;
reg  signed [10:0] tmp51_reg_4078;
reg  signed [10:0] ap_reg_ppstg_tmp51_reg_4078_pp0_it5;
reg   [7:0] src_kernel_win_2_val_2_2_lo_reg_4083;
wire  signed [10:0] tmp55_fu_2692_p2;
reg  signed [10:0] tmp55_reg_4088;
reg  signed [10:0] ap_reg_ppstg_tmp55_reg_4088_pp0_it5;
reg   [7:0] src_kernel_win_0_val_1_1_lo_reg_4093;
wire  signed [9:0] tmp48_fu_2773_p2;
reg  signed [9:0] tmp48_reg_4098;
reg   [7:0] src_kernel_win_1_val_1_1_lo_reg_4103;
wire  signed [9:0] tmp52_fu_2809_p2;
reg  signed [9:0] tmp52_reg_4108;
reg   [7:0] src_kernel_win_2_val_1_1_lo_reg_4113;
wire  signed [9:0] tmp56_fu_2845_p2;
reg  signed [9:0] tmp56_reg_4118;
wire   [0:0] isneg_fu_2876_p3;
reg   [0:0] isneg_reg_4123;
wire   [7:0] p_Val2_10_fu_2884_p1;
reg   [7:0] p_Val2_10_reg_4128;
wire   [0:0] tmp_i_i_fu_2898_p2;
reg   [0:0] tmp_i_i_reg_4133;
wire   [0:0] overflow_fu_2910_p2;
reg   [0:0] overflow_reg_4138;
wire   [0:0] isneg_1_fu_2941_p3;
reg   [0:0] isneg_1_reg_4143;
wire   [7:0] p_Val2_13_fu_2949_p1;
reg   [7:0] p_Val2_13_reg_4148;
wire   [0:0] tmp_i_i1_fu_2963_p2;
reg   [0:0] tmp_i_i1_reg_4153;
wire   [0:0] overflow_3_fu_2975_p2;
reg   [0:0] overflow_3_reg_4158;
wire   [0:0] isneg_2_fu_3006_p3;
reg   [0:0] isneg_2_reg_4163;
wire   [7:0] p_Val2_15_fu_3014_p1;
reg   [7:0] p_Val2_15_reg_4168;
wire   [0:0] tmp_i_i2_fu_3028_p2;
reg   [0:0] tmp_i_i2_reg_4173;
wire   [0:0] overflow_4_fu_3040_p2;
reg   [0:0] overflow_4_reg_4178;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
wire   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
wire   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
reg   [1:0] tmp_s_reg_626;
wire   [0:0] tmp_6_fu_695_p2;
reg   [1:0] tmp_7_reg_637;
wire   [0:0] tmp_9_fu_707_p2;
reg   [1:0] tmp_1_reg_648;
reg   [11:0] p_016_0_i_reg_659;
reg    ap_sig_cseq_ST_st16_fsm_8;
reg    ap_sig_bdd_651;
wire   [63:0] tmp_22_fu_1425_p1;
wire  signed [63:0] tmp_312_1_fu_1448_p1;
wire   [63:0] tmp_355_1_fu_1664_p1;
wire   [10:0] k_buf_1_val_1_addr_1_gep_fu_568_p3;
wire   [63:0] tmp_355_2_fu_1851_p1;
wire   [10:0] k_buf_2_val_1_addr_1_gep_fu_608_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_192;
wire   [1:0] col_assign_fu_1467_p2;
reg   [7:0] right_border_buf_0_val_0_1_fu_196;
reg   [7:0] right_border_buf_0_val_0_2_fu_200;
reg   [7:0] right_border_buf_1_val_0_0_fu_204;
reg   [7:0] right_border_buf_1_val_0_1_fu_208;
reg   [7:0] right_border_buf_1_val_0_2_fu_212;
reg   [7:0] right_border_buf_2_val_0_0_fu_216;
reg   [7:0] right_border_buf_2_val_0_1_fu_220;
reg   [7:0] right_border_buf_2_val_0_2_fu_224;
reg   [7:0] src_kernel_win_0_val_0_1_fu_240;
wire   [7:0] src_kernel_win_0_val_0_0_fu_2030_p5;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_2105_p5;
wire   [7:0] k_buf_val_load_0_0_mux_fu_2081_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_244;
reg   [7:0] src_kernel_win_2_val_2_2_fu_248;
reg   [7:0] src_kernel_win_0_val_1_1_fu_252;
wire   [7:0] src_kernel_win_0_val_1_0_fu_2038_p5;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_2116_p5;
wire   [7:0] k_buf_val_load_0_1_mux_fu_2075_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_256;
reg   [7:0] src_kernel_win_2_val_2_1_fu_260;
wire   [7:0] src_kernel_win_2_val_2_0_1_fu_2485_p5;
wire   [7:0] tmp_57_fu_2599_p5;
wire   [7:0] k_buf_val_load_2_2_mux_fu_2520_p3;
reg   [7:0] src_kernel_win_0_val_2_1_fu_264;
wire   [7:0] src_kernel_win_0_val_2_0_1_fu_2046_p5;
wire   [7:0] src_kernel_win_0_val_2_0_2_fu_2136_p5;
wire   [7:0] k_buf_val_load_0_2_mux_fu_2069_p3;
reg   [7:0] src_kernel_win_0_val_2_2_fu_268;
reg   [7:0] src_kernel_win_2_val_1_2_fu_272;
reg   [7:0] src_kernel_win_1_val_0_1_fu_276;
wire   [7:0] src_kernel_win_1_val_0_0_fu_2240_p5;
wire   [7:0] src_kernel_win_val_1_0_0_7_fu_2337_p3;
wire   [7:0] k_buf_val_load_1_0_mux_fu_2291_p3;
reg   [7:0] src_kernel_win_1_val_0_2_fu_280;
reg   [7:0] src_kernel_win_2_val_1_1_fu_284;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_2477_p5;
wire   [7:0] src_kernel_win_2_val_1_0_fu_2573_p3;
wire   [7:0] k_buf_val_load_2_1_mux_fu_2514_p3;
reg   [7:0] src_kernel_win_1_val_1_1_fu_288;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_2248_p5;
wire   [7:0] src_kernel_win_1_val_1_0_fu_2344_p3;
wire   [7:0] k_buf_val_load_1_1_mux_fu_2285_p3;
reg   [7:0] src_kernel_win_1_val_1_2_fu_292;
reg   [7:0] src_kernel_win_2_val_0_2_fu_296;
reg   [7:0] src_kernel_win_1_val_2_1_fu_300;
wire   [7:0] src_kernel_win_1_val_2_0_1_fu_2256_p5;
wire   [7:0] tmp_52_fu_2370_p5;
wire   [7:0] k_buf_val_load_1_2_mux_fu_2279_p3;
reg   [7:0] src_kernel_win_1_val_2_2_fu_304;
reg   [7:0] src_kernel_win_2_val_0_1_fu_308;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2469_p5;
wire   [7:0] src_kernel_win_val_2_0_0_7_fu_2566_p3;
wire   [7:0] k_buf_val_load_2_0_mux_fu_2508_p3;
reg   [7:0] col_buf_0_val_1_0_4_fu_312;
wire   [7:0] col_buf_0_val_1_0_5_fu_1548_p3;
reg   [7:0] col_buf_0_val_1_0_6_fu_316;
wire   [7:0] col_buf_0_val_1_0_3_fu_1540_p3;
reg   [7:0] col_buf_0_val_1_0_7_fu_320;
wire   [7:0] col_buf_0_val_1_0_1_fu_1524_p3;
reg   [7:0] col_buf_0_val_0_0_1_fu_324;
wire   [7:0] col_buf_0_val_0_0_7_fu_1588_p3;
reg   [7:0] col_buf_0_val_0_0_6_fu_328;
wire   [7:0] col_buf_0_val_0_0_5_fu_1580_p3;
reg   [7:0] col_buf_0_val_0_0_8_fu_332;
wire   [7:0] col_buf_0_val_0_0_3_fu_1564_p3;
reg   [7:0] col_buf_1_val_1_0_4_fu_336;
wire   [7:0] col_buf_1_val_1_0_5_fu_1738_p3;
reg   [7:0] col_buf_1_val_1_0_6_fu_340;
wire   [7:0] col_buf_1_val_1_0_3_fu_1730_p3;
reg   [7:0] col_buf_1_val_1_0_7_fu_344;
wire   [7:0] col_buf_1_val_1_0_1_fu_1714_p3;
reg   [7:0] col_buf_1_val_0_0_1_fu_348;
wire   [7:0] col_buf_1_val_0_0_7_fu_1778_p3;
reg   [7:0] col_buf_1_val_0_0_6_fu_352;
wire   [7:0] col_buf_1_val_0_0_5_fu_1770_p3;
reg   [7:0] col_buf_1_val_0_0_8_fu_356;
wire   [7:0] col_buf_1_val_0_0_3_fu_1754_p3;
reg   [7:0] col_buf_2_val_1_0_4_fu_360;
wire   [7:0] col_buf_2_val_1_0_5_fu_1925_p3;
reg   [7:0] col_buf_2_val_1_0_6_fu_364;
wire   [7:0] col_buf_2_val_1_0_3_fu_1917_p3;
reg   [7:0] col_buf_2_val_1_0_7_fu_368;
wire   [7:0] col_buf_2_val_1_0_1_fu_1901_p3;
reg   [7:0] col_buf_2_val_0_0_1_fu_372;
wire   [7:0] col_buf_2_val_0_0_7_fu_1965_p3;
reg   [7:0] col_buf_2_val_0_0_6_fu_376;
wire   [7:0] col_buf_2_val_0_0_5_fu_1957_p3;
reg   [7:0] col_buf_2_val_0_0_8_fu_380;
wire   [7:0] col_buf_2_val_0_0_3_fu_1941_p3;
wire   [1:0] tmp_fu_740_p1;
wire   [9:0] tmp_18_fu_759_p1;
wire   [10:0] tmp_295_cast_fu_762_p3;
wire   [12:0] tmp_295_1_fu_776_p3;
wire   [13:0] tmp_295_1_cast_fu_783_p1;
wire   [12:0] tmp_333_2_fu_802_p3;
wire   [13:0] tmp_333_2_cast_fu_809_p1;
wire   [12:0] tmp_51_cast_fu_823_p1;
wire  signed [12:0] ImagLoc_y_fu_844_p2;
wire   [11:0] tmp_24_fu_856_p4;
wire   [0:0] icmp_fu_866_p2;
wire   [0:0] tmp_314_2_fu_872_p2;
wire   [1:0] tmp_28_fu_903_p1;
wire   [1:0] tmp_29_fu_907_p2;
wire  signed [12:0] y_3_2_fu_920_p2;
wire   [0:0] tmp_321_2_1_fu_926_p2;
wire   [0:0] tmp_322_2_1_fu_932_p2;
wire   [0:0] tmp_32_fu_943_p3;
wire   [12:0] p_assign_10_2_1_fu_951_p2;
wire   [12:0] p_p2_i_i_2_1_fu_957_p3;
wire   [1:0] tmp_33_fu_970_p1;
wire   [1:0] tmp_34_fu_973_p1;
wire  signed [12:0] y_3_2_1_fu_997_p2;
wire   [0:0] rev_fu_1011_p2;
wire   [0:0] tmp_42_fu_1028_p3;
wire   [12:0] p_assign_10_2_2_fu_1036_p2;
wire   [12:0] p_p2_i_i_2_2_fu_1042_p3;
wire   [1:0] tmp_44_fu_1055_p1;
wire   [1:0] tmp_45_fu_1058_p1;
wire   [0:0] sel_tmp6_fu_1076_p2;
wire   [0:0] sel_tmp7_fu_1081_p2;
wire   [0:0] sel_tmp8_fu_1093_p2;
wire   [0:0] sel_tmp169_demorgan_fu_1103_p2;
wire   [0:0] sel_tmp10_fu_1107_p2;
wire   [0:0] sel_tmp11_fu_1113_p2;
wire   [0:0] sel_tmp9_fu_1098_p2;
wire   [0:0] tmp_322_2_2_not_fu_1136_p2;
wire   [0:0] sel_tmp12_fu_1141_p2;
wire   [0:0] sel_tmp178_demorgan_fu_1151_p2;
wire   [0:0] sel_tmp14_fu_1155_p2;
wire   [0:0] sel_tmp15_fu_1161_p2;
wire   [0:0] sel_tmp13_fu_1146_p2;
wire   [1:0] tmp_40_fu_1192_p3;
wire   [1:0] tmp_47_fu_1202_p3;
wire   [12:0] tmp_54_cast_fu_1212_p1;
wire   [10:0] tmp_55_fu_1227_p4;
wire   [0:0] icmp1_fu_1237_p2;
wire   [0:0] rev1_fu_1270_p2;
wire   [12:0] p_p2_i336_i_fu_1329_p3;
wire  signed [10:0] p_assign_8_fu_1343_p2;
wire   [0:0] tmp_17_not_fu_1354_p2;
wire   [0:0] sel_tmp1_fu_1359_p2;
wire   [0:0] sel_tmp24_demorgan_fu_1369_p2;
wire   [0:0] tmp_20_fu_1338_p2;
wire   [0:0] sel_tmp4_fu_1373_p2;
wire  signed [13:0] ImagLoc_x_cast_fu_1326_p1;
wire  signed [13:0] p_assign_8_1_fu_1393_p2;
wire   [10:0] sel_tmp3_fu_1413_p3;
wire   [10:0] x_fu_1419_p3;
wire   [13:0] sel_tmp19_fu_1436_p3;
wire   [0:0] sel_tmp16_fu_1504_p2;
wire   [0:0] sel_tmp17_fu_1518_p2;
wire   [7:0] col_buf_0_val_1_0_fu_1510_p3;
wire   [7:0] col_buf_0_val_1_0_2_fu_1532_p3;
wire   [7:0] col_buf_0_val_0_0_2_fu_1556_p3;
wire   [7:0] col_buf_0_val_0_0_4_fu_1572_p3;
wire   [1:0] tmp_70_fu_1641_p1;
wire  signed [31:0] x_1_cast_fu_1626_p1;
wire   [1:0] col_assign_18_1_0_t_fu_1690_p2;
wire   [0:0] sel_tmp20_fu_1694_p2;
wire   [0:0] sel_tmp21_fu_1708_p2;
wire   [7:0] col_buf_1_val_1_0_fu_1700_p3;
wire   [7:0] col_buf_1_val_1_0_2_fu_1722_p3;
wire   [7:0] col_buf_1_val_0_0_2_fu_1746_p3;
wire   [7:0] col_buf_1_val_0_0_4_fu_1762_p3;
wire   [1:0] tmp_76_fu_1828_p1;
wire   [1:0] col_assign_18_2_0_t_fu_1877_p2;
wire   [0:0] sel_tmp22_fu_1881_p2;
wire   [0:0] sel_tmp23_fu_1895_p2;
wire   [7:0] col_buf_2_val_1_0_fu_1887_p3;
wire   [7:0] col_buf_2_val_1_0_2_fu_1909_p3;
wire   [7:0] col_buf_2_val_0_0_2_fu_1933_p3;
wire   [7:0] col_buf_2_val_0_0_4_fu_1949_p3;
wire   [7:0] src_kernel_win_0_val_0_0_fu_2030_p1;
wire   [7:0] src_kernel_win_0_val_0_0_fu_2030_p2;
wire   [7:0] src_kernel_win_0_val_0_0_fu_2030_p3;
wire   [1:0] src_kernel_win_0_val_0_0_fu_2030_p4;
wire   [7:0] src_kernel_win_0_val_1_0_fu_2038_p1;
wire   [7:0] src_kernel_win_0_val_1_0_fu_2038_p2;
wire   [7:0] src_kernel_win_0_val_1_0_fu_2038_p3;
wire   [1:0] src_kernel_win_0_val_1_0_fu_2038_p4;
wire   [7:0] src_kernel_win_0_val_2_0_1_fu_2046_p1;
wire   [7:0] src_kernel_win_0_val_2_0_1_fu_2046_p2;
wire   [7:0] src_kernel_win_0_val_2_0_1_fu_2046_p3;
wire   [1:0] src_kernel_win_0_val_2_0_1_fu_2046_p4;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_2105_p1;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_2105_p2;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_2105_p3;
wire   [1:0] src_kernel_win_0_val_0_0_2_fu_2105_p4;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_2116_p1;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_2116_p2;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_2116_p3;
wire   [1:0] src_kernel_win_0_val_1_0_2_fu_2116_p4;
wire   [7:0] src_kernel_win_0_val_2_0_2_fu_2136_p1;
wire   [7:0] src_kernel_win_0_val_2_0_2_fu_2136_p2;
wire   [7:0] src_kernel_win_0_val_2_0_2_fu_2136_p3;
wire   [1:0] src_kernel_win_0_val_2_0_2_fu_2136_p4;
wire   [8:0] p_shl_fu_2198_p3;
wire   [9:0] p_shl_cast_fu_2206_p1;
wire   [9:0] p_Val2_0_1_fu_2210_p2;
wire   [8:0] OP1_V_0_2_cast_fu_2220_p1;
wire   [8:0] p_Val2_0_2_fu_2224_p2;
wire  signed [10:0] tmp_376_0_2_cast_fu_2230_p1;
wire  signed [10:0] tmp_376_0_1_cast_fu_2216_p1;
wire   [7:0] src_kernel_win_1_val_0_0_fu_2240_p1;
wire   [7:0] src_kernel_win_1_val_0_0_fu_2240_p2;
wire   [7:0] src_kernel_win_1_val_0_0_fu_2240_p3;
wire   [1:0] src_kernel_win_1_val_0_0_fu_2240_p4;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_2248_p1;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_2248_p2;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_2248_p3;
wire   [1:0] src_kernel_win_1_val_1_0_2_fu_2248_p4;
wire   [7:0] src_kernel_win_1_val_2_0_1_fu_2256_p1;
wire   [7:0] src_kernel_win_1_val_2_0_1_fu_2256_p2;
wire   [7:0] src_kernel_win_1_val_2_0_1_fu_2256_p3;
wire   [1:0] src_kernel_win_1_val_2_0_1_fu_2256_p4;
wire   [7:0] src_kernel_win_1_val_0_0_1_fu_2315_p1;
wire   [7:0] src_kernel_win_1_val_0_0_1_fu_2315_p2;
wire   [7:0] src_kernel_win_1_val_0_0_1_fu_2315_p3;
wire   [1:0] src_kernel_win_1_val_0_0_1_fu_2315_p4;
wire   [7:0] tmp_51_fu_2326_p1;
wire   [7:0] tmp_51_fu_2326_p2;
wire   [7:0] tmp_51_fu_2326_p3;
wire   [1:0] tmp_51_fu_2326_p4;
wire   [7:0] src_kernel_win_1_val_0_0_1_fu_2315_p5;
wire   [7:0] tmp_51_fu_2326_p5;
wire   [7:0] tmp_52_fu_2370_p1;
wire   [7:0] tmp_52_fu_2370_p2;
wire   [7:0] tmp_52_fu_2370_p3;
wire   [1:0] tmp_52_fu_2370_p4;
wire   [8:0] p_shl1_fu_2427_p3;
wire   [9:0] p_shl1_cast_fu_2435_p1;
wire   [9:0] p_Val2_1_1_fu_2439_p2;
wire   [8:0] OP1_V_1_2_cast_fu_2449_p1;
wire   [8:0] p_Val2_1_2_fu_2453_p2;
wire  signed [10:0] tmp_376_1_2_cast_fu_2459_p1;
wire  signed [10:0] tmp_376_1_1_cast_fu_2445_p1;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2469_p1;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2469_p2;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2469_p3;
wire   [1:0] src_kernel_win_2_val_0_0_fu_2469_p4;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_2477_p1;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_2477_p2;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_2477_p3;
wire   [1:0] src_kernel_win_2_val_1_0_2_fu_2477_p4;
wire   [7:0] src_kernel_win_2_val_2_0_1_fu_2485_p1;
wire   [7:0] src_kernel_win_2_val_2_0_1_fu_2485_p2;
wire   [7:0] src_kernel_win_2_val_2_0_1_fu_2485_p3;
wire   [1:0] src_kernel_win_2_val_2_0_1_fu_2485_p4;
wire   [7:0] src_kernel_win_2_val_0_0_1_fu_2544_p1;
wire   [7:0] src_kernel_win_2_val_0_0_1_fu_2544_p2;
wire   [7:0] src_kernel_win_2_val_0_0_1_fu_2544_p3;
wire   [1:0] src_kernel_win_2_val_0_0_1_fu_2544_p4;
wire   [7:0] tmp_56_fu_2555_p1;
wire   [7:0] tmp_56_fu_2555_p2;
wire   [7:0] tmp_56_fu_2555_p3;
wire   [1:0] tmp_56_fu_2555_p4;
wire   [7:0] src_kernel_win_2_val_0_0_1_fu_2544_p5;
wire   [7:0] tmp_56_fu_2555_p5;
wire   [7:0] tmp_57_fu_2599_p1;
wire   [7:0] tmp_57_fu_2599_p2;
wire   [7:0] tmp_57_fu_2599_p3;
wire   [1:0] tmp_57_fu_2599_p4;
wire   [8:0] p_shl2_fu_2656_p3;
wire   [9:0] p_shl2_cast_fu_2664_p1;
wire   [9:0] p_Val2_2_1_fu_2668_p2;
wire   [8:0] OP1_V_2_2_cast_fu_2678_p1;
wire   [8:0] p_Val2_2_2_fu_2682_p2;
wire  signed [10:0] tmp_376_2_2_cast_fu_2688_p1;
wire  signed [10:0] tmp_376_2_1_cast_fu_2674_p1;
wire   [8:0] tmp_376_0_0_2_cast_fu_2755_p1;
wire   [8:0] OP1_V_0_0_cast_fu_2752_p1;
wire   [8:0] p_Val2_7_0_0_2_fu_2759_p2;
wire   [9:0] tmp_376_0_2_2_cast_cast_fu_2769_p1;
wire  signed [9:0] p_Val2_7_0_0_2_cast_cast_fu_2765_p1;
wire   [8:0] tmp_376_1_0_2_cast_fu_2791_p1;
wire   [8:0] OP1_V_1_0_cast_fu_2788_p1;
wire   [8:0] p_Val2_7_1_0_2_fu_2795_p2;
wire   [9:0] tmp_376_1_2_2_cast_cast_fu_2805_p1;
wire  signed [9:0] p_Val2_7_1_0_2_cast_cast_fu_2801_p1;
wire   [8:0] tmp_376_2_0_2_cast_fu_2827_p1;
wire   [8:0] OP1_V_2_0_cast_fu_2824_p1;
wire   [8:0] p_Val2_7_2_0_2_fu_2831_p2;
wire   [9:0] tmp_376_2_2_2_cast_cast_fu_2841_p1;
wire  signed [9:0] p_Val2_7_2_0_2_cast_cast_fu_2837_p1;
wire   [8:0] p_Val2_0_1_2_fu_2851_p3;
wire   [10:0] tmp_376_0_1_cast_49_fu_2858_p1;
wire  signed [10:0] tmp215_cast_fu_2862_p1;
wire  signed [10:0] tmp49_fu_2865_p2;
wire  signed [10:0] p_Val2_9_fu_2871_p2;
wire   [2:0] tmp_48_fu_2888_p4;
wire   [0:0] not_i_i_i_fu_2904_p2;
wire   [8:0] p_Val2_1_1_2_fu_2916_p3;
wire   [10:0] tmp_376_1_1_cast_51_fu_2923_p1;
wire  signed [10:0] tmp220_cast_fu_2927_p1;
wire  signed [10:0] tmp53_fu_2930_p2;
wire  signed [10:0] p_Val2_12_fu_2936_p2;
wire   [2:0] tmp_53_fu_2953_p4;
wire   [0:0] not_i_i_i1_fu_2969_p2;
wire   [8:0] p_Val2_2_1_2_fu_2981_p3;
wire   [10:0] tmp_376_2_1_cast_53_fu_2988_p1;
wire  signed [10:0] tmp225_cast_fu_2992_p1;
wire  signed [10:0] tmp57_fu_2995_p2;
wire  signed [10:0] p_Val2_s_fu_3001_p2;
wire   [2:0] tmp_58_fu_3018_p4;
wire   [0:0] not_i_i_i2_fu_3034_p2;
wire   [0:0] tmp_i_i_50_fu_3053_p2;
wire   [7:0] p_mux_i_i_cast_fu_3046_p3;
wire   [0:0] tmp_i_i1_52_fu_3072_p2;
wire   [7:0] p_mux_i_i23_cast_fu_3065_p3;
wire   [0:0] tmp_i_i2_54_fu_3091_p2;
wire   [7:0] p_mux_i_i32_cast_fu_3084_p3;
reg   [8:0] ap_NS_fsm;
reg    ap_sig_bdd_661;
reg    ap_sig_bdd_2262;
reg    ap_sig_bdd_2265;
reg    ap_sig_bdd_2267;
reg    ap_sig_bdd_2269;
reg    ap_sig_bdd_803;
reg    ap_sig_bdd_2272;
reg    ap_sig_bdd_2274;
reg    ap_sig_bdd_2276;
reg    ap_sig_bdd_2278;
reg    ap_sig_bdd_2280;
reg    ap_sig_bdd_2282;
reg    ap_sig_bdd_2284;
reg    ap_sig_bdd_2286;


image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U19(
    .din1( src_kernel_win_0_val_0_0_fu_2030_p1 ),
    .din2( src_kernel_win_0_val_0_0_fu_2030_p2 ),
    .din3( src_kernel_win_0_val_0_0_fu_2030_p3 ),
    .din4( src_kernel_win_0_val_0_0_fu_2030_p4 ),
    .dout( src_kernel_win_0_val_0_0_fu_2030_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U20(
    .din1( src_kernel_win_0_val_1_0_fu_2038_p1 ),
    .din2( src_kernel_win_0_val_1_0_fu_2038_p2 ),
    .din3( src_kernel_win_0_val_1_0_fu_2038_p3 ),
    .din4( src_kernel_win_0_val_1_0_fu_2038_p4 ),
    .dout( src_kernel_win_0_val_1_0_fu_2038_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U21(
    .din1( src_kernel_win_0_val_2_0_1_fu_2046_p1 ),
    .din2( src_kernel_win_0_val_2_0_1_fu_2046_p2 ),
    .din3( src_kernel_win_0_val_2_0_1_fu_2046_p3 ),
    .din4( src_kernel_win_0_val_2_0_1_fu_2046_p4 ),
    .dout( src_kernel_win_0_val_2_0_1_fu_2046_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U22(
    .din1( src_kernel_win_0_val_0_0_2_fu_2105_p1 ),
    .din2( src_kernel_win_0_val_0_0_2_fu_2105_p2 ),
    .din3( src_kernel_win_0_val_0_0_2_fu_2105_p3 ),
    .din4( src_kernel_win_0_val_0_0_2_fu_2105_p4 ),
    .dout( src_kernel_win_0_val_0_0_2_fu_2105_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U23(
    .din1( src_kernel_win_0_val_1_0_2_fu_2116_p1 ),
    .din2( src_kernel_win_0_val_1_0_2_fu_2116_p2 ),
    .din3( src_kernel_win_0_val_1_0_2_fu_2116_p3 ),
    .din4( src_kernel_win_0_val_1_0_2_fu_2116_p4 ),
    .dout( src_kernel_win_0_val_1_0_2_fu_2116_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U24(
    .din1( src_kernel_win_0_val_2_0_2_fu_2136_p1 ),
    .din2( src_kernel_win_0_val_2_0_2_fu_2136_p2 ),
    .din3( src_kernel_win_0_val_2_0_2_fu_2136_p3 ),
    .din4( src_kernel_win_0_val_2_0_2_fu_2136_p4 ),
    .dout( src_kernel_win_0_val_2_0_2_fu_2136_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U25(
    .din1( src_kernel_win_1_val_0_0_fu_2240_p1 ),
    .din2( src_kernel_win_1_val_0_0_fu_2240_p2 ),
    .din3( src_kernel_win_1_val_0_0_fu_2240_p3 ),
    .din4( src_kernel_win_1_val_0_0_fu_2240_p4 ),
    .dout( src_kernel_win_1_val_0_0_fu_2240_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U26(
    .din1( src_kernel_win_1_val_1_0_2_fu_2248_p1 ),
    .din2( src_kernel_win_1_val_1_0_2_fu_2248_p2 ),
    .din3( src_kernel_win_1_val_1_0_2_fu_2248_p3 ),
    .din4( src_kernel_win_1_val_1_0_2_fu_2248_p4 ),
    .dout( src_kernel_win_1_val_1_0_2_fu_2248_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U27(
    .din1( src_kernel_win_1_val_2_0_1_fu_2256_p1 ),
    .din2( src_kernel_win_1_val_2_0_1_fu_2256_p2 ),
    .din3( src_kernel_win_1_val_2_0_1_fu_2256_p3 ),
    .din4( src_kernel_win_1_val_2_0_1_fu_2256_p4 ),
    .dout( src_kernel_win_1_val_2_0_1_fu_2256_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U28(
    .din1( src_kernel_win_1_val_0_0_1_fu_2315_p1 ),
    .din2( src_kernel_win_1_val_0_0_1_fu_2315_p2 ),
    .din3( src_kernel_win_1_val_0_0_1_fu_2315_p3 ),
    .din4( src_kernel_win_1_val_0_0_1_fu_2315_p4 ),
    .dout( src_kernel_win_1_val_0_0_1_fu_2315_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U29(
    .din1( tmp_51_fu_2326_p1 ),
    .din2( tmp_51_fu_2326_p2 ),
    .din3( tmp_51_fu_2326_p3 ),
    .din4( tmp_51_fu_2326_p4 ),
    .dout( tmp_51_fu_2326_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U30(
    .din1( tmp_52_fu_2370_p1 ),
    .din2( tmp_52_fu_2370_p2 ),
    .din3( tmp_52_fu_2370_p3 ),
    .din4( tmp_52_fu_2370_p4 ),
    .dout( tmp_52_fu_2370_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U31(
    .din1( src_kernel_win_2_val_0_0_fu_2469_p1 ),
    .din2( src_kernel_win_2_val_0_0_fu_2469_p2 ),
    .din3( src_kernel_win_2_val_0_0_fu_2469_p3 ),
    .din4( src_kernel_win_2_val_0_0_fu_2469_p4 ),
    .dout( src_kernel_win_2_val_0_0_fu_2469_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U32(
    .din1( src_kernel_win_2_val_1_0_2_fu_2477_p1 ),
    .din2( src_kernel_win_2_val_1_0_2_fu_2477_p2 ),
    .din3( src_kernel_win_2_val_1_0_2_fu_2477_p3 ),
    .din4( src_kernel_win_2_val_1_0_2_fu_2477_p4 ),
    .dout( src_kernel_win_2_val_1_0_2_fu_2477_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U33(
    .din1( src_kernel_win_2_val_2_0_1_fu_2485_p1 ),
    .din2( src_kernel_win_2_val_2_0_1_fu_2485_p2 ),
    .din3( src_kernel_win_2_val_2_0_1_fu_2485_p3 ),
    .din4( src_kernel_win_2_val_2_0_1_fu_2485_p4 ),
    .dout( src_kernel_win_2_val_2_0_1_fu_2485_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U34(
    .din1( src_kernel_win_2_val_0_0_1_fu_2544_p1 ),
    .din2( src_kernel_win_2_val_0_0_1_fu_2544_p2 ),
    .din3( src_kernel_win_2_val_0_0_1_fu_2544_p3 ),
    .din4( src_kernel_win_2_val_0_0_1_fu_2544_p4 ),
    .dout( src_kernel_win_2_val_0_0_1_fu_2544_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U35(
    .din1( tmp_56_fu_2555_p1 ),
    .din2( tmp_56_fu_2555_p2 ),
    .din3( tmp_56_fu_2555_p3 ),
    .din4( tmp_56_fu_2555_p4 ),
    .dout( tmp_56_fu_2555_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U36(
    .din1( tmp_57_fu_2599_p1 ),
    .din2( tmp_57_fu_2599_p2 ),
    .din3( tmp_57_fu_2599_p3 ),
    .din4( tmp_57_fu_2599_p4 ),
    .dout( tmp_57_fu_2599_p5 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_13_fu_1216_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
                ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_8)) begin
        p_016_0_i_reg_659 <= i_V_reg_3579;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_fu_719_p2 == ap_const_lv1_0))) begin
        p_016_0_i_reg_659 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_13_fu_1216_p2))) begin
        p_029_0_i_reg_670 <= j_V_fu_1221_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        p_029_0_i_reg_670 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_803) begin
        if (ap_sig_bdd_2269) begin
            src_kernel_win_0_val_0_1_fu_240 <= src_kernel_win_0_val_0_0_4_reg_3946;
        end else if (ap_sig_bdd_2267) begin
            src_kernel_win_0_val_0_1_fu_240 <= k_buf_val_load_0_0_mux_fu_2081_p3;
        end else if (ap_sig_bdd_2265) begin
            src_kernel_win_0_val_0_1_fu_240 <= src_kernel_win_0_val_0_0_2_fu_2105_p5;
        end else if (ap_sig_bdd_2262) begin
            src_kernel_win_0_val_0_1_fu_240 <= src_kernel_win_0_val_0_0_fu_2030_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_803) begin
        if (ap_sig_bdd_2269) begin
            src_kernel_win_0_val_1_1_fu_252 <= src_kernel_win_0_val_1_0_4_reg_3955;
        end else if (ap_sig_bdd_2267) begin
            src_kernel_win_0_val_1_1_fu_252 <= k_buf_val_load_0_1_mux_fu_2075_p3;
        end else if (ap_sig_bdd_2265) begin
            src_kernel_win_0_val_1_1_fu_252 <= src_kernel_win_0_val_1_0_2_fu_2116_p5;
        end else if (ap_sig_bdd_2262) begin
            src_kernel_win_0_val_1_1_fu_252 <= src_kernel_win_0_val_1_0_fu_2038_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_803) begin
        if (ap_sig_bdd_2269) begin
            src_kernel_win_0_val_2_1_fu_264 <= src_kernel_win_0_val_2_0_reg_3964;
        end else if (ap_sig_bdd_2267) begin
            src_kernel_win_0_val_2_1_fu_264 <= k_buf_val_load_0_2_mux_fu_2069_p3;
        end else if (ap_sig_bdd_2265) begin
            src_kernel_win_0_val_2_1_fu_264 <= src_kernel_win_0_val_2_0_2_fu_2136_p5;
        end else if (ap_sig_bdd_2262) begin
            src_kernel_win_0_val_2_1_fu_264 <= src_kernel_win_0_val_2_0_1_fu_2046_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_803) begin
        if (ap_sig_bdd_2269) begin
            src_kernel_win_1_val_0_1_fu_276 <= src_kernel_win_1_val_0_0_4_reg_3983;
        end else if (ap_sig_bdd_2274) begin
            src_kernel_win_1_val_0_1_fu_276 <= k_buf_val_load_1_0_mux_fu_2291_p3;
        end else if (ap_sig_bdd_2272) begin
            src_kernel_win_1_val_0_1_fu_276 <= src_kernel_win_val_1_0_0_7_fu_2337_p3;
        end else if (ap_sig_bdd_2262) begin
            src_kernel_win_1_val_0_1_fu_276 <= src_kernel_win_1_val_0_0_fu_2240_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_803) begin
        if (ap_sig_bdd_2269) begin
            src_kernel_win_1_val_1_1_fu_288 <= src_kernel_win_1_val_1_0_4_reg_3992;
        end else if (ap_sig_bdd_2274) begin
            src_kernel_win_1_val_1_1_fu_288 <= k_buf_val_load_1_1_mux_fu_2285_p3;
        end else if (ap_sig_bdd_2272) begin
            src_kernel_win_1_val_1_1_fu_288 <= src_kernel_win_1_val_1_0_fu_2344_p3;
        end else if (ap_sig_bdd_2262) begin
            src_kernel_win_1_val_1_1_fu_288 <= src_kernel_win_1_val_1_0_2_fu_2248_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_803) begin
        if (ap_sig_bdd_2269) begin
            src_kernel_win_1_val_2_1_fu_300 <= src_kernel_win_1_val_2_0_reg_4001;
        end else if (ap_sig_bdd_2274) begin
            src_kernel_win_1_val_2_1_fu_300 <= k_buf_val_load_1_2_mux_fu_2279_p3;
        end else if (ap_sig_bdd_2278) begin
            src_kernel_win_1_val_2_1_fu_300 <= ap_const_lv8_0;
        end else if (ap_sig_bdd_2276) begin
            src_kernel_win_1_val_2_1_fu_300 <= tmp_52_fu_2370_p5;
        end else if (ap_sig_bdd_2262) begin
            src_kernel_win_1_val_2_1_fu_300 <= src_kernel_win_1_val_2_0_1_fu_2256_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_803) begin
        if (ap_sig_bdd_2269) begin
            src_kernel_win_2_val_0_1_fu_308 <= src_kernel_win_2_val_0_0_4_reg_4023;
        end else if (ap_sig_bdd_2282) begin
            src_kernel_win_2_val_0_1_fu_308 <= k_buf_val_load_2_0_mux_fu_2508_p3;
        end else if (ap_sig_bdd_2280) begin
            src_kernel_win_2_val_0_1_fu_308 <= src_kernel_win_val_2_0_0_7_fu_2566_p3;
        end else if (ap_sig_bdd_2262) begin
            src_kernel_win_2_val_0_1_fu_308 <= src_kernel_win_2_val_0_0_fu_2469_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_803) begin
        if (ap_sig_bdd_2269) begin
            src_kernel_win_2_val_1_1_fu_284 <= src_kernel_win_2_val_1_0_4_reg_4032;
        end else if (ap_sig_bdd_2282) begin
            src_kernel_win_2_val_1_1_fu_284 <= k_buf_val_load_2_1_mux_fu_2514_p3;
        end else if (ap_sig_bdd_2280) begin
            src_kernel_win_2_val_1_1_fu_284 <= src_kernel_win_2_val_1_0_fu_2573_p3;
        end else if (ap_sig_bdd_2262) begin
            src_kernel_win_2_val_1_1_fu_284 <= src_kernel_win_2_val_1_0_2_fu_2477_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_803) begin
        if (ap_sig_bdd_2269) begin
            src_kernel_win_2_val_2_1_fu_260 <= src_kernel_win_2_val_2_0_reg_4041;
        end else if (ap_sig_bdd_2282) begin
            src_kernel_win_2_val_2_1_fu_260 <= k_buf_val_load_2_2_mux_fu_2520_p3;
        end else if (ap_sig_bdd_2286) begin
            src_kernel_win_2_val_2_1_fu_260 <= ap_const_lv8_0;
        end else if (ap_sig_bdd_2284) begin
            src_kernel_win_2_val_2_1_fu_260 <= tmp_57_fu_2599_p5;
        end else if (ap_sig_bdd_2262) begin
            src_kernel_win_2_val_2_1_fu_260 <= src_kernel_win_2_val_2_0_1_fu_2485_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_9_fu_707_p2))) begin
        tmp_1_reg_648 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (tmp_3_fu_719_p2 == ap_const_lv1_0))) begin
        tmp_1_reg_648 <= tmp_2_fu_713_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == tmp_6_fu_695_p2))) begin
        tmp_7_reg_637 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_9_fu_707_p2))) begin
        tmp_7_reg_637 <= tmp_8_fu_701_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_s_reg_626 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == tmp_6_fu_695_p2))) begin
        tmp_s_reg_626 <= tmp_5_fu_689_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_13_fu_1216_p2))) begin
        ImagLoc_x_reg_3760 <= ImagLoc_x_fu_1248_p2;
        or_cond307_i_reg_3756 <= or_cond307_i_fu_1243_p2;
        or_cond_i335_i_reg_3791 <= or_cond_i335_i_fu_1281_p2;
        p_assign_7_reg_3815 <= p_assign_7_fu_1295_p2;
        tmp_17_reg_3783 <= tmp_17_fu_1276_p2;
        tmp_59_reg_3766 <= tmp_59_fu_1254_p1;
        tmp_60_reg_3773 <= tmp_60_fu_1258_p1;
        tmp_61_reg_3778 <= ImagLoc_x_fu_1248_p2[ap_const_lv32_C];
        tmp_62_reg_3798 <= ImagLoc_x_fu_1248_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_brmerge5_reg_3876_pp0_it2 <= brmerge5_reg_3876;
        ap_reg_ppstg_brmerge5_reg_3876_pp0_it3 <= ap_reg_ppstg_brmerge5_reg_3876_pp0_it2;
        ap_reg_ppstg_brmerge6_reg_3880_pp0_it2 <= brmerge6_reg_3880;
        ap_reg_ppstg_brmerge6_reg_3880_pp0_it3 <= ap_reg_ppstg_brmerge6_reg_3880_pp0_it2;
        ap_reg_ppstg_brmerge_reg_3862_pp0_it2 <= brmerge_reg_3862;
        ap_reg_ppstg_brmerge_reg_3862_pp0_it3 <= ap_reg_ppstg_brmerge_reg_3862_pp0_it2;
        ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it2 <= ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it1;
        ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it2 <= ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it1;
        ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it2 <= ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it1;
        ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it3 <= ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it2;
        ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it4 <= ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it3;
        ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it5 <= ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it4;
        ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6 <= ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it5;
        ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 <= ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it1;
        ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 <= ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2;
        ap_reg_ppstg_tmp47_reg_4068_pp0_it5 <= tmp47_reg_4068;
        ap_reg_ppstg_tmp51_reg_4078_pp0_it5 <= tmp51_reg_4078;
        ap_reg_ppstg_tmp55_reg_4088_pp0_it5 <= tmp55_reg_4088;
        ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 <= ap_reg_ppstg_tmp_13_reg_3747_pp0_it1;
        ap_reg_ppstg_tmp_13_reg_3747_pp0_it3 <= ap_reg_ppstg_tmp_13_reg_3747_pp0_it2;
        ap_reg_ppstg_tmp_27_reg_3820_pp0_it2 <= ap_reg_ppstg_tmp_27_reg_3820_pp0_it1;
        ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2 <= ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it1;
        ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2 <= ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it1;
        ap_reg_ppstg_tmp_59_reg_3766_pp0_it2 <= ap_reg_ppstg_tmp_59_reg_3766_pp0_it1;
        ap_reg_ppstg_tmp_62_reg_3798_pp0_it2 <= ap_reg_ppstg_tmp_62_reg_3798_pp0_it1;
        ap_reg_ppstg_tmp_62_reg_3798_pp0_it3 <= ap_reg_ppstg_tmp_62_reg_3798_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it1 <= col_assign_1_t_reg_3828;
        ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it1 <= col_assign_2_t_reg_3836;
        ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it1 <= or_cond307_i_reg_3756;
        ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it1 <= or_cond_i335_i_reg_3791;
        ap_reg_ppstg_tmp_13_reg_3747_pp0_it1 <= tmp_13_reg_3747;
        ap_reg_ppstg_tmp_27_reg_3820_pp0_it1 <= tmp_27_reg_3820;
        ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it1 <= tmp_320_1_reg_3824;
        ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it1 <= tmp_320_2_reg_3832;
        ap_reg_ppstg_tmp_59_reg_3766_pp0_it1 <= tmp_59_reg_3766;
        ap_reg_ppstg_tmp_62_reg_3798_pp0_it1 <= tmp_62_reg_3798;
        tmp_13_reg_3747 <= tmp_13_fu_1216_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        brmerge1_reg_3722 <= brmerge1_fu_1184_p2;
        or_cond4_reg_3692 <= or_cond4_fu_1118_p2;
        or_cond5_reg_3707 <= or_cond5_fu_1166_p2;
        tmp_31_reg_3687 <= tmp_31_fu_1086_p3;
        tmp_35_reg_3697 <= tmp_35_fu_1124_p3;
        tmp_39_reg_3702 <= tmp_39_fu_1131_p3;
        tmp_43_reg_3712 <= tmp_43_fu_1172_p3;
        tmp_46_reg_3717 <= tmp_46_fu_1179_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_13_reg_3747) & (ap_const_lv1_0 == or_cond_i335_i_reg_3791))) begin
        brmerge5_reg_3876 <= brmerge5_fu_1405_p2;
        brmerge6_reg_3880 <= brmerge6_fu_1409_p2;
        brmerge_reg_3862 <= brmerge_fu_1385_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3862_pp0_it2))) begin
        col_assign_17_0_t_reg_3973 <= col_assign_17_0_t_fu_1463_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge5_reg_3876_pp0_it2))) begin
        col_assign_17_1_t1_reg_4016 <= col_assign_17_1_t1_fu_1644_p2;
        tmp_69_reg_4010 <= x_1_reg_3907[ap_const_lv32_D];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge6_reg_3880_pp0_it2))) begin
        col_assign_17_2_t1_reg_4056 <= col_assign_17_2_t1_fu_1831_p2;
        tmp_75_reg_4050 <= x_1_reg_3907[ap_const_lv32_D];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_13_fu_1216_p2) & ~(ap_const_lv1_0 == or_cond_i335_i_fu_1281_p2) & (ap_const_lv1_0 == tmp_320_1_fu_1306_p2))) begin
        col_assign_1_t_reg_3828 <= col_assign_1_t_fu_1311_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_13_fu_1216_p2) & ~(ap_const_lv1_0 == or_cond_i335_i_fu_1281_p2) & (ap_const_lv1_0 == tmp_320_2_fu_1316_p2))) begin
        col_assign_2_t_reg_3836 <= col_assign_2_t_fu_1321_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_27_reg_3820_pp0_it2))) begin
        col_buf_0_val_0_0_1_fu_324 <= col_buf_0_val_0_0_7_fu_1588_p3;
        col_buf_0_val_0_0_6_fu_328 <= col_buf_0_val_0_0_5_fu_1580_p3;
        col_buf_0_val_0_0_8_fu_332 <= col_buf_0_val_0_0_3_fu_1564_p3;
        col_buf_0_val_1_0_4_fu_312 <= col_buf_0_val_1_0_5_fu_1548_p3;
        col_buf_0_val_1_0_6_fu_316 <= col_buf_0_val_1_0_3_fu_1540_p3;
        col_buf_0_val_1_0_7_fu_320 <= col_buf_0_val_1_0_1_fu_1524_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2))) begin
        col_buf_1_val_0_0_1_fu_348 <= col_buf_1_val_0_0_7_fu_1778_p3;
        col_buf_1_val_0_0_6_fu_352 <= col_buf_1_val_0_0_5_fu_1770_p3;
        col_buf_1_val_0_0_8_fu_356 <= col_buf_1_val_0_0_3_fu_1754_p3;
        col_buf_1_val_1_0_4_fu_336 <= col_buf_1_val_1_0_5_fu_1738_p3;
        col_buf_1_val_1_0_6_fu_340 <= col_buf_1_val_1_0_3_fu_1730_p3;
        col_buf_1_val_1_0_7_fu_344 <= col_buf_1_val_1_0_1_fu_1714_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2))) begin
        col_buf_2_val_0_0_1_fu_372 <= col_buf_2_val_0_0_7_fu_1965_p3;
        col_buf_2_val_0_0_6_fu_376 <= col_buf_2_val_0_0_5_fu_1957_p3;
        col_buf_2_val_0_0_8_fu_380 <= col_buf_2_val_0_0_3_fu_1941_p3;
        col_buf_2_val_1_0_4_fu_360 <= col_buf_2_val_1_0_5_fu_1925_p3;
        col_buf_2_val_1_0_6_fu_364 <= col_buf_2_val_1_0_3_fu_1917_p3;
        col_buf_2_val_1_0_7_fu_368 <= col_buf_2_val_1_0_1_fu_1901_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        cols_cast_reg_3197[11 : 0] <= cols_cast_fu_685_p1[11 : 0];
        rows_cast_reg_3186[11 : 0] <= rows_cast_fu_681_p1[11 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_fu_719_p2 == ap_const_lv1_0))) begin
        heightloop_reg_3501 <= heightloop_fu_725_p2;
        p_neg313_i_cast_reg_3518 <= p_neg313_i_cast_fu_743_p2;
        ref_reg_3530 <= ref_fu_749_p2;
        tmp_15_reg_3535 <= tmp_15_fu_754_p2;
        tmp_16_reg_3541[10 : 1] <= tmp_16_fu_770_p2[10 : 1];
        tmp_19_reg_3551 <= tmp_19_fu_793_p1;
        tmp_21_reg_3571[1] <= tmp_21_fu_819_p1[1];
        tmp_296_1_reg_3546[13 : 1] <= tmp_296_1_fu_787_p2[13 : 1];
        tmp_326_2_reg_3556 <= tmp_326_2_fu_797_p2;
        tmp_334_2_reg_3565[13 : 1] <= tmp_334_2_fu_813_p2[13 : 1];
        tmp_4_reg_3511 <= tmp_4_fu_735_p2;
        widthloop_reg_3506 <= widthloop_fu_730_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_V_reg_3579 <= i_V_fu_832_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it5))) begin
        isneg_1_reg_4143 <= p_Val2_12_fu_2936_p2[ap_const_lv32_A];
        isneg_2_reg_4163 <= p_Val2_s_fu_3001_p2[ap_const_lv32_A];
        isneg_reg_4123 <= p_Val2_9_fu_2871_p2[ap_const_lv32_A];
        overflow_3_reg_4158 <= overflow_3_fu_2975_p2;
        overflow_4_reg_4178 <= overflow_4_fu_3040_p2;
        overflow_reg_4138 <= overflow_fu_2910_p2;
        p_Val2_10_reg_4128 <= p_Val2_10_fu_2884_p1;
        p_Val2_13_reg_4148 <= p_Val2_13_fu_2949_p1;
        p_Val2_15_reg_4168 <= p_Val2_15_fu_3014_p1;
        tmp_i_i1_reg_4153 <= tmp_i_i1_fu_2963_p2;
        tmp_i_i2_reg_4173 <= tmp_i_i2_fu_3028_p2;
        tmp_i_i_reg_4133 <= tmp_i_i_fu_2898_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it1))) begin
        k_buf_0_val_0_addr_reg_3884 <= tmp_22_fu_1425_p1;
        k_buf_0_val_1_addr_reg_3890 <= tmp_22_fu_1425_p1;
        k_buf_0_val_2_addr_reg_3896 <= tmp_22_fu_1425_p1;
        x_1_reg_3907 <= x_1_fu_1442_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        locy_2_0_t_reg_3726 <= locy_2_0_t_fu_1188_p2;
        locy_2_1_t_reg_3733 <= locy_2_1_t_fu_1197_p2;
        locy_2_2_t_reg_3740 <= locy_2_2_t_fu_1207_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_10_fu_827_p2))) begin
        or_cond6_2_reg_3594 <= or_cond6_2_fu_877_p2;
        or_cond_i_i_2_1_reg_3620 <= or_cond_i_i_2_1_fu_937_p2;
        or_cond_i_i_2_2_reg_3661 <= or_cond_i_i_2_2_fu_1022_p2;
        sel_tmp8_demorgan_reg_3631 <= sel_tmp8_demorgan_fu_977_p2;
        tmp_12_reg_3584 <= tmp_12_fu_838_p2;
        tmp_23_reg_3589 <= tmp_23_fu_850_p2;
        tmp_25_reg_3599 <= ImagLoc_y_fu_844_p2[ap_const_lv32_C];
        tmp_26_reg_3603 <= tmp_26_fu_891_p3;
        tmp_30_reg_3615 <= tmp_30_fu_912_p3;
        tmp_322_2_2_reg_3656 <= tmp_322_2_2_fu_1017_p2;
        tmp_322_2_reg_3610 <= tmp_322_2_fu_898_p2;
        tmp_331_2_1_reg_3626 <= tmp_331_2_1_fu_965_p2;
        tmp_331_2_2_reg_3667 <= tmp_331_2_2_fu_1050_p2;
        tmp_36_reg_3636 <= tmp_36_fu_983_p1;
        tmp_37_reg_3641 <= tmp_37_fu_987_p1;
        tmp_38_reg_3646 <= tmp_38_fu_991_p2;
        tmp_41_reg_3651 <= y_3_2_1_fu_997_p2[ap_const_lv32_C];
        tmp_49_reg_3672 <= tmp_49_fu_1062_p1;
        tmp_50_reg_3677 <= tmp_50_fu_1066_p1;
        tmp_54_reg_3682 <= tmp_54_fu_1070_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_13_reg_3747))) begin
        p_p2_i336_i_1_cast_reg_3866 <= p_p2_i336_i_1_cast_fu_1389_p1;
        sel_tmp18_reg_3871 <= sel_tmp18_fu_1398_p3;
        sel_tmp2_reg_3850 <= sel_tmp2_fu_1364_p2;
        sel_tmp5_reg_3856 <= sel_tmp5_fu_1379_p2;
        sel_tmp_reg_3845 <= sel_tmp_fu_1348_p3;
        tmp_63_reg_3840 <= tmp_63_fu_1334_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_27_reg_3820_pp0_it2) & (ap_const_lv2_0 == col_assign_fu_1467_p2))) begin
        right_border_buf_0_val_0_0_fu_192 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_27_reg_3820_pp0_it2) & (col_assign_fu_1467_p2 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_196 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_27_reg_3820_pp0_it2) & ~(col_assign_fu_1467_p2 == ap_const_lv2_1) & ~(ap_const_lv2_0 == col_assign_fu_1467_p2))) begin
        right_border_buf_0_val_0_2_fu_200 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2) & (ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it2 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_204 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2) & (ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it2 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_208 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2) & ~(ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it2 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_212 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2) & (ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it2 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_216 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2) & (ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it2 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_220 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2) & ~(ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it2 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_224 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        src_kernel_win_0_val_0_0_4_reg_3946 <= k_buf_0_val_0_q0;
        src_kernel_win_0_val_1_0_4_reg_3955 <= k_buf_0_val_1_q0;
        src_kernel_win_0_val_2_0_reg_3964 <= k_buf_0_val_2_q0;
        src_kernel_win_1_val_0_0_4_reg_3983 <= k_buf_1_val_0_q0;
        src_kernel_win_1_val_1_0_4_reg_3992 <= k_buf_1_val_1_q0;
        src_kernel_win_1_val_2_0_reg_4001 <= k_buf_1_val_2_q0;
        src_kernel_win_2_val_0_0_4_reg_4023 <= k_buf_2_val_0_q0;
        src_kernel_win_2_val_1_0_4_reg_4032 <= k_buf_2_val_1_q0;
        src_kernel_win_2_val_2_0_reg_4041 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it3))) begin
        src_kernel_win_0_val_0_2_fu_244 <= src_kernel_win_0_val_0_1_fu_240;
        src_kernel_win_0_val_1_2_fu_256 <= src_kernel_win_0_val_1_1_fu_252;
        src_kernel_win_0_val_2_2_fu_268 <= src_kernel_win_0_val_2_1_fu_264;
        src_kernel_win_1_val_0_2_fu_280 <= src_kernel_win_1_val_0_1_fu_276;
        src_kernel_win_1_val_1_2_fu_292 <= src_kernel_win_1_val_1_1_fu_288;
        src_kernel_win_1_val_2_2_fu_304 <= src_kernel_win_1_val_2_1_fu_300;
        src_kernel_win_2_val_0_2_fu_296 <= src_kernel_win_2_val_0_1_fu_308;
        src_kernel_win_2_val_1_2_fu_272 <= src_kernel_win_2_val_1_1_fu_284;
        src_kernel_win_2_val_2_2_fu_248 <= src_kernel_win_2_val_2_1_fu_260;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it4))) begin
        src_kernel_win_0_val_1_1_lo_reg_4093 <= src_kernel_win_0_val_1_1_fu_252;
        src_kernel_win_1_val_1_1_lo_reg_4103 <= src_kernel_win_1_val_1_1_fu_288;
        src_kernel_win_2_val_1_1_lo_reg_4113 <= src_kernel_win_2_val_1_1_fu_284;
        tmp48_reg_4098 <= tmp48_fu_2773_p2;
        tmp52_reg_4108 <= tmp52_fu_2809_p2;
        tmp56_reg_4118 <= tmp56_fu_2845_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it3))) begin
        src_kernel_win_0_val_2_2_lo_reg_4063 <= src_kernel_win_0_val_2_2_fu_268;
        src_kernel_win_1_val_2_2_lo_reg_4073 <= src_kernel_win_1_val_2_2_fu_304;
        src_kernel_win_2_val_2_2_lo_reg_4083 <= src_kernel_win_2_val_2_2_fu_248;
        tmp47_reg_4068 <= tmp47_fu_2234_p2;
        tmp51_reg_4078 <= tmp51_fu_2463_p2;
        tmp55_reg_4088 <= tmp55_fu_2692_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_13_fu_1216_p2) & ~(ap_const_lv1_0 == or_cond_i335_i_fu_1281_p2))) begin
        tmp_27_reg_3820 <= tmp_27_fu_1301_p2;
        tmp_320_1_reg_3824 <= tmp_320_1_fu_1306_p2;
        tmp_320_2_reg_3832 <= tmp_320_2_fu_1316_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == brmerge1_reg_3722) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it1) & (ap_const_lv1_0 == brmerge_reg_3862))) begin
        tmp_64_reg_3902 <= tmp_64_fu_1432_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st5_fsm_4 or tmp_10_fu_827_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_10_fu_827_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or tmp_10_fu_827_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_10_fu_827_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_7 assign process. ///
always @ (ap_sig_bdd_223)
begin
    if (ap_sig_bdd_223) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st16_fsm_8 assign process. ///
always @ (ap_sig_bdd_651)
begin
    if (ap_sig_bdd_651) begin
        ap_sig_cseq_ST_st16_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_8 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_27)
begin
    if (ap_sig_bdd_27) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_78)
begin
    if (ap_sig_bdd_78) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_87)
begin
    if (ap_sig_bdd_87) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_96)
begin
    if (ap_sig_bdd_96) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_134)
begin
    if (ap_sig_bdd_134) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_187)
begin
    if (ap_sig_bdd_187) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_210)
begin
    if (ap_sig_bdd_210) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2 or tmp_355_1_fu_1664_p1 or k_buf_1_val_1_addr_1_gep_fu_568_p3 or ap_sig_bdd_661)
begin
    if (ap_sig_bdd_661) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)) begin
            k_buf_1_val_1_address1 = k_buf_1_val_1_addr_1_gep_fu_568_p3;
        end else if ((ap_const_lv1_0 == ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)) begin
            k_buf_1_val_1_address1 = tmp_355_1_fu_1664_p1;
        end else begin
            k_buf_1_val_1_address1 = 'bx;
        end
    end else begin
        k_buf_1_val_1_address1 = 'bx;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2 or tmp_355_2_fu_1851_p1 or k_buf_2_val_1_addr_1_gep_fu_608_p3 or ap_sig_bdd_661)
begin
    if (ap_sig_bdd_661) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)) begin
            k_buf_2_val_1_address1 = k_buf_2_val_1_addr_1_gep_fu_608_p3;
        end else if ((ap_const_lv1_0 == ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)) begin
            k_buf_2_val_1_address1 = tmp_355_2_fu_1851_p1;
        end else begin
            k_buf_2_val_1_address1 = 'bx;
        end
    end else begin
        k_buf_2_val_1_address1 = 'bx;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or tmp_3_fu_719_p2 or tmp_10_fu_827_p2 or ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7 or tmp_6_fu_695_p2 or tmp_9_fu_707_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == tmp_6_fu_695_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == tmp_9_fu_707_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(tmp_3_fu_719_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if ((ap_const_lv1_0 == tmp_10_fu_827_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
        end
        ap_ST_pp0_stg0_fsm_7 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_st16_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
            end
        end
        ap_ST_st16_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_cast_fu_1326_p1 = ImagLoc_x_reg_3760;
assign ImagLoc_x_fu_1248_p2 = ($signed(ap_const_lv13_1FFF) + $signed(tmp_54_cast_fu_1212_p1));
assign ImagLoc_y_fu_844_p2 = ($signed(ap_const_lv13_1FFC) + $signed(tmp_51_cast_fu_823_p1));
assign OP1_V_0_0_cast_fu_2752_p1 = src_kernel_win_0_val_2_2_lo_reg_4063;
assign OP1_V_0_2_cast_fu_2220_p1 = src_kernel_win_0_val_0_2_fu_244;
assign OP1_V_1_0_cast_fu_2788_p1 = src_kernel_win_1_val_2_2_lo_reg_4073;
assign OP1_V_1_2_cast_fu_2449_p1 = src_kernel_win_1_val_0_2_fu_280;
assign OP1_V_2_0_cast_fu_2824_p1 = src_kernel_win_2_val_2_2_lo_reg_4083;
assign OP1_V_2_2_cast_fu_2678_p1 = src_kernel_win_2_val_0_2_fu_296;

/// ap_sig_bdd_134 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_134 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_187 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_187 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_210 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_210 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_223 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_223 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_2262 assign process. ///
always @ (tmp_25_reg_3599 or brmerge1_reg_3722)
begin
    ap_sig_bdd_2262 = ((ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == tmp_25_reg_3599));
end

/// ap_sig_bdd_2265 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 or ap_reg_ppstg_brmerge_reg_3862_pp0_it3)
begin
    ap_sig_bdd_2265 = (~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3862_pp0_it3));
end

/// ap_sig_bdd_2267 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 or ap_reg_ppstg_brmerge_reg_3862_pp0_it3)
begin
    ap_sig_bdd_2267 = (~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3862_pp0_it3));
end

/// ap_sig_bdd_2269 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3)
begin
    ap_sig_bdd_2269 = (~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3));
end

/// ap_sig_bdd_2272 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 or ap_reg_ppstg_brmerge5_reg_3876_pp0_it3)
begin
    ap_sig_bdd_2272 = (~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge5_reg_3876_pp0_it3));
end

/// ap_sig_bdd_2274 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 or ap_reg_ppstg_brmerge5_reg_3876_pp0_it3)
begin
    ap_sig_bdd_2274 = (~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge5_reg_3876_pp0_it3));
end

/// ap_sig_bdd_2276 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 or ap_reg_ppstg_brmerge5_reg_3876_pp0_it3 or tmp_69_reg_4010)
begin
    ap_sig_bdd_2276 = (~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge5_reg_3876_pp0_it3) & (ap_const_lv1_0 == tmp_69_reg_4010));
end

/// ap_sig_bdd_2278 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 or ap_reg_ppstg_brmerge5_reg_3876_pp0_it3 or tmp_69_reg_4010)
begin
    ap_sig_bdd_2278 = (~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge5_reg_3876_pp0_it3) & ~(ap_const_lv1_0 == tmp_69_reg_4010));
end

/// ap_sig_bdd_2280 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 or ap_reg_ppstg_brmerge6_reg_3880_pp0_it3)
begin
    ap_sig_bdd_2280 = (~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge6_reg_3880_pp0_it3));
end

/// ap_sig_bdd_2282 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 or ap_reg_ppstg_brmerge6_reg_3880_pp0_it3)
begin
    ap_sig_bdd_2282 = (~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge6_reg_3880_pp0_it3));
end

/// ap_sig_bdd_2284 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 or ap_reg_ppstg_brmerge6_reg_3880_pp0_it3 or tmp_75_reg_4050)
begin
    ap_sig_bdd_2284 = (~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge6_reg_3880_pp0_it3) & (ap_const_lv1_0 == tmp_75_reg_4050));
end

/// ap_sig_bdd_2286 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 or ap_reg_ppstg_brmerge6_reg_3880_pp0_it3 or tmp_75_reg_4050)
begin
    ap_sig_bdd_2286 = (~(ap_const_lv1_0 == brmerge1_reg_3722) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge6_reg_3880_pp0_it3) & ~(ap_const_lv1_0 == tmp_75_reg_4050));
end

/// ap_sig_bdd_250 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)
begin
    ap_sig_bdd_250 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0)));
end

/// ap_sig_bdd_27 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_27 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_272 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6)
begin
    ap_sig_bdd_272 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_651 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_651 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_661 assign process. ///
always @ (brmerge1_reg_3722 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 or ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 or ap_reg_ppiten_pp0_it3)
begin
    ap_sig_bdd_661 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it2) & ~(ap_const_lv1_0 == brmerge1_reg_3722) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3));
end

/// ap_sig_bdd_78 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_78 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_803 assign process. ///
always @ (ap_sig_bdd_250 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_272 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_13_reg_3747_pp0_it3)
begin
    ap_sig_bdd_803 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_250 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_272 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3747_pp0_it3));
end

/// ap_sig_bdd_87 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_87 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_96 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_96 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end
assign brmerge1_fu_1184_p2 = (tmp_23_reg_3589 | or_cond6_2_reg_3594);
assign brmerge5_fu_1405_p2 = (tmp_62_reg_3798 | tmp_17_reg_3783);
assign brmerge6_fu_1409_p2 = (tmp_62_reg_3798 | tmp_17_reg_3783);
assign brmerge_fu_1385_p2 = (tmp_62_reg_3798 | tmp_17_reg_3783);
assign col_assign_17_0_t_fu_1463_p2 = (p_neg313_i_cast_reg_3518 + tmp_64_reg_3902);
assign col_assign_17_1_t1_fu_1644_p2 = (p_neg313_i_cast_reg_3518 + tmp_70_fu_1641_p1);
assign col_assign_17_2_t1_fu_1831_p2 = (p_neg313_i_cast_reg_3518 + tmp_76_fu_1828_p1);
assign col_assign_18_1_0_t_fu_1690_p2 = (ap_reg_ppstg_tmp_59_reg_3766_pp0_it2 + p_neg313_i_cast_reg_3518);
assign col_assign_18_2_0_t_fu_1877_p2 = (ap_reg_ppstg_tmp_59_reg_3766_pp0_it2 + p_neg313_i_cast_reg_3518);
assign col_assign_1_t_fu_1311_p2 = (tmp_59_fu_1254_p1 + p_neg313_i_cast_reg_3518);
assign col_assign_2_t_fu_1321_p2 = (tmp_59_fu_1254_p1 + p_neg313_i_cast_reg_3518);
assign col_assign_fu_1467_p2 = (ap_reg_ppstg_tmp_59_reg_3766_pp0_it2 + p_neg313_i_cast_reg_3518);
assign col_buf_0_val_0_0_2_fu_1556_p3 = ((sel_tmp16_fu_1504_p2[0:0]===1'b1)? col_buf_0_val_0_0_8_fu_332: k_buf_0_val_0_q0);
assign col_buf_0_val_0_0_3_fu_1564_p3 = ((sel_tmp17_fu_1518_p2[0:0]===1'b1)? col_buf_0_val_0_0_8_fu_332: col_buf_0_val_0_0_2_fu_1556_p3);
assign col_buf_0_val_0_0_4_fu_1572_p3 = ((sel_tmp16_fu_1504_p2[0:0]===1'b1)? k_buf_0_val_0_q0: col_buf_0_val_0_0_6_fu_328);
assign col_buf_0_val_0_0_5_fu_1580_p3 = ((sel_tmp17_fu_1518_p2[0:0]===1'b1)? col_buf_0_val_0_0_6_fu_328: col_buf_0_val_0_0_4_fu_1572_p3);
assign col_buf_0_val_0_0_7_fu_1588_p3 = ((sel_tmp17_fu_1518_p2[0:0]===1'b1)? k_buf_0_val_0_q0: col_buf_0_val_0_0_1_fu_324);
assign col_buf_0_val_1_0_1_fu_1524_p3 = ((sel_tmp17_fu_1518_p2[0:0]===1'b1)? col_buf_0_val_1_0_7_fu_320: col_buf_0_val_1_0_fu_1510_p3);
assign col_buf_0_val_1_0_2_fu_1532_p3 = ((sel_tmp16_fu_1504_p2[0:0]===1'b1)? k_buf_0_val_1_q0: col_buf_0_val_1_0_6_fu_316);
assign col_buf_0_val_1_0_3_fu_1540_p3 = ((sel_tmp17_fu_1518_p2[0:0]===1'b1)? col_buf_0_val_1_0_6_fu_316: col_buf_0_val_1_0_2_fu_1532_p3);
assign col_buf_0_val_1_0_5_fu_1548_p3 = ((sel_tmp17_fu_1518_p2[0:0]===1'b1)? k_buf_0_val_1_q0: col_buf_0_val_1_0_4_fu_312);
assign col_buf_0_val_1_0_fu_1510_p3 = ((sel_tmp16_fu_1504_p2[0:0]===1'b1)? col_buf_0_val_1_0_7_fu_320: k_buf_0_val_1_q0);
assign col_buf_1_val_0_0_2_fu_1746_p3 = ((sel_tmp20_fu_1694_p2[0:0]===1'b1)? col_buf_1_val_0_0_8_fu_356: k_buf_1_val_0_q0);
assign col_buf_1_val_0_0_3_fu_1754_p3 = ((sel_tmp21_fu_1708_p2[0:0]===1'b1)? col_buf_1_val_0_0_8_fu_356: col_buf_1_val_0_0_2_fu_1746_p3);
assign col_buf_1_val_0_0_4_fu_1762_p3 = ((sel_tmp20_fu_1694_p2[0:0]===1'b1)? k_buf_1_val_0_q0: col_buf_1_val_0_0_6_fu_352);
assign col_buf_1_val_0_0_5_fu_1770_p3 = ((sel_tmp21_fu_1708_p2[0:0]===1'b1)? col_buf_1_val_0_0_6_fu_352: col_buf_1_val_0_0_4_fu_1762_p3);
assign col_buf_1_val_0_0_7_fu_1778_p3 = ((sel_tmp21_fu_1708_p2[0:0]===1'b1)? k_buf_1_val_0_q0: col_buf_1_val_0_0_1_fu_348);
assign col_buf_1_val_1_0_1_fu_1714_p3 = ((sel_tmp21_fu_1708_p2[0:0]===1'b1)? col_buf_1_val_1_0_7_fu_344: col_buf_1_val_1_0_fu_1700_p3);
assign col_buf_1_val_1_0_2_fu_1722_p3 = ((sel_tmp20_fu_1694_p2[0:0]===1'b1)? k_buf_1_val_1_q0: col_buf_1_val_1_0_6_fu_340);
assign col_buf_1_val_1_0_3_fu_1730_p3 = ((sel_tmp21_fu_1708_p2[0:0]===1'b1)? col_buf_1_val_1_0_6_fu_340: col_buf_1_val_1_0_2_fu_1722_p3);
assign col_buf_1_val_1_0_5_fu_1738_p3 = ((sel_tmp21_fu_1708_p2[0:0]===1'b1)? k_buf_1_val_1_q0: col_buf_1_val_1_0_4_fu_336);
assign col_buf_1_val_1_0_fu_1700_p3 = ((sel_tmp20_fu_1694_p2[0:0]===1'b1)? col_buf_1_val_1_0_7_fu_344: k_buf_1_val_1_q0);
assign col_buf_2_val_0_0_2_fu_1933_p3 = ((sel_tmp22_fu_1881_p2[0:0]===1'b1)? col_buf_2_val_0_0_8_fu_380: k_buf_2_val_0_q0);
assign col_buf_2_val_0_0_3_fu_1941_p3 = ((sel_tmp23_fu_1895_p2[0:0]===1'b1)? col_buf_2_val_0_0_8_fu_380: col_buf_2_val_0_0_2_fu_1933_p3);
assign col_buf_2_val_0_0_4_fu_1949_p3 = ((sel_tmp22_fu_1881_p2[0:0]===1'b1)? k_buf_2_val_0_q0: col_buf_2_val_0_0_6_fu_376);
assign col_buf_2_val_0_0_5_fu_1957_p3 = ((sel_tmp23_fu_1895_p2[0:0]===1'b1)? col_buf_2_val_0_0_6_fu_376: col_buf_2_val_0_0_4_fu_1949_p3);
assign col_buf_2_val_0_0_7_fu_1965_p3 = ((sel_tmp23_fu_1895_p2[0:0]===1'b1)? k_buf_2_val_0_q0: col_buf_2_val_0_0_1_fu_372);
assign col_buf_2_val_1_0_1_fu_1901_p3 = ((sel_tmp23_fu_1895_p2[0:0]===1'b1)? col_buf_2_val_1_0_7_fu_368: col_buf_2_val_1_0_fu_1887_p3);
assign col_buf_2_val_1_0_2_fu_1909_p3 = ((sel_tmp22_fu_1881_p2[0:0]===1'b1)? k_buf_2_val_1_q0: col_buf_2_val_1_0_6_fu_364);
assign col_buf_2_val_1_0_3_fu_1917_p3 = ((sel_tmp23_fu_1895_p2[0:0]===1'b1)? col_buf_2_val_1_0_6_fu_364: col_buf_2_val_1_0_2_fu_1909_p3);
assign col_buf_2_val_1_0_5_fu_1925_p3 = ((sel_tmp23_fu_1895_p2[0:0]===1'b1)? k_buf_2_val_1_q0: col_buf_2_val_1_0_4_fu_360);
assign col_buf_2_val_1_0_fu_1887_p3 = ((sel_tmp22_fu_1881_p2[0:0]===1'b1)? col_buf_2_val_1_0_7_fu_368: k_buf_2_val_1_q0);
assign cols_cast_fu_685_p1 = p_src_cols_V_read;
assign heightloop_fu_725_p2 = (ap_const_lv13_5 + rows_cast_reg_3186);
assign i_V_fu_832_p2 = (p_016_0_i_reg_659 + ap_const_lv12_1);
assign icmp1_fu_1237_p2 = (tmp_55_fu_1227_p4 != ap_const_lv11_0? 1'b1: 1'b0);
assign icmp_fu_866_p2 = ($signed(tmp_24_fu_856_p4) > $signed(12'b000000000000)? 1'b1: 1'b0);
assign isneg_1_fu_2941_p3 = p_Val2_12_fu_2936_p2[ap_const_lv32_A];
assign isneg_2_fu_3006_p3 = p_Val2_s_fu_3001_p2[ap_const_lv32_A];
assign isneg_fu_2876_p3 = p_Val2_9_fu_2871_p2[ap_const_lv32_A];
assign j_V_fu_1221_p2 = (p_029_0_i_reg_670 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_22_fu_1425_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_3884;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_22_fu_1425_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_3890;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_22_fu_1425_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_3896;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_312_1_fu_1448_p1;
assign k_buf_1_val_0_address1 = tmp_355_1_fu_1664_p1;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_addr_1_gep_fu_568_p3 = tmp_355_1_fu_1664_p1;
assign k_buf_1_val_1_address0 = tmp_312_1_fu_1448_p1;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_312_1_fu_1448_p1;
assign k_buf_1_val_2_address1 = tmp_355_1_fu_1664_p1;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_312_1_fu_1448_p1;
assign k_buf_2_val_0_address1 = tmp_355_2_fu_1851_p1;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_addr_1_gep_fu_608_p3 = tmp_355_2_fu_1851_p1;
assign k_buf_2_val_1_address0 = tmp_312_1_fu_1448_p1;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_312_1_fu_1448_p1;
assign k_buf_2_val_2_address1 = tmp_355_2_fu_1851_p1;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign k_buf_val_load_0_0_mux_fu_2081_p3 = ((ap_reg_ppstg_tmp_62_reg_3798_pp0_it3[0:0]===1'b1)? src_kernel_win_0_val_0_0_4_reg_3946: src_kernel_win_0_val_0_1_fu_240);
assign k_buf_val_load_0_1_mux_fu_2075_p3 = ((ap_reg_ppstg_tmp_62_reg_3798_pp0_it3[0:0]===1'b1)? src_kernel_win_0_val_1_0_4_reg_3955: src_kernel_win_0_val_1_1_fu_252);
assign k_buf_val_load_0_2_mux_fu_2069_p3 = ((ap_reg_ppstg_tmp_62_reg_3798_pp0_it3[0:0]===1'b1)? src_kernel_win_0_val_2_0_reg_3964: src_kernel_win_0_val_2_1_fu_264);
assign k_buf_val_load_1_0_mux_fu_2291_p3 = ((ap_reg_ppstg_tmp_62_reg_3798_pp0_it3[0:0]===1'b1)? src_kernel_win_1_val_0_0_4_reg_3983: src_kernel_win_1_val_0_1_fu_276);
assign k_buf_val_load_1_1_mux_fu_2285_p3 = ((ap_reg_ppstg_tmp_62_reg_3798_pp0_it3[0:0]===1'b1)? src_kernel_win_1_val_1_0_4_reg_3992: src_kernel_win_1_val_1_1_fu_288);
assign k_buf_val_load_1_2_mux_fu_2279_p3 = ((ap_reg_ppstg_tmp_62_reg_3798_pp0_it3[0:0]===1'b1)? src_kernel_win_1_val_2_0_reg_4001: src_kernel_win_1_val_2_1_fu_300);
assign k_buf_val_load_2_0_mux_fu_2508_p3 = ((ap_reg_ppstg_tmp_62_reg_3798_pp0_it3[0:0]===1'b1)? src_kernel_win_2_val_0_0_4_reg_4023: src_kernel_win_2_val_0_1_fu_308);
assign k_buf_val_load_2_1_mux_fu_2514_p3 = ((ap_reg_ppstg_tmp_62_reg_3798_pp0_it3[0:0]===1'b1)? src_kernel_win_2_val_1_0_4_reg_4032: src_kernel_win_2_val_1_1_fu_284);
assign k_buf_val_load_2_2_mux_fu_2520_p3 = ((ap_reg_ppstg_tmp_62_reg_3798_pp0_it3[0:0]===1'b1)? src_kernel_win_2_val_2_0_reg_4041: src_kernel_win_2_val_2_1_fu_260);
assign locy_2_0_t_fu_1188_p2 = (tmp_26_reg_3603 - tmp_31_reg_3687);
assign locy_2_1_t_fu_1197_p2 = (tmp_26_reg_3603 - tmp_40_fu_1192_p3);
assign locy_2_2_t_fu_1207_p2 = (tmp_26_reg_3603 - tmp_47_fu_1202_p3);
assign not_i_i_i1_fu_2969_p2 = (tmp_53_fu_2953_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign not_i_i_i2_fu_3034_p2 = (tmp_58_fu_3018_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign not_i_i_i_fu_2904_p2 = (tmp_48_fu_2888_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign or_cond307_i_fu_1243_p2 = (tmp_12_reg_3584 & icmp1_fu_1237_p2);
assign or_cond4_fu_1118_p2 = (sel_tmp11_fu_1113_p2 | sel_tmp9_fu_1098_p2);
assign or_cond5_fu_1166_p2 = (sel_tmp15_fu_1161_p2 | sel_tmp13_fu_1146_p2);
assign or_cond6_2_fu_877_p2 = (icmp_fu_866_p2 & tmp_314_2_fu_872_p2);
assign or_cond_i335_i_fu_1281_p2 = (tmp_17_fu_1276_p2 & rev1_fu_1270_p2);
assign or_cond_i_i_2_1_fu_937_p2 = (tmp_321_2_1_fu_926_p2 & tmp_322_2_1_fu_932_p2);
assign or_cond_i_i_2_2_fu_1022_p2 = (tmp_322_2_2_fu_1017_p2 & rev_fu_1011_p2);
assign overflow_3_fu_2975_p2 = (not_i_i_i1_fu_2969_p2 & tmp_i_i1_fu_2963_p2);
assign overflow_4_fu_3040_p2 = (not_i_i_i2_fu_3034_p2 & tmp_i_i2_fu_3028_p2);
assign overflow_fu_2910_p2 = (not_i_i_i_fu_2904_p2 & tmp_i_i_fu_2898_p2);
assign p_Val2_0_1_2_fu_2851_p3 = {{src_kernel_win_0_val_1_1_lo_reg_4093}, {ap_const_lv1_0}};
assign p_Val2_0_1_fu_2210_p2 = (ap_const_lv10_0 - p_shl_cast_fu_2206_p1);
assign p_Val2_0_2_fu_2224_p2 = (ap_const_lv9_0 - OP1_V_0_2_cast_fu_2220_p1);
assign p_Val2_10_fu_2884_p1 = p_Val2_9_fu_2871_p2[7:0];
assign p_Val2_12_fu_2936_p2 = ($signed(ap_reg_ppstg_tmp51_reg_4078_pp0_it5) + $signed(tmp53_fu_2930_p2));
assign p_Val2_13_fu_2949_p1 = p_Val2_12_fu_2936_p2[7:0];
assign p_Val2_15_fu_3014_p1 = p_Val2_s_fu_3001_p2[7:0];
assign p_Val2_1_1_2_fu_2916_p3 = {{src_kernel_win_1_val_1_1_lo_reg_4103}, {ap_const_lv1_0}};
assign p_Val2_1_1_fu_2439_p2 = (ap_const_lv10_0 - p_shl1_cast_fu_2435_p1);
assign p_Val2_1_2_fu_2453_p2 = (ap_const_lv9_0 - OP1_V_1_2_cast_fu_2449_p1);
assign p_Val2_2_1_2_fu_2981_p3 = {{src_kernel_win_2_val_1_1_lo_reg_4113}, {ap_const_lv1_0}};
assign p_Val2_2_1_fu_2668_p2 = (ap_const_lv10_0 - p_shl2_cast_fu_2664_p1);
assign p_Val2_2_2_fu_2682_p2 = (ap_const_lv9_0 - OP1_V_2_2_cast_fu_2678_p1);
assign p_Val2_7_0_0_2_cast_cast_fu_2765_p1 = $signed(p_Val2_7_0_0_2_fu_2759_p2);
assign p_Val2_7_0_0_2_fu_2759_p2 = (tmp_376_0_0_2_cast_fu_2755_p1 - OP1_V_0_0_cast_fu_2752_p1);
assign p_Val2_7_1_0_2_cast_cast_fu_2801_p1 = $signed(p_Val2_7_1_0_2_fu_2795_p2);
assign p_Val2_7_1_0_2_fu_2795_p2 = (tmp_376_1_0_2_cast_fu_2791_p1 - OP1_V_1_0_cast_fu_2788_p1);
assign p_Val2_7_2_0_2_cast_cast_fu_2837_p1 = $signed(p_Val2_7_2_0_2_fu_2831_p2);
assign p_Val2_7_2_0_2_fu_2831_p2 = (tmp_376_2_0_2_cast_fu_2827_p1 - OP1_V_2_0_cast_fu_2824_p1);
assign p_Val2_9_fu_2871_p2 = ($signed(ap_reg_ppstg_tmp47_reg_4068_pp0_it5) + $signed(tmp49_fu_2865_p2));
assign p_Val2_s_fu_3001_p2 = ($signed(ap_reg_ppstg_tmp55_reg_4088_pp0_it5) + $signed(tmp57_fu_2995_p2));
assign p_assign_10_2_1_fu_951_p2 = (ap_const_lv13_5 - tmp_51_cast_fu_823_p1);
assign p_assign_10_2_2_fu_1036_p2 = (ap_const_lv13_6 - tmp_51_cast_fu_823_p1);
assign p_assign_7_fu_1295_p2 = (ap_const_lv13_1 - tmp_54_cast_fu_1212_p1);
assign p_assign_8_1_fu_1393_p2 = ($signed(tmp_296_1_reg_3546) - $signed(p_p2_i336_i_1_cast_fu_1389_p1));
assign p_assign_8_fu_1343_p2 = ($signed(tmp_16_reg_3541) - $signed(tmp_63_fu_1334_p1));
assign p_dst_data_stream_0_V_din = ((tmp_i_i_50_fu_3053_p2[0:0]===1'b1)? p_mux_i_i_cast_fu_3046_p3: p_Val2_10_reg_4128);
assign p_dst_data_stream_1_V_din = ((tmp_i_i1_52_fu_3072_p2[0:0]===1'b1)? p_mux_i_i23_cast_fu_3065_p3: p_Val2_13_reg_4148);
assign p_dst_data_stream_2_V_din = ((tmp_i_i2_54_fu_3091_p2[0:0]===1'b1)? p_mux_i_i32_cast_fu_3084_p3: p_Val2_15_reg_4168);
assign p_mux_i_i23_cast_fu_3065_p3 = ((tmp_i_i1_reg_4153[0:0]===1'b1)? ap_const_lv8_FF: ap_const_lv8_0);
assign p_mux_i_i32_cast_fu_3084_p3 = ((tmp_i_i2_reg_4173[0:0]===1'b1)? ap_const_lv8_FF: ap_const_lv8_0);
assign p_mux_i_i_cast_fu_3046_p3 = ((tmp_i_i_reg_4133[0:0]===1'b1)? ap_const_lv8_FF: ap_const_lv8_0);
assign p_neg313_i_cast_fu_743_p2 = (tmp_fu_740_p1 ^ ap_const_lv2_3);
assign p_p2_i336_i_1_cast_fu_1389_p1 = $signed(p_p2_i336_i_fu_1329_p3);
assign p_p2_i336_i_fu_1329_p3 = ((tmp_62_reg_3798[0:0]===1'b1)? p_assign_7_reg_3815: ImagLoc_x_reg_3760);
assign p_p2_i_i_2_1_fu_957_p3 = ((tmp_32_fu_943_p3[0:0]===1'b1)? p_assign_10_2_1_fu_951_p2: y_3_2_fu_920_p2);
assign p_p2_i_i_2_2_fu_1042_p3 = ((tmp_42_fu_1028_p3[0:0]===1'b1)? p_assign_10_2_2_fu_1036_p2: y_3_2_1_fu_997_p2);
assign p_shl1_cast_fu_2435_p1 = p_shl1_fu_2427_p3;
assign p_shl1_fu_2427_p3 = {{src_kernel_win_1_val_1_2_fu_292}, {ap_const_lv1_0}};
assign p_shl2_cast_fu_2664_p1 = p_shl2_fu_2656_p3;
assign p_shl2_fu_2656_p3 = {{src_kernel_win_2_val_1_2_fu_272}, {ap_const_lv1_0}};
assign p_shl_cast_fu_2206_p1 = p_shl_fu_2198_p3;
assign p_shl_fu_2198_p3 = {{src_kernel_win_0_val_1_2_fu_256}, {ap_const_lv1_0}};
assign ref_fu_749_p2 = ($signed(ap_const_lv13_1FFF) + $signed(rows_cast_reg_3186));
assign rev1_fu_1270_p2 = (tmp_61_fu_1262_p3 ^ ap_const_lv1_1);
assign rev_fu_1011_p2 = (tmp_41_fu_1003_p3 ^ ap_const_lv1_1);
assign rows_cast_fu_681_p1 = p_src_rows_V_read;
assign sel_tmp10_fu_1107_p2 = (sel_tmp169_demorgan_fu_1103_p2 ^ ap_const_lv1_1);
assign sel_tmp11_fu_1113_p2 = (tmp_331_2_1_reg_3626 & sel_tmp10_fu_1107_p2);
assign sel_tmp12_fu_1141_p2 = (tmp_41_reg_3651 | tmp_322_2_2_not_fu_1136_p2);
assign sel_tmp13_fu_1146_p2 = (tmp_326_2_reg_3556 & sel_tmp12_fu_1141_p2);
assign sel_tmp14_fu_1155_p2 = (sel_tmp178_demorgan_fu_1151_p2 ^ ap_const_lv1_1);
assign sel_tmp15_fu_1161_p2 = (tmp_331_2_2_reg_3667 & sel_tmp14_fu_1155_p2);
assign sel_tmp169_demorgan_fu_1103_p2 = (or_cond_i_i_2_1_reg_3620 | tmp_326_2_reg_3556);
assign sel_tmp16_fu_1504_p2 = (col_assign_fu_1467_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp178_demorgan_fu_1151_p2 = (or_cond_i_i_2_2_reg_3661 | tmp_326_2_reg_3556);
assign sel_tmp17_fu_1518_p2 = (col_assign_fu_1467_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp18_fu_1398_p3 = ((or_cond_i335_i_reg_3791[0:0]===1'b1)? ImagLoc_x_cast_fu_1326_p1: p_assign_8_1_fu_1393_p2);
assign sel_tmp19_fu_1436_p3 = ((sel_tmp2_reg_3850[0:0]===1'b1)? ap_const_lv14_0: sel_tmp18_reg_3871);
assign sel_tmp1_fu_1359_p2 = (tmp_61_reg_3778 | tmp_17_not_fu_1354_p2);
assign sel_tmp20_fu_1694_p2 = (col_assign_18_1_0_t_fu_1690_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp21_fu_1708_p2 = (col_assign_18_1_0_t_fu_1690_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp22_fu_1881_p2 = (col_assign_18_2_0_t_fu_1877_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp23_fu_1895_p2 = (col_assign_18_2_0_t_fu_1877_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp24_demorgan_fu_1369_p2 = (or_cond_i335_i_reg_3791 | tmp_15_reg_3535);
assign sel_tmp2_fu_1364_p2 = (tmp_15_reg_3535 & sel_tmp1_fu_1359_p2);
assign sel_tmp3_fu_1413_p3 = ((sel_tmp2_reg_3850[0:0]===1'b1)? ap_const_lv11_0: sel_tmp_reg_3845);
assign sel_tmp4_fu_1373_p2 = (sel_tmp24_demorgan_fu_1369_p2 ^ ap_const_lv1_1);
assign sel_tmp5_fu_1379_p2 = (tmp_20_fu_1338_p2 & sel_tmp4_fu_1373_p2);
assign sel_tmp6_fu_1076_p2 = (tmp_322_2_reg_3610 ^ ap_const_lv1_1);
assign sel_tmp7_fu_1081_p2 = (tmp_326_2_reg_3556 & sel_tmp6_fu_1076_p2);
assign sel_tmp8_demorgan_fu_977_p2 = (tmp_321_2_1_fu_926_p2 & tmp_322_2_1_fu_932_p2);
assign sel_tmp8_fu_1093_p2 = (sel_tmp8_demorgan_reg_3631 ^ ap_const_lv1_1);
assign sel_tmp9_fu_1098_p2 = (tmp_326_2_reg_3556 & sel_tmp8_fu_1093_p2);
assign sel_tmp_fu_1348_p3 = ((or_cond_i335_i_reg_3791[0:0]===1'b1)? tmp_60_reg_3773: p_assign_8_fu_1343_p2);
assign src_kernel_win_0_val_0_0_2_fu_2105_p1 = col_buf_0_val_0_0_1_fu_324;
assign src_kernel_win_0_val_0_0_2_fu_2105_p2 = col_buf_0_val_0_0_6_fu_328;
assign src_kernel_win_0_val_0_0_2_fu_2105_p3 = col_buf_0_val_0_0_8_fu_332;
assign src_kernel_win_0_val_0_0_2_fu_2105_p4 = col_assign_17_0_t_reg_3973;
assign src_kernel_win_0_val_0_0_fu_2030_p1 = src_kernel_win_0_val_0_0_4_reg_3946;
assign src_kernel_win_0_val_0_0_fu_2030_p2 = src_kernel_win_0_val_1_0_4_reg_3955;
assign src_kernel_win_0_val_0_0_fu_2030_p3 = src_kernel_win_0_val_2_0_reg_3964;
assign src_kernel_win_0_val_0_0_fu_2030_p4 = locy_2_0_t_reg_3726;
assign src_kernel_win_0_val_1_0_2_fu_2116_p1 = col_buf_0_val_1_0_4_fu_312;
assign src_kernel_win_0_val_1_0_2_fu_2116_p2 = col_buf_0_val_1_0_6_fu_316;
assign src_kernel_win_0_val_1_0_2_fu_2116_p3 = col_buf_0_val_1_0_7_fu_320;
assign src_kernel_win_0_val_1_0_2_fu_2116_p4 = col_assign_17_0_t_reg_3973;
assign src_kernel_win_0_val_1_0_fu_2038_p1 = src_kernel_win_0_val_0_0_4_reg_3946;
assign src_kernel_win_0_val_1_0_fu_2038_p2 = src_kernel_win_0_val_1_0_4_reg_3955;
assign src_kernel_win_0_val_1_0_fu_2038_p3 = src_kernel_win_0_val_2_0_reg_3964;
assign src_kernel_win_0_val_1_0_fu_2038_p4 = locy_2_1_t_reg_3733;
assign src_kernel_win_0_val_2_0_1_fu_2046_p1 = src_kernel_win_0_val_0_0_4_reg_3946;
assign src_kernel_win_0_val_2_0_1_fu_2046_p2 = src_kernel_win_0_val_1_0_4_reg_3955;
assign src_kernel_win_0_val_2_0_1_fu_2046_p3 = src_kernel_win_0_val_2_0_reg_3964;
assign src_kernel_win_0_val_2_0_1_fu_2046_p4 = locy_2_2_t_reg_3740;
assign src_kernel_win_0_val_2_0_2_fu_2136_p1 = right_border_buf_0_val_0_0_fu_192;
assign src_kernel_win_0_val_2_0_2_fu_2136_p2 = right_border_buf_0_val_0_1_fu_196;
assign src_kernel_win_0_val_2_0_2_fu_2136_p3 = right_border_buf_0_val_0_2_fu_200;
assign src_kernel_win_0_val_2_0_2_fu_2136_p4 = col_assign_17_0_t_reg_3973;
assign src_kernel_win_1_val_0_0_1_fu_2315_p1 = col_buf_1_val_0_0_1_fu_348;
assign src_kernel_win_1_val_0_0_1_fu_2315_p2 = col_buf_1_val_0_0_6_fu_352;
assign src_kernel_win_1_val_0_0_1_fu_2315_p3 = col_buf_1_val_0_0_8_fu_356;
assign src_kernel_win_1_val_0_0_1_fu_2315_p4 = col_assign_17_1_t1_reg_4016;
assign src_kernel_win_1_val_0_0_fu_2240_p1 = src_kernel_win_1_val_0_0_4_reg_3983;
assign src_kernel_win_1_val_0_0_fu_2240_p2 = src_kernel_win_1_val_1_0_4_reg_3992;
assign src_kernel_win_1_val_0_0_fu_2240_p3 = src_kernel_win_1_val_2_0_reg_4001;
assign src_kernel_win_1_val_0_0_fu_2240_p4 = locy_2_0_t_reg_3726;
assign src_kernel_win_1_val_1_0_2_fu_2248_p1 = src_kernel_win_1_val_0_0_4_reg_3983;
assign src_kernel_win_1_val_1_0_2_fu_2248_p2 = src_kernel_win_1_val_1_0_4_reg_3992;
assign src_kernel_win_1_val_1_0_2_fu_2248_p3 = src_kernel_win_1_val_2_0_reg_4001;
assign src_kernel_win_1_val_1_0_2_fu_2248_p4 = locy_2_1_t_reg_3733;
assign src_kernel_win_1_val_1_0_fu_2344_p3 = ((tmp_69_reg_4010[0:0]===1'b1)? ap_const_lv8_0: tmp_51_fu_2326_p5);
assign src_kernel_win_1_val_2_0_1_fu_2256_p1 = src_kernel_win_1_val_0_0_4_reg_3983;
assign src_kernel_win_1_val_2_0_1_fu_2256_p2 = src_kernel_win_1_val_1_0_4_reg_3992;
assign src_kernel_win_1_val_2_0_1_fu_2256_p3 = src_kernel_win_1_val_2_0_reg_4001;
assign src_kernel_win_1_val_2_0_1_fu_2256_p4 = locy_2_2_t_reg_3740;
assign src_kernel_win_2_val_0_0_1_fu_2544_p1 = col_buf_2_val_0_0_1_fu_372;
assign src_kernel_win_2_val_0_0_1_fu_2544_p2 = col_buf_2_val_0_0_6_fu_376;
assign src_kernel_win_2_val_0_0_1_fu_2544_p3 = col_buf_2_val_0_0_8_fu_380;
assign src_kernel_win_2_val_0_0_1_fu_2544_p4 = col_assign_17_2_t1_reg_4056;
assign src_kernel_win_2_val_0_0_fu_2469_p1 = src_kernel_win_2_val_0_0_4_reg_4023;
assign src_kernel_win_2_val_0_0_fu_2469_p2 = src_kernel_win_2_val_1_0_4_reg_4032;
assign src_kernel_win_2_val_0_0_fu_2469_p3 = src_kernel_win_2_val_2_0_reg_4041;
assign src_kernel_win_2_val_0_0_fu_2469_p4 = locy_2_0_t_reg_3726;
assign src_kernel_win_2_val_1_0_2_fu_2477_p1 = src_kernel_win_2_val_0_0_4_reg_4023;
assign src_kernel_win_2_val_1_0_2_fu_2477_p2 = src_kernel_win_2_val_1_0_4_reg_4032;
assign src_kernel_win_2_val_1_0_2_fu_2477_p3 = src_kernel_win_2_val_2_0_reg_4041;
assign src_kernel_win_2_val_1_0_2_fu_2477_p4 = locy_2_1_t_reg_3733;
assign src_kernel_win_2_val_1_0_fu_2573_p3 = ((tmp_75_reg_4050[0:0]===1'b1)? ap_const_lv8_0: tmp_56_fu_2555_p5);
assign src_kernel_win_2_val_2_0_1_fu_2485_p1 = src_kernel_win_2_val_0_0_4_reg_4023;
assign src_kernel_win_2_val_2_0_1_fu_2485_p2 = src_kernel_win_2_val_1_0_4_reg_4032;
assign src_kernel_win_2_val_2_0_1_fu_2485_p3 = src_kernel_win_2_val_2_0_reg_4041;
assign src_kernel_win_2_val_2_0_1_fu_2485_p4 = locy_2_2_t_reg_3740;
assign src_kernel_win_val_1_0_0_7_fu_2337_p3 = ((tmp_69_reg_4010[0:0]===1'b1)? ap_const_lv8_0: src_kernel_win_1_val_0_0_1_fu_2315_p5);
assign src_kernel_win_val_2_0_0_7_fu_2566_p3 = ((tmp_75_reg_4050[0:0]===1'b1)? ap_const_lv8_0: src_kernel_win_2_val_0_0_1_fu_2544_p5);
assign tmp215_cast_fu_2862_p1 = tmp48_reg_4098;
assign tmp220_cast_fu_2927_p1 = tmp52_reg_4108;
assign tmp225_cast_fu_2992_p1 = tmp56_reg_4118;
assign tmp47_fu_2234_p2 = ($signed(tmp_376_0_2_cast_fu_2230_p1) + $signed(tmp_376_0_1_cast_fu_2216_p1));
assign tmp48_fu_2773_p2 = ($signed(tmp_376_0_2_2_cast_cast_fu_2769_p1) + $signed(p_Val2_7_0_0_2_cast_cast_fu_2765_p1));
assign tmp49_fu_2865_p2 = ($signed(tmp_376_0_1_cast_49_fu_2858_p1) + $signed(tmp215_cast_fu_2862_p1));
assign tmp51_fu_2463_p2 = ($signed(tmp_376_1_2_cast_fu_2459_p1) + $signed(tmp_376_1_1_cast_fu_2445_p1));
assign tmp52_fu_2809_p2 = ($signed(tmp_376_1_2_2_cast_cast_fu_2805_p1) + $signed(p_Val2_7_1_0_2_cast_cast_fu_2801_p1));
assign tmp53_fu_2930_p2 = ($signed(tmp_376_1_1_cast_51_fu_2923_p1) + $signed(tmp220_cast_fu_2927_p1));
assign tmp55_fu_2692_p2 = ($signed(tmp_376_2_2_cast_fu_2688_p1) + $signed(tmp_376_2_1_cast_fu_2674_p1));
assign tmp56_fu_2845_p2 = ($signed(tmp_376_2_2_2_cast_cast_fu_2841_p1) + $signed(p_Val2_7_2_0_2_cast_cast_fu_2837_p1));
assign tmp57_fu_2995_p2 = ($signed(tmp_376_2_1_cast_53_fu_2988_p1) + $signed(tmp225_cast_fu_2992_p1));
assign tmp_10_fu_827_p2 = (tmp_51_cast_fu_823_p1 < heightloop_reg_3501? 1'b1: 1'b0);
assign tmp_12_fu_838_p2 = (p_016_0_i_reg_659 > ap_const_lv12_4? 1'b1: 1'b0);
assign tmp_13_fu_1216_p2 = (tmp_54_cast_fu_1212_p1 < widthloop_reg_3506? 1'b1: 1'b0);
assign tmp_15_fu_754_p2 = (p_src_cols_V_read == ap_const_lv12_1? 1'b1: 1'b0);
assign tmp_16_fu_770_p2 = ($signed(ap_const_lv11_7FE) + $signed(tmp_295_cast_fu_762_p3));
assign tmp_17_fu_1276_p2 = ($signed(ImagLoc_x_fu_1248_p2) < $signed(cols_cast_reg_3197)? 1'b1: 1'b0);
assign tmp_17_not_fu_1354_p2 = (tmp_17_reg_3783 ^ ap_const_lv1_1);
assign tmp_18_fu_759_p1 = p_src_cols_V_read[9:0];
assign tmp_19_fu_793_p1 = ref_fu_749_p2[1:0];
assign tmp_20_fu_1338_p2 = ($signed(p_p2_i336_i_fu_1329_p3) < $signed(cols_cast_reg_3197)? 1'b1: 1'b0);
assign tmp_21_fu_819_p1 = tmp_334_2_fu_813_p2[1:0];
assign tmp_22_fu_1425_p1 = x_fu_1419_p3;
assign tmp_23_fu_850_p2 = ($signed(ImagLoc_y_fu_844_p2) < $signed(13'b1111111111111)? 1'b1: 1'b0);
assign tmp_24_fu_856_p4 = {{ImagLoc_y_fu_844_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tmp_26_fu_891_p3 = ((tmp_314_2_fu_872_p2[0:0]===1'b1)? ap_const_lv2_2: tmp_19_reg_3551);
assign tmp_27_fu_1301_p2 = ($signed(ImagLoc_x_fu_1248_p2) < $signed(tmp_4_reg_3511)? 1'b1: 1'b0);
assign tmp_28_fu_903_p1 = ImagLoc_y_fu_844_p2[1:0];
assign tmp_295_1_cast_fu_783_p1 = tmp_295_1_fu_776_p3;
assign tmp_295_1_fu_776_p3 = {{p_src_cols_V_read}, {ap_const_lv1_0}};
assign tmp_295_cast_fu_762_p3 = {{tmp_18_fu_759_p1}, {ap_const_lv1_0}};
assign tmp_296_1_fu_787_p2 = ($signed(ap_const_lv14_3FFE) + $signed(tmp_295_1_cast_fu_783_p1));
assign tmp_29_fu_907_p2 = (tmp_21_reg_3571 - tmp_28_fu_903_p1);
assign tmp_2_fu_713_p2 = (tmp_1_reg_648 + ap_const_lv2_1);
assign tmp_30_fu_912_p3 = ((tmp_322_2_fu_898_p2[0:0]===1'b1)? tmp_28_fu_903_p1: tmp_29_fu_907_p2);
assign tmp_312_1_fu_1448_p1 = $signed(x_1_fu_1442_p3);
assign tmp_314_2_fu_872_p2 = ($signed(ImagLoc_y_fu_844_p2) < $signed(ref_reg_3530)? 1'b1: 1'b0);
assign tmp_31_fu_1086_p3 = ((sel_tmp7_fu_1081_p2[0:0]===1'b1)? ap_const_lv2_0: tmp_30_reg_3615);
assign tmp_320_1_fu_1306_p2 = ($signed(ImagLoc_x_fu_1248_p2) < $signed(tmp_4_reg_3511)? 1'b1: 1'b0);
assign tmp_320_2_fu_1316_p2 = ($signed(ImagLoc_x_fu_1248_p2) < $signed(tmp_4_reg_3511)? 1'b1: 1'b0);
assign tmp_321_2_1_fu_926_p2 = ($signed(ImagLoc_y_fu_844_p2) > $signed(13'b0000000000000)? 1'b1: 1'b0);
assign tmp_322_2_1_fu_932_p2 = ($signed(y_3_2_fu_920_p2) < $signed(rows_cast_reg_3186)? 1'b1: 1'b0);
assign tmp_322_2_2_fu_1017_p2 = ($signed(y_3_2_1_fu_997_p2) < $signed(rows_cast_reg_3186)? 1'b1: 1'b0);
assign tmp_322_2_2_not_fu_1136_p2 = (tmp_322_2_2_reg_3656 ^ ap_const_lv1_1);
assign tmp_322_2_fu_898_p2 = ($signed(ImagLoc_y_fu_844_p2) < $signed(rows_cast_reg_3186)? 1'b1: 1'b0);
assign tmp_326_2_fu_797_p2 = (p_src_rows_V_read == ap_const_lv12_1? 1'b1: 1'b0);
assign tmp_32_fu_943_p3 = y_3_2_fu_920_p2[ap_const_lv32_C];
assign tmp_331_2_1_fu_965_p2 = ($signed(p_p2_i_i_2_1_fu_957_p3) < $signed(rows_cast_reg_3186)? 1'b1: 1'b0);
assign tmp_331_2_2_fu_1050_p2 = ($signed(p_p2_i_i_2_2_fu_1042_p3) < $signed(rows_cast_reg_3186)? 1'b1: 1'b0);
assign tmp_333_2_cast_fu_809_p1 = tmp_333_2_fu_802_p3;
assign tmp_333_2_fu_802_p3 = {{p_src_rows_V_read}, {ap_const_lv1_0}};
assign tmp_334_2_fu_813_p2 = (ap_const_lv14_2 + tmp_333_2_cast_fu_809_p1);
assign tmp_33_fu_970_p1 = tmp_334_2_reg_3565[1:0];
assign tmp_34_fu_973_p1 = p_p2_i_i_2_1_fu_957_p3[1:0];
assign tmp_355_1_fu_1664_p1 = $unsigned(x_1_cast_fu_1626_p1);
assign tmp_355_2_fu_1851_p1 = $unsigned(x_1_cast_fu_1626_p1);
assign tmp_35_fu_1124_p3 = ((sel_tmp11_fu_1113_p2[0:0]===1'b1)? tmp_36_reg_3636: ap_const_lv2_0);
assign tmp_36_fu_983_p1 = p_p2_i_i_2_1_fu_957_p3[1:0];
assign tmp_376_0_0_2_cast_fu_2755_p1 = src_kernel_win_0_val_2_1_fu_264;
assign tmp_376_0_1_cast_49_fu_2858_p1 = p_Val2_0_1_2_fu_2851_p3;
assign tmp_376_0_1_cast_fu_2216_p1 = $signed(p_Val2_0_1_fu_2210_p2);
assign tmp_376_0_2_2_cast_cast_fu_2769_p1 = src_kernel_win_0_val_0_1_fu_240;
assign tmp_376_0_2_cast_fu_2230_p1 = $signed(p_Val2_0_2_fu_2224_p2);
assign tmp_376_1_0_2_cast_fu_2791_p1 = src_kernel_win_1_val_2_1_fu_300;
assign tmp_376_1_1_cast_51_fu_2923_p1 = p_Val2_1_1_2_fu_2916_p3;
assign tmp_376_1_1_cast_fu_2445_p1 = $signed(p_Val2_1_1_fu_2439_p2);
assign tmp_376_1_2_2_cast_cast_fu_2805_p1 = src_kernel_win_1_val_0_1_fu_276;
assign tmp_376_1_2_cast_fu_2459_p1 = $signed(p_Val2_1_2_fu_2453_p2);
assign tmp_376_2_0_2_cast_fu_2827_p1 = src_kernel_win_2_val_2_1_fu_260;
assign tmp_376_2_1_cast_53_fu_2988_p1 = p_Val2_2_1_2_fu_2981_p3;
assign tmp_376_2_1_cast_fu_2674_p1 = $signed(p_Val2_2_1_fu_2668_p2);
assign tmp_376_2_2_2_cast_cast_fu_2841_p1 = src_kernel_win_2_val_0_1_fu_308;
assign tmp_376_2_2_cast_fu_2688_p1 = $signed(p_Val2_2_2_fu_2682_p2);
assign tmp_37_fu_987_p1 = y_3_2_fu_920_p2[1:0];
assign tmp_38_fu_991_p2 = (tmp_33_fu_970_p1 - tmp_34_fu_973_p1);
assign tmp_39_fu_1131_p3 = ((or_cond_i_i_2_1_reg_3620[0:0]===1'b1)? tmp_37_reg_3641: tmp_38_reg_3646);
assign tmp_3_fu_719_p2 = (tmp_1_reg_648 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_40_fu_1192_p3 = ((or_cond4_reg_3692[0:0]===1'b1)? tmp_35_reg_3697: tmp_39_reg_3702);
assign tmp_41_fu_1003_p3 = y_3_2_1_fu_997_p2[ap_const_lv32_C];
assign tmp_42_fu_1028_p3 = y_3_2_1_fu_997_p2[ap_const_lv32_C];
assign tmp_43_fu_1172_p3 = ((sel_tmp15_fu_1161_p2[0:0]===1'b1)? tmp_49_reg_3672: ap_const_lv2_0);
assign tmp_44_fu_1055_p1 = tmp_334_2_reg_3565[1:0];
assign tmp_45_fu_1058_p1 = p_p2_i_i_2_2_fu_1042_p3[1:0];
assign tmp_46_fu_1179_p3 = ((or_cond_i_i_2_2_reg_3661[0:0]===1'b1)? tmp_50_reg_3677: tmp_54_reg_3682);
assign tmp_47_fu_1202_p3 = ((or_cond5_reg_3707[0:0]===1'b1)? tmp_43_reg_3712: tmp_46_reg_3717);
assign tmp_48_fu_2888_p4 = {{p_Val2_9_fu_2871_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tmp_49_fu_1062_p1 = p_p2_i_i_2_2_fu_1042_p3[1:0];
assign tmp_4_fu_735_p2 = ($signed(ap_const_lv13_1FFD) + $signed(cols_cast_reg_3197));
assign tmp_50_fu_1066_p1 = y_3_2_1_fu_997_p2[1:0];
assign tmp_51_cast_fu_823_p1 = p_016_0_i_reg_659;
assign tmp_51_fu_2326_p1 = col_buf_1_val_1_0_4_fu_336;
assign tmp_51_fu_2326_p2 = col_buf_1_val_1_0_6_fu_340;
assign tmp_51_fu_2326_p3 = col_buf_1_val_1_0_7_fu_344;
assign tmp_51_fu_2326_p4 = col_assign_17_1_t1_reg_4016;
assign tmp_52_fu_2370_p1 = right_border_buf_1_val_0_0_fu_204;
assign tmp_52_fu_2370_p2 = right_border_buf_1_val_0_1_fu_208;
assign tmp_52_fu_2370_p3 = right_border_buf_1_val_0_2_fu_212;
assign tmp_52_fu_2370_p4 = col_assign_17_1_t1_reg_4016;
assign tmp_53_fu_2953_p4 = {{p_Val2_12_fu_2936_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tmp_54_cast_fu_1212_p1 = p_029_0_i_reg_670;
assign tmp_54_fu_1070_p2 = (tmp_44_fu_1055_p1 - tmp_45_fu_1058_p1);
assign tmp_55_fu_1227_p4 = {{p_029_0_i_reg_670[ap_const_lv32_B : ap_const_lv32_1]}};
assign tmp_56_fu_2555_p1 = col_buf_2_val_1_0_4_fu_360;
assign tmp_56_fu_2555_p2 = col_buf_2_val_1_0_6_fu_364;
assign tmp_56_fu_2555_p3 = col_buf_2_val_1_0_7_fu_368;
assign tmp_56_fu_2555_p4 = col_assign_17_2_t1_reg_4056;
assign tmp_57_fu_2599_p1 = right_border_buf_2_val_0_0_fu_216;
assign tmp_57_fu_2599_p2 = right_border_buf_2_val_0_1_fu_220;
assign tmp_57_fu_2599_p3 = right_border_buf_2_val_0_2_fu_224;
assign tmp_57_fu_2599_p4 = col_assign_17_2_t1_reg_4056;
assign tmp_58_fu_3018_p4 = {{p_Val2_s_fu_3001_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tmp_59_fu_1254_p1 = ImagLoc_x_fu_1248_p2[1:0];
assign tmp_5_fu_689_p2 = (tmp_s_reg_626 + ap_const_lv2_1);
assign tmp_60_fu_1258_p1 = ImagLoc_x_fu_1248_p2[10:0];
assign tmp_61_fu_1262_p3 = ImagLoc_x_fu_1248_p2[ap_const_lv32_C];
assign tmp_63_fu_1334_p1 = p_p2_i336_i_fu_1329_p3[10:0];
assign tmp_64_fu_1432_p1 = x_fu_1419_p3[1:0];
assign tmp_6_fu_695_p2 = (tmp_s_reg_626 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_70_fu_1641_p1 = x_1_reg_3907[1:0];
assign tmp_76_fu_1828_p1 = x_1_reg_3907[1:0];
assign tmp_8_fu_701_p2 = (tmp_7_reg_637 + ap_const_lv2_1);
assign tmp_9_fu_707_p2 = (tmp_7_reg_637 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_fu_740_p1 = p_src_cols_V_read[1:0];
assign tmp_i_i1_52_fu_3072_p2 = (isneg_1_reg_4143 | overflow_3_reg_4158);
assign tmp_i_i1_fu_2963_p2 = (isneg_1_fu_2941_p3 ^ ap_const_lv1_1);
assign tmp_i_i2_54_fu_3091_p2 = (isneg_2_reg_4163 | overflow_4_reg_4178);
assign tmp_i_i2_fu_3028_p2 = (isneg_2_fu_3006_p3 ^ ap_const_lv1_1);
assign tmp_i_i_50_fu_3053_p2 = (isneg_reg_4123 | overflow_reg_4138);
assign tmp_i_i_fu_2898_p2 = (isneg_fu_2876_p3 ^ ap_const_lv1_1);
assign widthloop_fu_730_p2 = (ap_const_lv13_2 + cols_cast_reg_3197);
assign x_1_cast_fu_1626_p1 = $signed(x_1_reg_3907);
assign x_1_fu_1442_p3 = ((sel_tmp5_reg_3856[0:0]===1'b1)? p_p2_i336_i_1_cast_reg_3866: sel_tmp19_fu_1436_p3);
assign x_fu_1419_p3 = ((sel_tmp5_reg_3856[0:0]===1'b1)? tmp_63_reg_3840: sel_tmp3_fu_1413_p3);
assign y_3_2_1_fu_997_p2 = ($signed(ap_const_lv13_1FFA) + $signed(tmp_51_cast_fu_823_p1));
assign y_3_2_fu_920_p2 = ($signed(ap_const_lv13_1FFB) + $signed(tmp_51_cast_fu_823_p1));
always @ (posedge ap_clk)
begin
    rows_cast_reg_3186[12] <= 1'b0;
    cols_cast_reg_3197[12] <= 1'b0;
    tmp_16_reg_3541[0] <= 1'b0;
    tmp_296_1_reg_3546[0] <= 1'b0;
    tmp_334_2_reg_3565[0] <= 1'b0;
    tmp_21_reg_3571[0] <= 1'b0;
end



endmodule //image_filter_Filter2D

