<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p192" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_192{left:96px;bottom:1124px;letter-spacing:0.16px;}
#t2_192{left:573px;bottom:1130px;}
#t3_192{left:573px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.02px;}
#t4_192{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t5_192{left:397px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_192{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t7_192{left:138px;bottom:961px;letter-spacing:0.13px;}
#t8_192{left:206px;bottom:961px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t9_192{left:784px;bottom:961px;letter-spacing:-0.14px;}
#ta_192{left:138px;bottom:926px;letter-spacing:0.12px;}
#tb_192{left:204px;bottom:926px;letter-spacing:0.07px;word-spacing:0.03px;}
#tc_192{left:138px;bottom:900px;letter-spacing:0.06px;word-spacing:0.06px;}
#td_192{left:138px;bottom:867px;letter-spacing:0.11px;}
#te_192{left:226px;bottom:867px;letter-spacing:-0.15px;}
#tf_192{left:350px;bottom:867px;}
#tg_192{left:370px;bottom:867px;letter-spacing:-0.15px;}
#th_192{left:138px;bottom:841px;letter-spacing:0.13px;word-spacing:-0.02px;}
#ti_192{left:326px;bottom:841px;letter-spacing:0.11px;}
#tj_192{left:340px;bottom:841px;letter-spacing:0.1px;word-spacing:0.01px;}
#tk_192{left:685px;bottom:841px;letter-spacing:0.16px;}
#tl_192{left:695px;bottom:841px;}
#tm_192{left:138px;bottom:815px;letter-spacing:0.08px;word-spacing:1.08px;}
#tn_192{left:318px;bottom:815px;letter-spacing:0.03px;}
#to_192{left:365px;bottom:815px;}
#tp_192{left:370px;bottom:815px;letter-spacing:0.01px;}
#tq_192{left:411px;bottom:815px;letter-spacing:0.04px;word-spacing:1.18px;}
#tr_192{left:489px;bottom:815px;letter-spacing:0.18px;}
#ts_192{left:530px;bottom:815px;letter-spacing:0.11px;word-spacing:1.06px;}
#tt_192{left:787px;bottom:815px;letter-spacing:0.16px;}
#tu_192{left:836px;bottom:815px;letter-spacing:0.11px;}
#tv_192{left:138px;bottom:796px;letter-spacing:0.11px;word-spacing:-0.39px;}
#tw_192{left:272px;bottom:796px;letter-spacing:0.14px;}
#tx_192{left:323px;bottom:796px;letter-spacing:0.1px;word-spacing:-0.37px;}
#ty_192{left:796px;bottom:796px;letter-spacing:0.18px;}
#tz_192{left:841px;bottom:796px;letter-spacing:0.07px;}
#t10_192{left:138px;bottom:778px;letter-spacing:0.11px;word-spacing:0.31px;}
#t11_192{left:505px;bottom:778px;letter-spacing:0.17px;}
#t12_192{left:551px;bottom:778px;letter-spacing:0.11px;word-spacing:0.32px;}
#t13_192{left:138px;bottom:760px;letter-spacing:0.11px;word-spacing:0.86px;}
#t14_192{left:715px;bottom:760px;letter-spacing:0.22px;}
#t15_192{left:751px;bottom:760px;letter-spacing:0.1px;word-spacing:0.85px;}
#t16_192{left:138px;bottom:741px;letter-spacing:0.11px;word-spacing:0.01px;}
#t17_192{left:138px;bottom:715px;letter-spacing:0.11px;word-spacing:0.44px;}
#t18_192{left:783px;bottom:715px;letter-spacing:0.15px;}
#t19_192{left:838px;bottom:713px;letter-spacing:0.13px;}
#t1a_192{left:138px;bottom:694px;letter-spacing:0.11px;word-spacing:0.72px;}
#t1b_192{left:265px;bottom:694px;letter-spacing:0.15px;}
#t1c_192{left:329px;bottom:692px;letter-spacing:0.13px;}
#t1d_192{left:351px;bottom:694px;letter-spacing:0.1px;word-spacing:0.76px;}
#t1e_192{left:721px;bottom:694px;letter-spacing:0.17px;}
#t1f_192{left:739px;bottom:694px;letter-spacing:0.07px;}
#t1g_192{left:762px;bottom:694px;letter-spacing:0.14px;}
#t1h_192{left:778px;bottom:694px;letter-spacing:0.17px;}
#t1i_192{left:797px;bottom:694px;letter-spacing:0.17px;}
#t1j_192{left:820px;bottom:694px;letter-spacing:0.12px;}
#t1k_192{left:138px;bottom:673px;letter-spacing:0.1px;word-spacing:-0.13px;}
#t1l_192{left:412px;bottom:673px;letter-spacing:0.17px;}
#t1m_192{left:430px;bottom:673px;letter-spacing:0.17px;}
#t1n_192{left:452px;bottom:673px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t1o_192{left:138px;bottom:655px;letter-spacing:0.17px;}
#t1p_192{left:193px;bottom:652px;}
#t1q_192{left:214px;bottom:655px;letter-spacing:0.11px;}
#t1r_192{left:138px;bottom:626px;letter-spacing:0.12px;word-spacing:1.36px;}
#t1s_192{left:621px;bottom:626px;letter-spacing:0.17px;}
#t1t_192{left:639px;bottom:626px;letter-spacing:0.13px;word-spacing:1.37px;}
#t1u_192{left:138px;bottom:608px;letter-spacing:0.11px;}
#t1v_192{left:599px;bottom:608px;letter-spacing:0.17px;}
#t1w_192{left:627px;bottom:605px;letter-spacing:0.13px;}
#t1x_192{left:663px;bottom:608px;letter-spacing:0.13px;word-spacing:-0.09px;}
#t1y_192{left:138px;bottom:579px;letter-spacing:0.12px;word-spacing:3.4px;}
#t1z_192{left:138px;bottom:560px;letter-spacing:0.17px;}
#t20_192{left:202px;bottom:558px;letter-spacing:0.13px;}
#t21_192{left:229px;bottom:560px;letter-spacing:0.11px;word-spacing:1.12px;}
#t22_192{left:694px;bottom:560px;letter-spacing:0.17px;}
#t23_192{left:722px;bottom:558px;letter-spacing:0.13px;}
#t24_192{left:751px;bottom:560px;letter-spacing:0.11px;word-spacing:1.13px;}
#t25_192{left:138px;bottom:539px;letter-spacing:0.11px;word-spacing:0.16px;}
#t26_192{left:530px;bottom:539px;letter-spacing:0.17px;}
#t27_192{left:594px;bottom:537px;letter-spacing:0.13px;}
#t28_192{left:616px;bottom:539px;letter-spacing:0.09px;word-spacing:0.12px;}
#t29_192{left:676px;bottom:539px;letter-spacing:0.15px;}
#t2a_192{left:740px;bottom:537px;letter-spacing:0.13px;}
#t2b_192{left:766px;bottom:539px;letter-spacing:0.1px;word-spacing:0.18px;}
#t2c_192{left:138px;bottom:518px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2d_192{left:489px;bottom:518px;letter-spacing:0.17px;}
#t2e_192{left:507px;bottom:518px;letter-spacing:0.11px;}
#t2f_192{left:138px;bottom:500px;letter-spacing:0.1px;word-spacing:-0.25px;}
#t2g_192{left:372px;bottom:500px;letter-spacing:0.17px;}
#t2h_192{left:390px;bottom:500px;letter-spacing:0.11px;word-spacing:-0.27px;}
#t2i_192{left:777px;bottom:500px;letter-spacing:0.17px;}
#t2j_192{left:795px;bottom:500px;letter-spacing:0.13px;word-spacing:-0.26px;}
#t2k_192{left:138px;bottom:482px;letter-spacing:0.12px;word-spacing:1.83px;}
#t2l_192{left:498px;bottom:482px;letter-spacing:0.17px;}
#t2m_192{left:517px;bottom:482px;letter-spacing:0.11px;word-spacing:1.86px;}
#t2n_192{left:138px;bottom:463px;letter-spacing:0.1px;word-spacing:1.62px;}
#t2o_192{left:138px;bottom:445px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2p_192{left:138px;bottom:419px;letter-spacing:0.11px;}
#t2q_192{left:568px;bottom:419px;letter-spacing:0.15px;}
#t2r_192{left:633px;bottom:416px;letter-spacing:0.13px;}
#t2s_192{left:655px;bottom:419px;}
#t2t_192{left:137px;bottom:382px;letter-spacing:0.11px;}
#t2u_192{left:137px;bottom:357px;letter-spacing:0.1px;word-spacing:0.85px;}
#t2v_192{left:758px;bottom:357px;letter-spacing:0.01px;}
#t2w_192{left:137px;bottom:338px;letter-spacing:0.17px;}
#t2x_192{left:183px;bottom:338px;letter-spacing:0.07px;}
#t2y_192{left:196px;bottom:338px;letter-spacing:0.16px;}
#t2z_192{left:209px;bottom:338px;letter-spacing:0.1px;word-spacing:-0.2px;}
#t30_192{left:842px;bottom:338px;letter-spacing:0.06px;}
#t31_192{left:137px;bottom:320px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t32_192{left:137px;bottom:294px;letter-spacing:0.11px;word-spacing:0.33px;}
#t33_192{left:297px;bottom:294px;letter-spacing:0.09px;}
#t34_192{left:433px;bottom:294px;letter-spacing:0.03px;}
#t35_192{left:446px;bottom:294px;letter-spacing:0.17px;}
#t36_192{left:462px;bottom:294px;letter-spacing:0.12px;word-spacing:0.35px;}
#t37_192{left:811px;bottom:294px;letter-spacing:0.06px;}
#t38_192{left:825px;bottom:294px;letter-spacing:0.15px;}
#t39_192{left:138px;bottom:275px;letter-spacing:0.11px;word-spacing:0.3px;}
#t3a_192{left:138px;bottom:257px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t3b_192{left:370px;bottom:257px;letter-spacing:0.09px;}
#t3c_192{left:138px;bottom:224px;letter-spacing:0.11px;}
#t3d_192{left:165px;bottom:182px;letter-spacing:-0.15px;}
#t3e_192{left:206px;bottom:182px;}
#t3f_192{left:227px;bottom:182px;letter-spacing:-0.17px;}
#t3g_192{left:284px;bottom:180px;letter-spacing:-0.02px;}
#t3h_192{left:165px;bottom:166px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t3i_192{left:193px;bottom:149px;letter-spacing:-0.16px;}
#t3j_192{left:193px;bottom:132px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t3k_192{left:267px;bottom:130px;}
#t3l_192{left:288px;bottom:132px;}
#t3m_192{left:299px;bottom:132px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3n_192{left:121px;bottom:1055px;letter-spacing:-0.16px;}
#t3o_192{left:231px;bottom:1055px;letter-spacing:-0.16px;}
#t3p_192{left:253px;bottom:1055px;letter-spacing:-0.16px;}
#t3q_192{left:341px;bottom:1055px;letter-spacing:-0.16px;}
#t3r_192{left:363px;bottom:1055px;letter-spacing:-0.16px;}
#t3s_192{left:451px;bottom:1055px;letter-spacing:-0.16px;}
#t3t_192{left:473px;bottom:1055px;letter-spacing:-0.16px;}
#t3u_192{left:495px;bottom:1055px;letter-spacing:-0.16px;}
#t3v_192{left:516px;bottom:1055px;letter-spacing:-0.16px;}
#t3w_192{left:674px;bottom:1055px;}
#t3x_192{left:696px;bottom:1055px;}
#t3y_192{left:806px;bottom:1055px;}
#t3z_192{left:153px;bottom:1027px;letter-spacing:-0.16px;}
#t40_192{left:161px;bottom:1010px;letter-spacing:-0.13px;}
#t41_192{left:298px;bottom:1018px;letter-spacing:-0.07px;}
#t42_192{left:408px;bottom:1018px;letter-spacing:-0.09px;}
#t43_192{left:483px;bottom:1018px;letter-spacing:-0.12px;}
#t44_192{left:583px;bottom:1027px;letter-spacing:-0.17px;}
#t45_192{left:572px;bottom:1010px;letter-spacing:-0.2px;}
#t46_192{left:718px;bottom:1027px;letter-spacing:-0.16px;}
#t47_192{left:734px;bottom:1010px;letter-spacing:-0.43px;}
#t48_192{left:178px;bottom:990px;}
#t49_192{left:300px;bottom:990px;}
#t4a_192{left:410px;bottom:990px;}
#t4b_192{left:487px;bottom:990px;}
#t4c_192{left:597px;bottom:989px;}
#t4d_192{left:751px;bottom:990px;}

.s1_192{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_192{font-size:3px;font-family:Arial-Bold_sgd;color:#7F7F7F;}
.s3_192{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_192{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_192{font-size:14px;font-family:Courier_rz;color:#000;}
.s6_192{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_192{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s8_192{font-size:14px;font-family:Wingdings3_se;color:#000;}
.s9_192{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sa_192{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.sb_192{font-size:15px;font-family:Courier-Oblique_s6;color:#030;}
.sc_192{font-size:12px;font-family:Courier-Oblique_s6;color:#030;}
.sd_192{font-size:15px;font-family:Courier_rz;color:#000;}
.se_192{font-size:15px;font-family:Courier-Oblique_s6;color:#000;}
.sf_192{font-size:12px;font-family:Courier-Oblique_s6;color:#000;}
.sg_192{font-size:11px;font-family:Courier_rz;color:#000;}
.sh_192{font-size:14px;font-family:TimesNewRomanPSMT_s3;color:#000;}
.si_192{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sj_192{font-size:14px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.t.v0_192{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts192" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier-Oblique_s6;
	src: url("fonts/Courier-Oblique_s6.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_s3;
	src: url("fonts/TimesNewRomanPSMT_s3.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_se;
	src: url("fonts/Wingdings3_se.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg192Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg192" style="-webkit-user-select: none;"><object width="935" height="1210" data="192/192.svg" type="image/svg+xml" id="pdf192" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_192" class="t s1_192">CTC1 </span><span id="t2_192" class="t v0_192 s2_192">I</span><span id="t3_192" class="t s1_192">Move Control Word to Floating Point </span>
<span id="t4_192" class="t s3_192">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_192" class="t s3_192">microMIPS64™ Instruction Set, Revision 6.05 </span><span id="t6_192" class="t s3_192">192 </span>
<span id="t7_192" class="t s4_192">Format: </span><span id="t8_192" class="t s5_192">CTC1 rt, fs </span><span id="t9_192" class="t s6_192">microMIPS </span>
<span id="ta_192" class="t s4_192">Purpose: </span><span id="tb_192" class="t s7_192">Move Control Word to Floating Point </span>
<span id="tc_192" class="t s7_192">To copy a word from a GPR to an FPU control register. </span>
<span id="td_192" class="t s4_192">Description: </span><span id="te_192" class="t s5_192">FP_Control[fs] </span><span id="tf_192" class="t s8_192"> </span><span id="tg_192" class="t s5_192">GPR[rt] </span>
<span id="th_192" class="t s7_192">Copy the low word from GPR </span><span id="ti_192" class="t s9_192">rt </span><span id="tj_192" class="t s7_192">into the FP (coprocessor 1) control register indicated by </span><span id="tk_192" class="t s9_192">fs</span><span id="tl_192" class="t s7_192">. </span>
<span id="tm_192" class="t s7_192">Writing to the floating point </span><span id="tn_192" class="t s9_192">Control</span><span id="to_192" class="t s7_192">/</span><span id="tp_192" class="t s9_192">Status </span><span id="tq_192" class="t s7_192">register, the </span><span id="tr_192" class="t sa_192">FCSR</span><span id="ts_192" class="t s7_192">, causes the appropriate exception if any </span><span id="tt_192" class="t sa_192">Cause </span><span id="tu_192" class="t s7_192">bit </span>
<span id="tv_192" class="t s7_192">and its corresponding </span><span id="tw_192" class="t sa_192">Enable </span><span id="tx_192" class="t s7_192">bit are both set. The register is written before the exception occurs. Writing to </span><span id="ty_192" class="t sa_192">FEXR </span><span id="tz_192" class="t s7_192">to </span>
<span id="t10_192" class="t s7_192">set a cause bit whose enable bit is already set, or writing to </span><span id="t11_192" class="t sa_192">FENR </span><span id="t12_192" class="t s7_192">to set an enable bit whose cause bit is already set </span>
<span id="t13_192" class="t s7_192">causes the appropriate exception. The register is written before the exception occurs and the </span><span id="t14_192" class="t sa_192">EPC </span><span id="t15_192" class="t s7_192">register contains </span>
<span id="t16_192" class="t s7_192">the address of the CTC1 instruction. </span>
<span id="t17_192" class="t s7_192">The definition of this instruction has been extended in Release 5 to support user mode read and write of </span><span id="t18_192" class="t sb_192">Status </span>
<span id="t19_192" class="t sc_192">FR </span>
<span id="t1a_192" class="t s7_192">under the control of </span><span id="t1b_192" class="t sb_192">Config5 </span>
<span id="t1c_192" class="t sc_192">UFR </span>
<span id="t1d_192" class="t s7_192">. This optional feature is meant to facilitate transition from </span><span id="t1e_192" class="t sb_192">FR</span><span id="t1f_192" class="t sd_192">=0 </span><span id="t1g_192" class="t s7_192">to </span><span id="t1h_192" class="t sb_192">FR</span><span id="t1i_192" class="t sd_192">=1 </span><span id="t1j_192" class="t s7_192">float- </span>
<span id="t1k_192" class="t s7_192">ing-point register modes in order to obsolete </span><span id="t1l_192" class="t sb_192">FR</span><span id="t1m_192" class="t sd_192">=0 </span><span id="t1n_192" class="t s7_192">mode in a future architecture release. User code may set and clear </span>
<span id="t1o_192" class="t sb_192">Status </span>
<span id="t1p_192" class="t sc_192">FR </span>
<span id="t1q_192" class="t s7_192">without kernel intervention, providing kernel explicitly provides permission. </span>
<span id="t1r_192" class="t s7_192">This UFR facility is not supported in Release 6 since Release 6 only allows </span><span id="t1s_192" class="t sb_192">FR</span><span id="t1t_192" class="t s7_192">=1 mode. Accessing the UFR and </span>
<span id="t1u_192" class="t s7_192">UNFR registers causes a Reserved Instruction exception in Release 6 since </span><span id="t1v_192" class="t se_192">FIR </span>
<span id="t1w_192" class="t sf_192">UFRP </span>
<span id="t1x_192" class="t s7_192">is always 0. </span>
<span id="t1y_192" class="t s7_192">The definition of this instruction has been extended in Release 6 to allow user code to read and modify the </span>
<span id="t1z_192" class="t se_192">Config5 </span>
<span id="t20_192" class="t sf_192">FRE </span>
<span id="t21_192" class="t s7_192">bit. Such modification is allowed when this bit is present (as indicated by </span><span id="t22_192" class="t se_192">FIR </span>
<span id="t23_192" class="t sf_192">UFRP </span>
<span id="t24_192" class="t s7_192">) and user mode </span>
<span id="t25_192" class="t s7_192">modification of the bit is enabled by the kernel (as indicated by </span><span id="t26_192" class="t se_192">Config5 </span>
<span id="t27_192" class="t sf_192">UFE </span>
<span id="t28_192" class="t s7_192">). Setting </span><span id="t29_192" class="t se_192">Config5 </span>
<span id="t2a_192" class="t sf_192">FRE </span>
<span id="t2b_192" class="t s7_192">to 1 causes all </span>
<span id="t2c_192" class="t s7_192">floating point instructions which are not compatible with </span><span id="t2d_192" class="t se_192">FR</span><span id="t2e_192" class="t s7_192">=1 mode to take an Reserved Instruction exception. This </span>
<span id="t2f_192" class="t s7_192">makes it possible to run pre-Release 6 </span><span id="t2g_192" class="t se_192">FR</span><span id="t2h_192" class="t s7_192">=0 floating point code on a Release 6 core which only supports </span><span id="t2i_192" class="t se_192">FR</span><span id="t2j_192" class="t s7_192">=1 mode, </span>
<span id="t2k_192" class="t s7_192">provided the kernel has been set up to trap and emulate </span><span id="t2l_192" class="t se_192">FR</span><span id="t2m_192" class="t s7_192">=0 behavior for these instructions. These instructions </span>
<span id="t2n_192" class="t s7_192">include floating-point arithmetic instructions that read/write single-precision registers, LWC1, SWC1, MTC1, and </span>
<span id="t2o_192" class="t s7_192">MFC1 instructions. </span>
<span id="t2p_192" class="t s7_192">The FRE facility uses COP1 register aliases FRE and NFRE to access </span><span id="t2q_192" class="t se_192">Config5 </span>
<span id="t2r_192" class="t sf_192">FRE </span>
<span id="t2s_192" class="t s7_192">. </span>
<span id="t2t_192" class="t s4_192">Restrictions: </span>
<span id="t2u_192" class="t s7_192">There are a few control registers defined for the floating point unit. Prior to Release 6, the result is </span><span id="t2v_192" class="t s4_192">UNPREDICT- </span>
<span id="t2w_192" class="t s4_192">ABLE </span><span id="t2x_192" class="t s7_192">if </span><span id="t2y_192" class="t s9_192">fs </span><span id="t2z_192" class="t s7_192">specifies a register that does not exist. In Release 6 and later, a Reserved Instruction exception occurs if </span><span id="t30_192" class="t s9_192">fs </span>
<span id="t31_192" class="t s7_192">specifies a register that does not exist. </span>
<span id="t32_192" class="t s7_192">Furthermore, the result is </span><span id="t33_192" class="t s4_192">UNPREDICTABLE </span><span id="t34_192" class="t s7_192">if </span><span id="t35_192" class="t s9_192">fd </span><span id="t36_192" class="t s7_192">specifies the UFR, UNFR, FRE and NFRE aliases, with </span><span id="t37_192" class="t s9_192">fs </span><span id="t38_192" class="t s7_192">any- </span>
<span id="t39_192" class="t s7_192">thing other than 00000, GPR[0]. Release 6 implementations and later are required to produce a Reserved Instruction </span>
<span id="t3a_192" class="t s7_192">exception; software must assume it is </span><span id="t3b_192" class="t s4_192">UNPREDICTABLE. </span>
<span id="t3c_192" class="t s4_192">Operation: </span>
<span id="t3d_192" class="t s5_192">temp </span><span id="t3e_192" class="t s8_192"> </span><span id="t3f_192" class="t s5_192">GPR[rt] </span>
<span id="t3g_192" class="t sg_192">31..0 </span>
<span id="t3h_192" class="t s5_192">if (fs = 1 or fs = 4) then </span>
<span id="t3i_192" class="t s5_192">/* clear UFR or UNFR(CP1 Register 1)*/ </span>
<span id="t3j_192" class="t s5_192">if Config </span>
<span id="t3k_192" class="t sg_192">AR </span>
<span id="t3l_192" class="t sh_192">≥ </span><span id="t3m_192" class="t s5_192">2 SignalException(ReservedInstruction) /* Release 6 traps */ endif </span>
<span id="t3n_192" class="t si_192">31 </span><span id="t3o_192" class="t si_192">26 </span><span id="t3p_192" class="t si_192">25 </span><span id="t3q_192" class="t si_192">21 </span><span id="t3r_192" class="t si_192">20 </span><span id="t3s_192" class="t si_192">16 </span><span id="t3t_192" class="t si_192">15 </span><span id="t3u_192" class="t si_192">14 </span><span id="t3v_192" class="t si_192">13 </span><span id="t3w_192" class="t si_192">6 </span><span id="t3x_192" class="t si_192">5 </span><span id="t3y_192" class="t si_192">0 </span>
<span id="t3z_192" class="t sj_192">POOL32F </span>
<span id="t40_192" class="t sj_192">010101 </span>
<span id="t41_192" class="t sj_192">rt </span><span id="t42_192" class="t sj_192">fs </span><span id="t43_192" class="t sj_192">00 </span>
<span id="t44_192" class="t sj_192">CTC1 </span>
<span id="t45_192" class="t sj_192">01100000 </span>
<span id="t46_192" class="t sj_192">POOL32FXf </span>
<span id="t47_192" class="t sj_192">111011 </span>
<span id="t48_192" class="t si_192">6 </span><span id="t49_192" class="t si_192">5 </span><span id="t4a_192" class="t si_192">5 </span><span id="t4b_192" class="t si_192">2 </span>
<span id="t4c_192" class="t si_192">8 </span>
<span id="t4d_192" class="t si_192">6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
