$date
	Tue Aug 22 17:06:36 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cur_dec_tb $end
$scope module my_cur_dec $end
$var wire 4 ! in [3:0] $end
$var reg 16 " out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 "
b0 !
$end
#10
b10 "
b1 !
#20
b100 "
b10 !
#30
b1000 "
b11 !
#40
b10000 "
b100 !
#50
b100000 "
b101 !
#60
b1000000 "
b110 !
#70
b10000000 "
b111 !
#80
b100000000 "
b1000 !
#90
b1000000000 "
b1001 !
#100
b10000000000 "
b1010 !
#110
b100000000000 "
b1011 !
#120
b1000000000000 "
b1100 !
#130
b10000000000000 "
b1101 !
#140
b100000000000000 "
b1110 !
#150
b1000000000000000 "
b1111 !
#160
