--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OrgLab1.twx OrgLab1.ncd -o OrgLab1.twr OrgLab1.pcf -ucf
Exp01.ucf -ucf ok.ucf

Design file:              OrgLab1.ncd
Physical constraint file: OrgLab1.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15286 paths analyzed, 1483 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.356ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_37 (SLICE_X46Y51.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (0.997 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO12  Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y46.C5      net (fanout=1)        0.559   XLXN_60<12>
    SLICE_X47Y46.CMUX    Tilo                  0.244   XLXN_58<12>
                                                       XLXI_5/MUX1_DispData/Mmux_o_33
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X47Y47.A3      net (fanout=15)       0.385   Disp_num<12>
    SLICE_X47Y47.A       Tilo                  0.043   XLXN_58<15>
                                                       XLXI_4/XLXI_1/[3].mc/XLXI_20
    SLICE_X45Y49.A5      net (fanout=2)        0.422   XLXI_4/XLXI_1/[3].mc/XLXN_74
    SLICE_X45Y49.A       Tilo                  0.043   XLXI_4/XLXN_14<37>
                                                       XLXI_4/XLXI_1/[3].mc/XLXI_49
    SLICE_X46Y51.B5      net (fanout=1)        0.566   XLXI_4/XLXN_14<37>
    SLICE_X46Y51.B       Tilo                  0.043   XLXI_4/XLXI_4/buffer<38>
                                                       XLXI_4/XLXI_3/Mmux_o311
    SLICE_X46Y51.A4      net (fanout=1)        0.244   XLXI_4/XLXN_16<37>
    SLICE_X46Y51.CLK     Tas                  -0.021   XLXI_4/XLXI_4/buffer<38>
                                                       XLXI_4/XLXI_4/buffer_37_rstpot
                                                       XLXI_4/XLXI_4/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (2.152ns logic, 2.176ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (0.997 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO14  Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y44.C6      net (fanout=1)        0.461   XLXN_60<14>
    SLICE_X47Y44.CMUX    Tilo                  0.244   XLXN_58<14>
                                                       XLXI_5/MUX1_DispData/Mmux_o_35
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X47Y47.A6      net (fanout=15)       0.467   Disp_num<14>
    SLICE_X47Y47.A       Tilo                  0.043   XLXN_58<15>
                                                       XLXI_4/XLXI_1/[3].mc/XLXI_20
    SLICE_X45Y49.A5      net (fanout=2)        0.422   XLXI_4/XLXI_1/[3].mc/XLXN_74
    SLICE_X45Y49.A       Tilo                  0.043   XLXI_4/XLXN_14<37>
                                                       XLXI_4/XLXI_1/[3].mc/XLXI_49
    SLICE_X46Y51.B5      net (fanout=1)        0.566   XLXI_4/XLXN_14<37>
    SLICE_X46Y51.B       Tilo                  0.043   XLXI_4/XLXI_4/buffer<38>
                                                       XLXI_4/XLXI_3/Mmux_o311
    SLICE_X46Y51.A4      net (fanout=1)        0.244   XLXI_4/XLXN_16<37>
    SLICE_X46Y51.CLK     Tas                  -0.021   XLXI_4/XLXI_4/buffer<38>
                                                       XLXI_4/XLXI_4/buffer_37_rstpot
                                                       XLXI_4/XLXI_4/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      4.312ns (2.152ns logic, 2.160ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.109ns (Levels of Logic = 4)
  Clock Path Skew:      -0.315ns (0.997 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO12  Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y46.C5      net (fanout=1)        0.559   XLXN_60<12>
    SLICE_X47Y46.CMUX    Tilo                  0.244   XLXN_58<12>
                                                       XLXI_5/MUX1_DispData/Mmux_o_33
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X45Y49.A1      net (fanout=15)       0.631   Disp_num<12>
    SLICE_X45Y49.A       Tilo                  0.043   XLXI_4/XLXN_14<37>
                                                       XLXI_4/XLXI_1/[3].mc/XLXI_49
    SLICE_X46Y51.B5      net (fanout=1)        0.566   XLXI_4/XLXN_14<37>
    SLICE_X46Y51.B       Tilo                  0.043   XLXI_4/XLXI_4/buffer<38>
                                                       XLXI_4/XLXI_3/Mmux_o311
    SLICE_X46Y51.A4      net (fanout=1)        0.244   XLXI_4/XLXN_16<37>
    SLICE_X46Y51.CLK     Tas                  -0.021   XLXI_4/XLXI_4/buffer<38>
                                                       XLXI_4/XLXI_4/buffer_37_rstpot
                                                       XLXI_4/XLXI_4/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      4.109ns (2.109ns logic, 2.000ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_7 (SLICE_X47Y50.A4), 230 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.309ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (0.997 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO30  Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y48.C6      net (fanout=1)        0.672   XLXN_60<30>
    SLICE_X47Y48.CMUX    Tilo                  0.244   XLXI_4/XLXI_1/[7].mc/XLXN_211
                                                       XLXI_5/MUX1_DispData/Mmux_o_323
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X47Y49.A3      net (fanout=14)       0.602   Disp_num<30>
    SLICE_X47Y49.A       Tilo                  0.043   XLXI_4/XLXN_14<39>
                                                       XLXI_4/XLXI_1/[7].mc/XLXI_7
    SLICE_X46Y48.A4      net (fanout=2)        0.336   XLXI_4/XLXI_1/[7].mc/XLXN_27
    SLICE_X46Y48.A       Tilo                  0.043   XLXN_58<31>
                                                       XLXI_4/XLXI_1/[7].mc/XLXI_47
    SLICE_X47Y50.B6      net (fanout=1)        0.285   XLXI_4/XLXN_14<7>
    SLICE_X47Y50.B       Tilo                  0.043   XLXI_4/XLXI_4/buffer<9>
                                                       XLXI_4/XLXI_3/Mmux_o621
    SLICE_X47Y50.A4      net (fanout=1)        0.232   XLXI_4/XLXN_16<7>
    SLICE_X47Y50.CLK     Tas                   0.009   XLXI_4/XLXI_4/buffer<9>
                                                       XLXI_4/XLXI_4/buffer_7_rstpot
                                                       XLXI_4/XLXI_4/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (2.182ns logic, 2.127ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (0.997 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO28  Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y45.C6      net (fanout=1)        0.574   XLXN_60<28>
    SLICE_X47Y45.CMUX    Tilo                  0.244   Disp_num<28>
                                                       XLXI_5/MUX1_DispData/Mmux_o_320
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X47Y48.A5      net (fanout=14)       0.676   Disp_num<28>
    SLICE_X47Y48.A       Tilo                  0.043   XLXI_4/XLXI_1/[7].mc/XLXN_211
                                                       XLXI_4/XLXI_1/[7].mc/XLXI_5
    SLICE_X46Y48.A3      net (fanout=2)        0.284   XLXI_4/XLXI_1/[7].mc/XLXN_119
    SLICE_X46Y48.A       Tilo                  0.043   XLXN_58<31>
                                                       XLXI_4/XLXI_1/[7].mc/XLXI_47
    SLICE_X47Y50.B6      net (fanout=1)        0.285   XLXI_4/XLXN_14<7>
    SLICE_X47Y50.B       Tilo                  0.043   XLXI_4/XLXI_4/buffer<9>
                                                       XLXI_4/XLXI_3/Mmux_o621
    SLICE_X47Y50.A4      net (fanout=1)        0.232   XLXI_4/XLXN_16<7>
    SLICE_X47Y50.CLK     Tas                   0.009   XLXI_4/XLXI_4/buffer<9>
                                                       XLXI_4/XLXI_4/buffer_7_rstpot
                                                       XLXI_4/XLXI_4/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (2.182ns logic, 2.051ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (0.997 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO28  Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y45.C6      net (fanout=1)        0.574   XLXN_60<28>
    SLICE_X47Y45.CMUX    Tilo                  0.244   Disp_num<28>
                                                       XLXI_5/MUX1_DispData/Mmux_o_320
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X47Y49.A5      net (fanout=14)       0.502   Disp_num<28>
    SLICE_X47Y49.A       Tilo                  0.043   XLXI_4/XLXN_14<39>
                                                       XLXI_4/XLXI_1/[7].mc/XLXI_7
    SLICE_X46Y48.A4      net (fanout=2)        0.336   XLXI_4/XLXI_1/[7].mc/XLXN_27
    SLICE_X46Y48.A       Tilo                  0.043   XLXN_58<31>
                                                       XLXI_4/XLXI_1/[7].mc/XLXI_47
    SLICE_X47Y50.B6      net (fanout=1)        0.285   XLXI_4/XLXN_14<7>
    SLICE_X47Y50.B       Tilo                  0.043   XLXI_4/XLXI_4/buffer<9>
                                                       XLXI_4/XLXI_3/Mmux_o621
    SLICE_X47Y50.A4      net (fanout=1)        0.232   XLXI_4/XLXN_16<7>
    SLICE_X47Y50.CLK     Tas                   0.009   XLXI_4/XLXI_4/buffer<9>
                                                       XLXI_4/XLXI_4/buffer_7_rstpot
                                                       XLXI_4/XLXI_4/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (2.182ns logic, 1.929ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_42 (SLICE_X48Y50.C5), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.302ns (Levels of Logic = 5)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO9   Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y45.C6      net (fanout=1)        0.543   XLXN_60<9>
    SLICE_X48Y45.CMUX    Tilo                  0.244   XLXN_58<9>
                                                       XLXI_5/MUX1_DispData/Mmux_o_331
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_30
    SLICE_X49Y46.A3      net (fanout=14)       0.708   Disp_num<9>
    SLICE_X49Y46.A       Tilo                  0.043   XLXN_58<11>
                                                       XLXI_4/XLXI_1/[2].mc/XLXI_7
    SLICE_X49Y48.A5      net (fanout=2)        0.414   XLXI_4/XLXI_1/[2].mc/XLXN_27
    SLICE_X49Y48.A       Tilo                  0.043   XLXI_4/XLXI_4/buffer<47>
                                                       XLXI_4/XLXI_1/[2].mc/XLXI_52
    SLICE_X48Y50.D6      net (fanout=1)        0.296   XLXI_4/XLXN_14<42>
    SLICE_X48Y50.D       Tilo                  0.043   XLXI_4/XLXI_4/buffer<42>
                                                       XLXI_4/XLXI_3/Mmux_o371
    SLICE_X48Y50.C5      net (fanout=1)        0.159   XLXI_4/XLXN_16<42>
    SLICE_X48Y50.CLK     Tas                   0.009   XLXI_4/XLXI_4/buffer<42>
                                                       XLXI_4/XLXI_4/buffer_42_rstpot
                                                       XLXI_4/XLXI_4/buffer_42
    -------------------------------------------------  ---------------------------
    Total                                      4.302ns (2.182ns logic, 2.120ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 5)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO10  Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y44.C6      net (fanout=1)        0.487   XLXN_60<10>
    SLICE_X49Y44.CMUX    Tilo                  0.244   XLXI_4/XLXI_1/[6].mc/XLXN_211
                                                       XLXI_5/MUX1_DispData/Mmux_o_31
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_0
    SLICE_X49Y46.A6      net (fanout=15)       0.426   Disp_num<10>
    SLICE_X49Y46.A       Tilo                  0.043   XLXN_58<11>
                                                       XLXI_4/XLXI_1/[2].mc/XLXI_7
    SLICE_X49Y48.A5      net (fanout=2)        0.414   XLXI_4/XLXI_1/[2].mc/XLXN_27
    SLICE_X49Y48.A       Tilo                  0.043   XLXI_4/XLXI_4/buffer<47>
                                                       XLXI_4/XLXI_1/[2].mc/XLXI_52
    SLICE_X48Y50.D6      net (fanout=1)        0.296   XLXI_4/XLXN_14<42>
    SLICE_X48Y50.D       Tilo                  0.043   XLXI_4/XLXI_4/buffer<42>
                                                       XLXI_4/XLXI_3/Mmux_o371
    SLICE_X48Y50.C5      net (fanout=1)        0.159   XLXI_4/XLXN_16<42>
    SLICE_X48Y50.CLK     Tas                   0.009   XLXI_4/XLXI_4/buffer<42>
                                                       XLXI_4/XLXI_4/buffer_42_rstpot
                                                       XLXI_4/XLXI_4/buffer_42
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (2.182ns logic, 1.782ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.909ns (Levels of Logic = 5)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO11  Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y46.C6      net (fanout=1)        0.401   XLXN_60<11>
    SLICE_X49Y46.CMUX    Tilo                  0.244   XLXN_58<11>
                                                       XLXI_5/MUX1_DispData/Mmux_o_32
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_1
    SLICE_X49Y46.A4      net (fanout=15)       0.457   Disp_num<11>
    SLICE_X49Y46.A       Tilo                  0.043   XLXN_58<11>
                                                       XLXI_4/XLXI_1/[2].mc/XLXI_7
    SLICE_X49Y48.A5      net (fanout=2)        0.414   XLXI_4/XLXI_1/[2].mc/XLXN_27
    SLICE_X49Y48.A       Tilo                  0.043   XLXI_4/XLXI_4/buffer<47>
                                                       XLXI_4/XLXI_1/[2].mc/XLXI_52
    SLICE_X48Y50.D6      net (fanout=1)        0.296   XLXI_4/XLXN_14<42>
    SLICE_X48Y50.D       Tilo                  0.043   XLXI_4/XLXI_4/buffer<42>
                                                       XLXI_4/XLXI_3/Mmux_o371
    SLICE_X48Y50.C5      net (fanout=1)        0.159   XLXI_4/XLXN_16<42>
    SLICE_X48Y50.CLK     Tas                   0.009   XLXI_4/XLXI_4/buffer<42>
                                                       XLXI_4/XLXI_4/buffer_42_rstpot
                                                       XLXI_4/XLXI_4/buffer_42
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (2.182ns logic, 1.727ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_2 (SLICE_X44Y48.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_4/buffer_3 (FF)
  Destination:          XLXI_4/XLXI_4/buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.753 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_4/buffer_3 to XLXI_4/XLXI_4/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y50.AQ      Tcko                  0.118   XLXI_4/XLXI_4/buffer<3>
                                                       XLXI_4/XLXI_4/buffer_3
    SLICE_X44Y48.C6      net (fanout=2)        0.221   XLXI_4/XLXI_4/buffer<3>
    SLICE_X44Y48.CLK     Tah         (-Th)     0.059   XLXI_4/XLXI_4/buffer<2>
                                                       XLXI_4/XLXI_4/buffer_2_rstpot
                                                       XLXI_4/XLXI_4/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.059ns logic, 0.221ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_3 (SLICE_X46Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_4/buffer_4 (FF)
  Destination:          XLXI_4/XLXI_4/buffer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.231ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.681 - 0.542)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_4/buffer_4 to XLXI_4/XLXI_4/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y49.BQ      Tcko                  0.118   XLXI_4/XLXI_4/buffer<4>
                                                       XLXI_4/XLXI_4/buffer_4
    SLICE_X46Y50.A5      net (fanout=2)        0.172   XLXI_4/XLXI_4/buffer<4>
    SLICE_X46Y50.CLK     Tah         (-Th)     0.059   XLXI_4/XLXI_4/buffer<3>
                                                       XLXI_4/XLXI_4/buffer_3_rstpot
                                                       XLXI_4/XLXI_4/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.231ns (0.059ns logic, 0.172ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/Bi_23 (SLICE_X44Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/Bi_22 (FF)
  Destination:          XLXI_3/Bi_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/Bi_22 to XLXI_3/Bi_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y34.CQ      Tcko                  0.100   Bi<22>
                                                       XLXI_3/Bi_22
    SLICE_X44Y34.A6      net (fanout=5)        0.090   Bi<22>
    SLICE_X44Y34.CLK     Tah         (-Th)     0.059   Bi<23>
                                                       XLXI_3/Mmux_Bi[31]_Bi[31]_mux_49_OUT16
                                                       XLXI_3/Bi_23
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.041ns logic, 0.090ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.700|    4.678|    2.477|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15286 paths, 0 nets, and 3141 connections

Design statistics:
   Minimum period:   9.356ns{1}   (Maximum frequency: 106.883MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 12 17:53:07 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5103 MB



