Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 03:46:55 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.378        0.000                      0                 1552        0.024        0.000                      0                 1552       54.305        0.000                       0                   571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.378        0.000                      0                 1548        0.024        0.000                      0                 1548       54.305        0.000                       0                   571  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.273        0.000                      0                    4        1.324        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.938ns  (logic 60.079ns (57.803%)  route 43.859ns (42.197%))
  Logic Levels:           317  (CARRY4=286 LUT2=1 LUT3=21 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 116.010 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=100, routed)         1.806     7.412    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.152     7.564 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.210     8.774    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I0_O)        0.354     9.128 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.802     9.930    sm/ram_reg_i_148_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.326    10.256 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          1.256    11.512    L_reg/M_sm_ra1[0]
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.752    12.388    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.512 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.727    13.239    sm/M_alum_a[31]
    SLICE_X51Y22         LUT2 (Prop_lut2_I1_O)        0.124    13.363 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.363    alum/S[0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.895 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.895    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.009    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.123 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    14.132    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.246    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.360    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.973 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          0.938    15.911    alum/temp_out0[31]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.373    16.284 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.284    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.817 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.943    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.060 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.802 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.040    18.841    alum/temp_out0[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    19.173 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.173    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.723 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.723    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.837 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.846    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.687 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.191    21.878    alum/temp_out0[29]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.207 r  alum/D_registers_q[7][28]_i_91/O
                         net (fo=1, routed)           0.000    22.207    alum/D_registers_q[7][28]_i_91_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.739 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.009    22.748    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.862    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.976    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.090 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.318    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.432 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.432    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.589 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.044    24.633    alum/temp_out0[28]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.418 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.418    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.532 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.541    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.111 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.111    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.225 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.225    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.382 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.336    27.718    alum/temp_out0[27]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    28.047 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.047    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.597 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.597    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.711 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.825 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.939 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.939    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.053 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.167 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.167    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.281 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.281    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.395 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.395    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.552 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.076    30.628    alum/temp_out0[26]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.957 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.507 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.621 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.621    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.735 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.735    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.849 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.849    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.963 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.972    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.086    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.200    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.314    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.471 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.375    33.846    alum/temp_out0[25]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    34.175 r  alum/D_registers_q[7][24]_i_54/O
                         net (fo=1, routed)           0.000    34.175    alum/D_registers_q[7][24]_i_54_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.708 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.708    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.825 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.942 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.059 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.059    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.176 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.185    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.302 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.302    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.419 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.419    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.576 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    36.649    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.981 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.981    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.531 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.531    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.645 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.645    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.759 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.759    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.873 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.873    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.987 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.987    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.101 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.101    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.215 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.215    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.329 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.338    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.495 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.117    39.612    alum/temp_out0[23]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.412 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.412    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.529 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.529    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.646 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.646    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.880 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.880    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.997 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.997    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.231 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.231    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.388 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.813    42.201    alum/temp_out0[22]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    42.533 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.083 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.083    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.197 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.197    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.311 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.311    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.425    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.539 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.539    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.653 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.653    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.767 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.776    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.890 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.047 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.899    44.946    alum/temp_out0[21]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.948    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.062 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.062    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.176 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.176    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.290 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.290    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.404 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.404    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.518 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.518    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    47.761    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.090 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.640 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    48.763    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.877 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.877    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.991 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.991    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.219 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.219    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.333 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.333    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.447 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.447    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.604 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.122    50.726    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.511 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.511    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.625 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    51.634    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.748 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.748    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.862 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.862    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.976 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.090 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.090    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.204 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.204    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.318 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.318    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.475 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.931    53.407    alum/temp_out0[18]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    53.736 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.736    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.269 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.269    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.386 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.395    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.512 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.512    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.629 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.629    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.746 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.863 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.980 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.980    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.097 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.097    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.254 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.013    56.266    alum/temp_out0[17]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.054 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.054    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.168 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.168    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.282 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.282    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.396 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    57.405    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.861 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.861    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.018 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.024    59.042    alum/temp_out0[16]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.329    59.371 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.921 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.921    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    60.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.614    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.728 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.728    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.885 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.033    61.918    alum/temp_out0[15]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    62.247 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.797 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    63.034    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.148 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.148    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.262 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.262    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.376 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.376    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.490 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.490    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.604 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.604    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.761 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.197    64.958    alum/temp_out0[14]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    65.287 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.287    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.837    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.951    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.065    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.179    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.293    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.407 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.521 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.521    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.635 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    66.644    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    67.836    alum/temp_out0[13]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.621 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.621    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.735 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.735    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.849 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.849    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.963 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.963    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.077 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.077    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.191 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.191    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.305 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.305    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.419 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    69.428    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.585 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.023    70.608    alum/temp_out0[12]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.408 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.408    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.525 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.642 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.642    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.759 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.759    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.876 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.876    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.993 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.993    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.110 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    72.119    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.236 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.236    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.393 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.046    73.439    alum/temp_out0[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    73.771 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.771    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.321 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.321    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.435 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.435    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.549 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.549    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.663 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.663    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.777 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.891 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.891    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.005 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.005    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.119 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.119    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.276 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.026    76.302    alum/temp_out0[10]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.631 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.181 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.181    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.295 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.409 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.409    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.523 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.637 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.637    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.751 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.751    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.865 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.979 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.979    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.136 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.954    79.090    alum/temp_out0[9]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.875 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.331    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.830 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.084    81.914    alum/temp_out0[8]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    82.243 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.243    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.776 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.776    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.893 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.893    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.010 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.010    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.127 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.127    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.244 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.244    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.361 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.361    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.478 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.478    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.595 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.595    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.752 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.108    84.860    alum/temp_out0[7]
    SLICE_X35Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    85.648 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.762 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.876 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.876    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.990 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.104 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.104    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.218 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.218    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.332 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.446 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.446    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.603 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    87.604    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.933 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.933    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.466 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.466    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.583 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.700 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.700    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.934 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.934    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.051 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.051    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.168 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.168    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.285 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.285    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.442 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.958    90.401    alum/temp_out0[5]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.189 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.189    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.303 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.303    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.417 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.417    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.531 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.531    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.645 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.645    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.759 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.873 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.873    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.987 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.987    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.144 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.867    93.011    alum/temp_out0[4]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    93.811 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.513    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.630 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.630    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.787 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.224    96.011    alum/temp_out0[3]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.799 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.799    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.027 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.027    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.141 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.141    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.255 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.255    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.369 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.369    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.597 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.597    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.754 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    98.776    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.105 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.105    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.655 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.883 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.997 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.997    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.111 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.111    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.225 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.225    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.339 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.339    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.453 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.453    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.610 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.891   101.501    alum/temp_out0[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.830 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.830    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.380 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.380    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.494 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.494    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.608 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.608    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.722 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.722    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.836 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.836    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.950 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.950    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.064 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.064    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.178 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.178    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.335 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.585   103.920    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.249 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.713    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.837 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.452   105.290    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.414 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          2.087   107.501    sm/M_alum_out[0]
    SLICE_X58Y5          LUT5 (Prop_lut5_I4_O)        0.152   107.653 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.433   108.086    sm/brams/override_address[0]
    SLICE_X58Y4          LUT4 (Prop_lut4_I2_O)        0.322   108.408 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.679   109.087    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.495   116.010    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.270    
                         clock uncertainty           -0.035   116.235    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.466    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.466    
                         arrival time                        -109.087    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.950ns  (logic 60.083ns (57.800%)  route 43.867ns (42.200%))
  Logic Levels:           317  (CARRY4=286 LUT2=1 LUT3=21 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 116.010 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=100, routed)         1.806     7.412    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.152     7.564 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.210     8.774    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I0_O)        0.354     9.128 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.802     9.930    sm/ram_reg_i_148_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.326    10.256 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          1.256    11.512    L_reg/M_sm_ra1[0]
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.752    12.388    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.512 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.727    13.239    sm/M_alum_a[31]
    SLICE_X51Y22         LUT2 (Prop_lut2_I1_O)        0.124    13.363 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.363    alum/S[0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.895 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.895    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.009    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.123 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    14.132    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.246    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.360    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.973 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          0.938    15.911    alum/temp_out0[31]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.373    16.284 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.284    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.817 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.943    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.060 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.802 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.040    18.841    alum/temp_out0[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    19.173 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.173    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.723 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.723    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.837 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.846    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.687 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.191    21.878    alum/temp_out0[29]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.207 r  alum/D_registers_q[7][28]_i_91/O
                         net (fo=1, routed)           0.000    22.207    alum/D_registers_q[7][28]_i_91_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.739 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.009    22.748    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.862    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.976    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.090 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.318    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.432 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.432    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.589 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.044    24.633    alum/temp_out0[28]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.418 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.418    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.532 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.541    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.111 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.111    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.225 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.225    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.382 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.336    27.718    alum/temp_out0[27]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    28.047 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.047    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.597 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.597    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.711 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.825 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.939 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.939    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.053 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.167 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.167    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.281 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.281    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.395 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.395    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.552 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.076    30.628    alum/temp_out0[26]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.957 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.507 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.621 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.621    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.735 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.735    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.849 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.849    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.963 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.972    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.086    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.200    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.314    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.471 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.375    33.846    alum/temp_out0[25]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    34.175 r  alum/D_registers_q[7][24]_i_54/O
                         net (fo=1, routed)           0.000    34.175    alum/D_registers_q[7][24]_i_54_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.708 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.708    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.825 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.942 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.059 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.059    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.176 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.185    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.302 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.302    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.419 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.419    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.576 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    36.649    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.981 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.981    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.531 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.531    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.645 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.645    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.759 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.759    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.873 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.873    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.987 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.987    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.101 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.101    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.215 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.215    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.329 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.338    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.495 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.117    39.612    alum/temp_out0[23]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.412 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.412    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.529 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.529    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.646 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.646    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.880 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.880    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.997 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.997    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.231 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.231    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.388 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.813    42.201    alum/temp_out0[22]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    42.533 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.083 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.083    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.197 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.197    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.311 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.311    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.425    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.539 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.539    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.653 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.653    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.767 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.776    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.890 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.047 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.899    44.946    alum/temp_out0[21]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.948    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.062 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.062    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.176 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.176    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.290 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.290    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.404 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.404    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.518 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.518    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    47.761    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.090 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.640 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    48.763    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.877 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.877    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.991 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.991    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.219 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.219    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.333 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.333    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.447 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.447    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.604 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.122    50.726    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.511 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.511    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.625 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    51.634    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.748 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.748    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.862 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.862    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.976 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.090 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.090    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.204 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.204    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.318 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.318    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.475 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.931    53.407    alum/temp_out0[18]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    53.736 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.736    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.269 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.269    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.386 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.395    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.512 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.512    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.629 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.629    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.746 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.863 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.980 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.980    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.097 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.097    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.254 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.013    56.266    alum/temp_out0[17]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.054 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.054    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.168 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.168    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.282 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.282    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.396 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    57.405    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.861 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.861    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.018 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.024    59.042    alum/temp_out0[16]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.329    59.371 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.921 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.921    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    60.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.614    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.728 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.728    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.885 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.033    61.918    alum/temp_out0[15]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    62.247 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.797 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    63.034    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.148 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.148    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.262 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.262    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.376 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.376    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.490 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.490    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.604 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.604    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.761 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.197    64.958    alum/temp_out0[14]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    65.287 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.287    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.837    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.951    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.065    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.179    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.293    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.407 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.521 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.521    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.635 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    66.644    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    67.836    alum/temp_out0[13]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.621 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.621    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.735 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.735    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.849 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.849    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.963 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.963    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.077 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.077    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.191 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.191    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.305 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.305    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.419 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    69.428    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.585 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.023    70.608    alum/temp_out0[12]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.408 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.408    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.525 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.642 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.642    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.759 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.759    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.876 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.876    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.993 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.993    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.110 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    72.119    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.236 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.236    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.393 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.046    73.439    alum/temp_out0[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    73.771 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.771    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.321 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.321    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.435 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.435    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.549 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.549    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.663 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.663    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.777 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.891 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.891    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.005 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.005    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.119 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.119    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.276 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.026    76.302    alum/temp_out0[10]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.631 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.181 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.181    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.295 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.409 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.409    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.523 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.637 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.637    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.751 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.751    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.865 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.979 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.979    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.136 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.954    79.090    alum/temp_out0[9]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.875 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.331    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.830 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.084    81.914    alum/temp_out0[8]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    82.243 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.243    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.776 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.776    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.893 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.893    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.010 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.010    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.127 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.127    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.244 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.244    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.361 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.361    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.478 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.478    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.595 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.595    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.752 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.108    84.860    alum/temp_out0[7]
    SLICE_X35Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    85.648 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.762 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.876 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.876    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.990 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.104 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.104    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.218 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.218    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.332 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.446 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.446    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.603 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    87.604    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.933 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.933    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.466 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.466    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.583 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.700 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.700    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.934 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.934    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.051 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.051    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.168 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.168    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.285 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.285    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.442 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.958    90.401    alum/temp_out0[5]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.189 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.189    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.303 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.303    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.417 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.417    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.531 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.531    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.645 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.645    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.759 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.873 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.873    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.987 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.987    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.144 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.867    93.011    alum/temp_out0[4]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    93.811 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.513    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.630 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.630    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.787 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.224    96.011    alum/temp_out0[3]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.799 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.799    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.027 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.027    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.141 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.141    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.255 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.255    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.369 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.369    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.597 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.597    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.754 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    98.776    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.105 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.105    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.655 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.883 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.997 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.997    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.111 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.111    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.225 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.225    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.339 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.339    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.453 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.453    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.610 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.891   101.501    alum/temp_out0[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.830 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.830    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.380 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.380    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.494 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.494    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.608 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.608    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.722 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.722    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.836 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.836    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.950 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.950    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.064 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.064    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.178 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.178    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.335 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.585   103.920    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.249 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.713    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.837 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.452   105.290    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.414 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          2.087   107.501    sm/M_alum_out[0]
    SLICE_X58Y5          LUT5 (Prop_lut5_I4_O)        0.152   107.653 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.433   108.086    sm/brams/override_address[0]
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.326   108.412 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.687   109.099    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.495   116.010    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.270    
                         clock uncertainty           -0.035   116.235    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.669    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.669    
                         arrival time                        -109.099    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.460ns  (logic 60.227ns (58.213%)  route 43.234ns (41.788%))
  Logic Levels:           318  (CARRY4=286 LUT2=2 LUT3=21 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=100, routed)         1.806     7.412    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.152     7.564 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.210     8.774    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I0_O)        0.354     9.128 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.802     9.930    sm/ram_reg_i_148_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.326    10.256 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          1.256    11.512    L_reg/M_sm_ra1[0]
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.752    12.388    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.512 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.727    13.239    sm/M_alum_a[31]
    SLICE_X51Y22         LUT2 (Prop_lut2_I1_O)        0.124    13.363 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.363    alum/S[0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.895 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.895    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.009    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.123 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    14.132    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.246    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.360    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.973 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          0.938    15.911    alum/temp_out0[31]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.373    16.284 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.284    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.817 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.943    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.060 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.802 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.040    18.841    alum/temp_out0[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    19.173 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.173    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.723 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.723    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.837 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.846    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.687 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.191    21.878    alum/temp_out0[29]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.207 r  alum/D_registers_q[7][28]_i_91/O
                         net (fo=1, routed)           0.000    22.207    alum/D_registers_q[7][28]_i_91_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.739 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.009    22.748    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.862    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.976    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.090 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.318    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.432 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.432    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.589 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.044    24.633    alum/temp_out0[28]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.418 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.418    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.532 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.541    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.111 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.111    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.225 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.225    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.382 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.336    27.718    alum/temp_out0[27]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    28.047 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.047    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.597 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.597    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.711 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.825 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.939 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.939    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.053 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.167 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.167    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.281 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.281    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.395 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.395    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.552 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.076    30.628    alum/temp_out0[26]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.957 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.507 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.621 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.621    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.735 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.735    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.849 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.849    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.963 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.972    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.086    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.200    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.314    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.471 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.375    33.846    alum/temp_out0[25]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    34.175 r  alum/D_registers_q[7][24]_i_54/O
                         net (fo=1, routed)           0.000    34.175    alum/D_registers_q[7][24]_i_54_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.708 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.708    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.825 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.942 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.059 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.059    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.176 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.185    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.302 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.302    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.419 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.419    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.576 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    36.649    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.981 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.981    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.531 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.531    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.645 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.645    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.759 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.759    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.873 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.873    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.987 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.987    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.101 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.101    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.215 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.215    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.329 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.338    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.495 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.117    39.612    alum/temp_out0[23]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.412 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.412    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.529 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.529    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.646 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.646    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.880 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.880    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.997 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.997    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.231 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.231    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.388 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.813    42.201    alum/temp_out0[22]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    42.533 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.083 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.083    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.197 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.197    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.311 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.311    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.425    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.539 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.539    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.653 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.653    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.767 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.776    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.890 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.047 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.899    44.946    alum/temp_out0[21]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.948    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.062 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.062    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.176 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.176    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.290 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.290    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.404 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.404    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.518 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.518    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    47.761    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.090 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.640 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    48.763    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.877 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.877    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.991 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.991    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.219 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.219    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.333 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.333    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.447 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.447    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.604 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.122    50.726    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.511 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.511    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.625 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    51.634    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.748 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.748    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.862 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.862    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.976 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.090 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.090    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.204 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.204    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.318 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.318    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.475 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.931    53.407    alum/temp_out0[18]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    53.736 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.736    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.269 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.269    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.386 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.395    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.512 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.512    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.629 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.629    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.746 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.863 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.980 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.980    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.097 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.097    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.254 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.013    56.266    alum/temp_out0[17]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.054 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.054    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.168 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.168    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.282 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.282    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.396 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    57.405    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.861 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.861    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.018 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.024    59.042    alum/temp_out0[16]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.329    59.371 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.921 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.921    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    60.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.614    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.728 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.728    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.885 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.033    61.918    alum/temp_out0[15]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    62.247 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.797 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    63.034    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.148 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.148    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.262 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.262    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.376 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.376    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.490 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.490    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.604 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.604    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.761 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.197    64.958    alum/temp_out0[14]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    65.287 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.287    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.837    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.951    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.065    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.179    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.293    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.407 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.521 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.521    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.635 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    66.644    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    67.836    alum/temp_out0[13]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.621 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.621    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.735 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.735    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.849 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.849    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.963 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.963    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.077 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.077    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.191 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.191    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.305 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.305    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.419 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    69.428    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.585 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.023    70.608    alum/temp_out0[12]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.408 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.408    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.525 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.642 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.642    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.759 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.759    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.876 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.876    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.993 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.993    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.110 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    72.119    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.236 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.236    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.393 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.046    73.439    alum/temp_out0[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    73.771 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.771    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.321 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.321    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.435 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.435    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.549 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.549    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.663 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.663    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.777 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.891 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.891    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.005 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.005    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.119 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.119    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.276 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.026    76.302    alum/temp_out0[10]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.631 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.181 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.181    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.295 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.409 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.409    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.523 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.637 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.637    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.751 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.751    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.865 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.979 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.979    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.136 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.954    79.090    alum/temp_out0[9]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.875 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.331    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.830 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.084    81.914    alum/temp_out0[8]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    82.243 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.243    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.776 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.776    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.893 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.893    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.010 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.010    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.127 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.127    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.244 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.244    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.361 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.361    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.478 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.478    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.595 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.595    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.752 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.108    84.860    alum/temp_out0[7]
    SLICE_X35Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    85.648 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.762 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.876 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.876    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.990 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.104 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.104    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.218 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.218    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.332 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.446 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.446    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.603 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    87.604    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.933 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.933    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.466 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.466    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.583 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.700 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.700    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.934 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.934    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.051 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.051    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.168 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.168    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.285 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.285    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.442 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.958    90.401    alum/temp_out0[5]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.189 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.189    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.303 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.303    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.417 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.417    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.531 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.531    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.645 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.645    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.759 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.873 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.873    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.987 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.987    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.144 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.867    93.011    alum/temp_out0[4]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    93.811 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.513    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.630 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.630    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.787 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.224    96.011    alum/temp_out0[3]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.799 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.799    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.027 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.027    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.141 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.141    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.255 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.255    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.369 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.369    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.597 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.597    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.754 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    98.776    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.105 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.105    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.655 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.883 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.997 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.997    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.111 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.111    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.225 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.225    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.339 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.339    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.453 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.453    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.610 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.891   101.501    alum/temp_out0[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.830 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.830    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.380 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.380    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.494 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.494    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.608 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.608    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.722 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.722    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.836 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.836    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.950 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.950    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.064 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.064    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.178 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.178    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.335 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.585   103.920    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.249 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.713    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.837 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.452   105.290    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.414 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.010   106.423    sm/M_alum_out[0]
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.150   106.573 r  sm/D_states_q[2]_i_14/O
                         net (fo=2, routed)           0.456   107.029    sm/D_states_q[2]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.348   107.377 f  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.602   107.980    sm/D_states_q[2]_i_3_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I2_O)        0.124   108.104 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.506   108.610    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X41Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X41Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X41Y4          FDRE (Setup_fdre_C_D)       -0.047   116.140    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.140    
                         arrival time                        -108.610    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.253ns  (logic 60.203ns (58.306%)  route 43.050ns (41.694%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=21 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=100, routed)         1.806     7.412    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.152     7.564 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.210     8.774    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I0_O)        0.354     9.128 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.802     9.930    sm/ram_reg_i_148_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.326    10.256 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          1.256    11.512    L_reg/M_sm_ra1[0]
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.752    12.388    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.512 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.727    13.239    sm/M_alum_a[31]
    SLICE_X51Y22         LUT2 (Prop_lut2_I1_O)        0.124    13.363 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.363    alum/S[0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.895 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.895    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.009    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.123 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    14.132    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.246    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.360    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.973 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          0.938    15.911    alum/temp_out0[31]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.373    16.284 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.284    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.817 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.943    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.060 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.802 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.040    18.841    alum/temp_out0[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    19.173 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.173    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.723 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.723    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.837 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.846    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.687 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.191    21.878    alum/temp_out0[29]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.207 r  alum/D_registers_q[7][28]_i_91/O
                         net (fo=1, routed)           0.000    22.207    alum/D_registers_q[7][28]_i_91_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.739 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.009    22.748    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.862    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.976    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.090 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.318    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.432 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.432    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.589 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.044    24.633    alum/temp_out0[28]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.418 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.418    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.532 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.541    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.111 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.111    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.225 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.225    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.382 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.336    27.718    alum/temp_out0[27]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    28.047 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.047    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.597 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.597    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.711 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.825 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.939 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.939    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.053 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.167 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.167    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.281 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.281    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.395 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.395    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.552 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.076    30.628    alum/temp_out0[26]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.957 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.507 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.621 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.621    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.735 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.735    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.849 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.849    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.963 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.972    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.086    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.200    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.314    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.471 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.375    33.846    alum/temp_out0[25]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    34.175 r  alum/D_registers_q[7][24]_i_54/O
                         net (fo=1, routed)           0.000    34.175    alum/D_registers_q[7][24]_i_54_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.708 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.708    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.825 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.942 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.059 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.059    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.176 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.185    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.302 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.302    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.419 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.419    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.576 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    36.649    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.981 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.981    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.531 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.531    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.645 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.645    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.759 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.759    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.873 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.873    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.987 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.987    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.101 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.101    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.215 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.215    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.329 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.338    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.495 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.117    39.612    alum/temp_out0[23]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.412 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.412    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.529 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.529    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.646 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.646    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.880 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.880    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.997 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.997    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.231 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.231    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.388 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.813    42.201    alum/temp_out0[22]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    42.533 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.083 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.083    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.197 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.197    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.311 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.311    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.425    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.539 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.539    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.653 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.653    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.767 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.776    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.890 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.047 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.899    44.946    alum/temp_out0[21]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.948    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.062 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.062    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.176 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.176    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.290 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.290    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.404 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.404    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.518 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.518    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    47.761    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.090 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.640 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    48.763    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.877 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.877    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.991 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.991    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.219 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.219    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.333 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.333    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.447 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.447    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.604 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.122    50.726    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.511 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.511    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.625 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    51.634    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.748 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.748    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.862 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.862    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.976 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.090 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.090    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.204 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.204    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.318 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.318    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.475 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.931    53.407    alum/temp_out0[18]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    53.736 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.736    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.269 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.269    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.386 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.395    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.512 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.512    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.629 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.629    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.746 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.863 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.980 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.980    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.097 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.097    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.254 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.013    56.266    alum/temp_out0[17]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.054 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.054    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.168 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.168    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.282 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.282    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.396 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    57.405    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.861 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.861    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.018 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.024    59.042    alum/temp_out0[16]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.329    59.371 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.921 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.921    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    60.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.614    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.728 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.728    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.885 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.033    61.918    alum/temp_out0[15]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    62.247 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.797 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    63.034    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.148 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.148    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.262 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.262    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.376 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.376    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.490 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.490    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.604 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.604    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.761 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.197    64.958    alum/temp_out0[14]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    65.287 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.287    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.837    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.951    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.065    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.179    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.293    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.407 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.521 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.521    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.635 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    66.644    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    67.836    alum/temp_out0[13]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.621 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.621    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.735 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.735    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.849 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.849    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.963 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.963    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.077 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.077    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.191 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.191    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.305 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.305    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.419 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    69.428    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.585 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.023    70.608    alum/temp_out0[12]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.408 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.408    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.525 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.642 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.642    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.759 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.759    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.876 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.876    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.993 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.993    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.110 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    72.119    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.236 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.236    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.393 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.046    73.439    alum/temp_out0[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    73.771 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.771    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.321 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.321    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.435 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.435    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.549 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.549    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.663 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.663    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.777 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.891 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.891    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.005 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.005    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.119 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.119    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.276 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.026    76.302    alum/temp_out0[10]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.631 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.181 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.181    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.295 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.409 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.409    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.523 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.637 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.637    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.751 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.751    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.865 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.979 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.979    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.136 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.954    79.090    alum/temp_out0[9]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.875 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.331    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.830 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.084    81.914    alum/temp_out0[8]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    82.243 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.243    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.776 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.776    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.893 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.893    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.010 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.010    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.127 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.127    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.244 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.244    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.361 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.361    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.478 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.478    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.595 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.595    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.752 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.108    84.860    alum/temp_out0[7]
    SLICE_X35Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    85.648 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.762 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.876 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.876    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.990 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.104 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.104    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.218 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.218    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.332 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.446 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.446    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.603 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    87.604    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.933 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.933    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.466 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.466    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.583 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.700 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.700    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.934 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.934    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.051 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.051    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.168 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.168    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.285 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.285    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.442 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.958    90.401    alum/temp_out0[5]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.189 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.189    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.303 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.303    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.417 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.417    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.531 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.531    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.645 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.645    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.759 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.873 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.873    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.987 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.987    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.144 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.867    93.011    alum/temp_out0[4]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    93.811 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.513    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.630 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.630    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.787 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.224    96.011    alum/temp_out0[3]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.799 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.799    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.027 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.027    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.141 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.141    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.255 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.255    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.369 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.369    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.597 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.597    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.754 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    98.776    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.105 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.105    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.655 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.883 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.997 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.997    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.111 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.111    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.225 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.225    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.339 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.339    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.453 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.453    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.610 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.891   101.501    alum/temp_out0[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.830 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.830    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.380 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.380    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.494 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.494    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.608 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.608    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.722 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.722    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.836 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.836    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.950 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.950    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.064 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.064    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.178 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.178    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.335 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.585   103.920    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.249 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.713    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.837 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.452   105.290    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.414 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.425   106.839    sm/M_alum_out[0]
    SLICE_X38Y6          LUT5 (Prop_lut5_I4_O)        0.146   106.985 f  sm/D_states_q[3]_i_17/O
                         net (fo=1, routed)           0.469   107.454    sm/D_states_q[3]_i_17_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.328   107.782 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.306   108.088    sm/D_states_q[3]_i_5_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.124   108.212 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.190   108.402    sm/D_states_d__0[3]
    SLICE_X39Y7          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X39Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X39Y7          FDSE (Setup_fdse_C_D)       -0.067   116.132    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.132    
                         arrival time                        -108.402    
  -------------------------------------------------------------------
                         slack                                  7.730    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.036ns  (logic 59.977ns (58.210%)  route 43.059ns (41.790%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=21 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=100, routed)         1.806     7.412    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.152     7.564 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.210     8.774    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I0_O)        0.354     9.128 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.802     9.930    sm/ram_reg_i_148_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.326    10.256 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          1.256    11.512    L_reg/M_sm_ra1[0]
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.752    12.388    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.512 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.727    13.239    sm/M_alum_a[31]
    SLICE_X51Y22         LUT2 (Prop_lut2_I1_O)        0.124    13.363 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.363    alum/S[0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.895 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.895    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.009    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.123 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    14.132    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.246    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.360    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.973 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          0.938    15.911    alum/temp_out0[31]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.373    16.284 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.284    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.817 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.943    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.060 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.802 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.040    18.841    alum/temp_out0[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    19.173 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.173    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.723 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.723    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.837 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.846    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.687 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.191    21.878    alum/temp_out0[29]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.207 r  alum/D_registers_q[7][28]_i_91/O
                         net (fo=1, routed)           0.000    22.207    alum/D_registers_q[7][28]_i_91_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.739 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.009    22.748    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.862    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.976    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.090 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.318    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.432 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.432    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.589 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.044    24.633    alum/temp_out0[28]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.418 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.418    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.532 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.541    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.111 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.111    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.225 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.225    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.382 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.336    27.718    alum/temp_out0[27]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    28.047 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.047    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.597 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.597    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.711 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.825 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.939 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.939    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.053 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.167 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.167    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.281 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.281    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.395 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.395    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.552 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.076    30.628    alum/temp_out0[26]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.957 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.507 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.621 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.621    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.735 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.735    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.849 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.849    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.963 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.972    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.086    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.200    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.314    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.471 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.375    33.846    alum/temp_out0[25]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    34.175 r  alum/D_registers_q[7][24]_i_54/O
                         net (fo=1, routed)           0.000    34.175    alum/D_registers_q[7][24]_i_54_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.708 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.708    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.825 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.942 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.059 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.059    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.176 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.185    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.302 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.302    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.419 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.419    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.576 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    36.649    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.981 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.981    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.531 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.531    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.645 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.645    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.759 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.759    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.873 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.873    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.987 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.987    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.101 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.101    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.215 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.215    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.329 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.338    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.495 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.117    39.612    alum/temp_out0[23]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.412 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.412    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.529 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.529    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.646 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.646    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.880 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.880    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.997 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.997    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.231 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.231    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.388 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.813    42.201    alum/temp_out0[22]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    42.533 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.083 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.083    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.197 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.197    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.311 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.311    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.425    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.539 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.539    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.653 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.653    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.767 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.776    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.890 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.047 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.899    44.946    alum/temp_out0[21]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.948    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.062 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.062    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.176 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.176    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.290 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.290    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.404 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.404    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.518 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.518    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    47.761    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.090 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.640 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    48.763    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.877 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.877    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.991 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.991    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.219 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.219    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.333 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.333    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.447 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.447    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.604 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.122    50.726    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.511 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.511    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.625 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    51.634    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.748 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.748    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.862 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.862    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.976 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.090 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.090    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.204 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.204    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.318 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.318    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.475 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.931    53.407    alum/temp_out0[18]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    53.736 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.736    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.269 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.269    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.386 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.395    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.512 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.512    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.629 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.629    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.746 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.863 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.980 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.980    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.097 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.097    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.254 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.013    56.266    alum/temp_out0[17]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.054 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.054    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.168 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.168    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.282 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.282    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.396 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    57.405    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.861 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.861    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.018 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.024    59.042    alum/temp_out0[16]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.329    59.371 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.921 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.921    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    60.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.614    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.728 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.728    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.885 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.033    61.918    alum/temp_out0[15]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    62.247 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.797 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    63.034    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.148 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.148    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.262 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.262    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.376 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.376    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.490 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.490    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.604 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.604    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.761 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.197    64.958    alum/temp_out0[14]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    65.287 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.287    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.837    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.951    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.065    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.179    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.293    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.407 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.521 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.521    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.635 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    66.644    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    67.836    alum/temp_out0[13]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.621 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.621    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.735 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.735    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.849 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.849    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.963 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.963    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.077 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.077    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.191 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.191    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.305 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.305    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.419 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    69.428    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.585 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.023    70.608    alum/temp_out0[12]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.408 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.408    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.525 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.642 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.642    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.759 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.759    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.876 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.876    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.993 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.993    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.110 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    72.119    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.236 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.236    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.393 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.046    73.439    alum/temp_out0[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    73.771 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.771    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.321 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.321    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.435 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.435    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.549 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.549    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.663 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.663    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.777 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.891 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.891    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.005 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.005    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.119 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.119    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.276 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.026    76.302    alum/temp_out0[10]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.631 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.181 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.181    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.295 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.409 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.409    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.523 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.637 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.637    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.751 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.751    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.865 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.979 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.979    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.136 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.954    79.090    alum/temp_out0[9]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.875 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.331    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.830 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.084    81.914    alum/temp_out0[8]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    82.243 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.243    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.776 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.776    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.893 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.893    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.010 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.010    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.127 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.127    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.244 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.244    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.361 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.361    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.478 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.478    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.595 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.595    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.752 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.108    84.860    alum/temp_out0[7]
    SLICE_X35Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    85.648 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.762 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.876 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.876    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.990 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.104 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.104    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.218 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.218    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.332 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.446 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.446    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.603 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    87.604    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.933 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.933    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.466 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.466    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.583 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.700 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.700    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.934 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.934    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.051 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.051    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.168 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.168    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.285 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.285    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.442 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.958    90.401    alum/temp_out0[5]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.189 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.189    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.303 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.303    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.417 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.417    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.531 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.531    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.645 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.645    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.759 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.873 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.873    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.987 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.987    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.144 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.867    93.011    alum/temp_out0[4]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    93.811 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.513    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.630 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.630    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.787 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.224    96.011    alum/temp_out0[3]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.799 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.799    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.027 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.027    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.141 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.141    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.255 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.255    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.369 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.369    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.597 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.597    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.754 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    98.776    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.105 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.105    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.655 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.883 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.997 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.997    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.111 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.111    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.225 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.225    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.339 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.339    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.453 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.453    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.610 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.891   101.501    alum/temp_out0[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.830 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.830    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.380 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.380    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.494 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.494    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.608 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.608    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.722 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.722    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.836 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.836    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.950 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.950    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.064 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.064    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.178 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.178    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.335 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.585   103.920    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.249 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.713    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.837 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.452   105.290    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.414 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.814   106.227    sm/M_alum_out[0]
    SLICE_X34Y6          LUT6 (Prop_lut6_I3_O)        0.124   106.351 r  sm/D_states_q[4]_i_10/O
                         net (fo=1, routed)           0.540   106.891    sm/D_states_q[4]_i_10_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124   107.015 r  sm/D_states_q[4]_i_4/O
                         net (fo=2, routed)           0.667   107.682    sm/D_states_q[4]_i_4_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I2_O)        0.124   107.806 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.379   108.185    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X35Y6          FDSE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y6          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y6          FDSE (Setup_fdse_C_D)       -0.081   116.031    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                        -108.185    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.880ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.187ns  (logic 60.227ns (58.367%)  route 42.960ns (41.633%))
  Logic Levels:           318  (CARRY4=286 LUT2=2 LUT3=21 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=100, routed)         1.806     7.412    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.152     7.564 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.210     8.774    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I0_O)        0.354     9.128 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.802     9.930    sm/ram_reg_i_148_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.326    10.256 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          1.256    11.512    L_reg/M_sm_ra1[0]
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.752    12.388    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.512 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.727    13.239    sm/M_alum_a[31]
    SLICE_X51Y22         LUT2 (Prop_lut2_I1_O)        0.124    13.363 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.363    alum/S[0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.895 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.895    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.009    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.123 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    14.132    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.246    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.360    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.973 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          0.938    15.911    alum/temp_out0[31]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.373    16.284 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.284    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.817 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.943    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.060 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.802 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.040    18.841    alum/temp_out0[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    19.173 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.173    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.723 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.723    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.837 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.846    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.687 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.191    21.878    alum/temp_out0[29]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.207 r  alum/D_registers_q[7][28]_i_91/O
                         net (fo=1, routed)           0.000    22.207    alum/D_registers_q[7][28]_i_91_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.739 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.009    22.748    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.862    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.976    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.090 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.318    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.432 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.432    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.589 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.044    24.633    alum/temp_out0[28]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.418 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.418    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.532 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.541    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.111 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.111    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.225 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.225    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.382 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.336    27.718    alum/temp_out0[27]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    28.047 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.047    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.597 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.597    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.711 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.825 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.939 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.939    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.053 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.167 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.167    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.281 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.281    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.395 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.395    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.552 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.076    30.628    alum/temp_out0[26]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.957 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.507 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.621 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.621    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.735 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.735    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.849 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.849    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.963 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.972    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.086    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.200    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.314    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.471 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.375    33.846    alum/temp_out0[25]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    34.175 r  alum/D_registers_q[7][24]_i_54/O
                         net (fo=1, routed)           0.000    34.175    alum/D_registers_q[7][24]_i_54_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.708 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.708    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.825 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.942 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.059 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.059    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.176 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.185    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.302 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.302    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.419 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.419    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.576 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    36.649    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.981 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.981    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.531 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.531    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.645 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.645    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.759 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.759    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.873 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.873    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.987 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.987    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.101 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.101    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.215 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.215    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.329 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.338    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.495 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.117    39.612    alum/temp_out0[23]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.412 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.412    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.529 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.529    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.646 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.646    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.880 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.880    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.997 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.997    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.231 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.231    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.388 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.813    42.201    alum/temp_out0[22]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    42.533 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.083 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.083    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.197 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.197    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.311 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.311    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.425    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.539 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.539    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.653 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.653    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.767 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.776    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.890 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.047 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.899    44.946    alum/temp_out0[21]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.948    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.062 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.062    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.176 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.176    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.290 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.290    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.404 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.404    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.518 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.518    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    47.761    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.090 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.640 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    48.763    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.877 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.877    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.991 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.991    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.219 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.219    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.333 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.333    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.447 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.447    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.604 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.122    50.726    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.511 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.511    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.625 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    51.634    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.748 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.748    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.862 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.862    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.976 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.090 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.090    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.204 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.204    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.318 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.318    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.475 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.931    53.407    alum/temp_out0[18]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    53.736 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.736    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.269 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.269    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.386 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.395    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.512 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.512    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.629 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.629    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.746 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.863 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.980 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.980    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.097 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.097    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.254 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.013    56.266    alum/temp_out0[17]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.054 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.054    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.168 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.168    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.282 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.282    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.396 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    57.405    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.861 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.861    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.018 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.024    59.042    alum/temp_out0[16]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.329    59.371 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.921 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.921    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    60.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.614    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.728 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.728    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.885 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.033    61.918    alum/temp_out0[15]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    62.247 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.797 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    63.034    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.148 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.148    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.262 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.262    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.376 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.376    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.490 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.490    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.604 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.604    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.761 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.197    64.958    alum/temp_out0[14]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    65.287 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.287    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.837    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.951    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.065    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.179    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.293    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.407 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.521 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.521    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.635 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    66.644    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    67.836    alum/temp_out0[13]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.621 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.621    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.735 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.735    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.849 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.849    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.963 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.963    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.077 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.077    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.191 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.191    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.305 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.305    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.419 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    69.428    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.585 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.023    70.608    alum/temp_out0[12]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.408 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.408    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.525 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.642 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.642    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.759 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.759    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.876 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.876    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.993 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.993    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.110 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    72.119    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.236 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.236    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.393 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.046    73.439    alum/temp_out0[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    73.771 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.771    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.321 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.321    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.435 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.435    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.549 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.549    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.663 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.663    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.777 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.891 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.891    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.005 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.005    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.119 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.119    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.276 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.026    76.302    alum/temp_out0[10]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.631 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.181 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.181    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.295 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.409 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.409    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.523 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.637 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.637    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.751 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.751    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.865 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.979 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.979    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.136 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.954    79.090    alum/temp_out0[9]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.875 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.331    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.830 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.084    81.914    alum/temp_out0[8]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    82.243 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.243    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.776 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.776    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.893 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.893    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.010 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.010    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.127 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.127    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.244 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.244    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.361 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.361    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.478 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.478    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.595 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.595    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.752 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.108    84.860    alum/temp_out0[7]
    SLICE_X35Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    85.648 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.762 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.876 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.876    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.990 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.104 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.104    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.218 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.218    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.332 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.446 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.446    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.603 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    87.604    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.933 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.933    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.466 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.466    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.583 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.700 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.700    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.934 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.934    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.051 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.051    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.168 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.168    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.285 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.285    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.442 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.958    90.401    alum/temp_out0[5]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.189 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.189    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.303 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.303    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.417 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.417    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.531 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.531    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.645 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.645    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.759 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.873 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.873    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.987 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.987    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.144 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.867    93.011    alum/temp_out0[4]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    93.811 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.513    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.630 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.630    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.787 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.224    96.011    alum/temp_out0[3]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.799 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.799    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.027 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.027    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.141 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.141    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.255 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.255    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.369 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.369    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.597 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.597    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.754 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    98.776    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.105 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.105    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.655 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.883 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.997 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.997    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.111 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.111    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.225 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.225    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.339 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.339    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.453 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.453    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.610 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.891   101.501    alum/temp_out0[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.830 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.830    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.380 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.380    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.494 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.494    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.608 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.608    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.722 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.722    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.836 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.836    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.950 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.950    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.064 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.064    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.178 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.178    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.335 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.585   103.920    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.249 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.713    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.837 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.452   105.290    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.414 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.010   106.423    sm/M_alum_out[0]
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.150   106.573 r  sm/D_states_q[2]_i_14/O
                         net (fo=2, routed)           0.456   107.029    sm/D_states_q[2]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.348   107.377 f  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.834   108.212    sm/D_states_q[2]_i_3_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I2_O)        0.124   108.336 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   108.336    sm/D_states_d__0[2]
    SLICE_X41Y4          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X41Y4          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X41Y4          FDRE (Setup_fdre_C_D)        0.029   116.216    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.216    
                         arrival time                        -108.336    
  -------------------------------------------------------------------
                         slack                                  7.880    

Slack (MET) :             7.880ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.189ns  (logic 60.227ns (58.366%)  route 42.962ns (41.634%))
  Logic Levels:           318  (CARRY4=286 LUT2=2 LUT3=21 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=100, routed)         1.806     7.412    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.152     7.564 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.210     8.774    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I0_O)        0.354     9.128 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.802     9.930    sm/ram_reg_i_148_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.326    10.256 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          1.256    11.512    L_reg/M_sm_ra1[0]
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.752    12.388    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.512 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.727    13.239    sm/M_alum_a[31]
    SLICE_X51Y22         LUT2 (Prop_lut2_I1_O)        0.124    13.363 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.363    alum/S[0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.895 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.895    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.009    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.123 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    14.132    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.246    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.360    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.973 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          0.938    15.911    alum/temp_out0[31]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.373    16.284 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.284    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.817 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.943    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.060 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.802 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.040    18.841    alum/temp_out0[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    19.173 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.173    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.723 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.723    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.837 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.846    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.687 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.191    21.878    alum/temp_out0[29]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.207 r  alum/D_registers_q[7][28]_i_91/O
                         net (fo=1, routed)           0.000    22.207    alum/D_registers_q[7][28]_i_91_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.739 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.009    22.748    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.862    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.976    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.090 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.318    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.432 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.432    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.589 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.044    24.633    alum/temp_out0[28]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.418 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.418    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.532 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.541    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.111 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.111    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.225 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.225    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.382 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.336    27.718    alum/temp_out0[27]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    28.047 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.047    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.597 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.597    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.711 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.825 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.939 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.939    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.053 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.167 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.167    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.281 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.281    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.395 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.395    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.552 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.076    30.628    alum/temp_out0[26]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.957 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.507 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.621 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.621    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.735 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.735    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.849 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.849    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.963 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.972    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.086    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.200    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.314    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.471 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.375    33.846    alum/temp_out0[25]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    34.175 r  alum/D_registers_q[7][24]_i_54/O
                         net (fo=1, routed)           0.000    34.175    alum/D_registers_q[7][24]_i_54_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.708 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.708    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.825 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.942 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.059 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.059    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.176 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.185    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.302 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.302    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.419 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.419    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.576 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    36.649    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.981 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.981    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.531 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.531    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.645 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.645    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.759 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.759    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.873 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.873    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.987 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.987    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.101 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.101    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.215 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.215    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.329 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.338    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.495 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.117    39.612    alum/temp_out0[23]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.412 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.412    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.529 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.529    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.646 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.646    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.880 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.880    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.997 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.997    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.231 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.231    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.388 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.813    42.201    alum/temp_out0[22]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    42.533 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.083 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.083    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.197 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.197    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.311 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.311    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.425    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.539 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.539    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.653 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.653    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.767 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.776    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.890 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.047 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.899    44.946    alum/temp_out0[21]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.948    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.062 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.062    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.176 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.176    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.290 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.290    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.404 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.404    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.518 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.518    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    47.761    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.090 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.640 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    48.763    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.877 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.877    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.991 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.991    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.219 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.219    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.333 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.333    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.447 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.447    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.604 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.122    50.726    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.511 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.511    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.625 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    51.634    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.748 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.748    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.862 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.862    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.976 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.090 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.090    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.204 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.204    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.318 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.318    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.475 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.931    53.407    alum/temp_out0[18]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    53.736 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.736    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.269 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.269    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.386 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.395    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.512 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.512    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.629 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.629    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.746 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.863 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.980 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.980    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.097 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.097    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.254 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.013    56.266    alum/temp_out0[17]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.054 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.054    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.168 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.168    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.282 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.282    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.396 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    57.405    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.861 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.861    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.018 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.024    59.042    alum/temp_out0[16]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.329    59.371 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.921 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.921    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    60.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.614    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.728 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.728    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.885 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.033    61.918    alum/temp_out0[15]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    62.247 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.797 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    63.034    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.148 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.148    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.262 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.262    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.376 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.376    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.490 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.490    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.604 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.604    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.761 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.197    64.958    alum/temp_out0[14]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    65.287 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.287    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.837    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.951    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.065    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.179    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.293    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.407 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.521 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.521    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.635 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    66.644    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    67.836    alum/temp_out0[13]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.621 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.621    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.735 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.735    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.849 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.849    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.963 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.963    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.077 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.077    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.191 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.191    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.305 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.305    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.419 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    69.428    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.585 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.023    70.608    alum/temp_out0[12]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.408 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.408    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.525 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.642 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.642    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.759 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.759    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.876 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.876    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.993 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.993    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.110 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    72.119    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.236 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.236    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.393 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.046    73.439    alum/temp_out0[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    73.771 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.771    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.321 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.321    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.435 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.435    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.549 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.549    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.663 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.663    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.777 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.891 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.891    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.005 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.005    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.119 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.119    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.276 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.026    76.302    alum/temp_out0[10]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.631 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.181 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.181    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.295 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.409 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.409    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.523 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.637 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.637    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.751 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.751    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.865 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.979 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.979    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.136 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.954    79.090    alum/temp_out0[9]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.875 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.331    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.830 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.084    81.914    alum/temp_out0[8]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    82.243 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.243    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.776 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.776    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.893 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.893    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.010 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.010    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.127 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.127    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.244 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.244    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.361 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.361    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.478 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.478    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.595 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.595    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.752 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.108    84.860    alum/temp_out0[7]
    SLICE_X35Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    85.648 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.762 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.876 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.876    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.990 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.104 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.104    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.218 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.218    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.332 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.446 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.446    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.603 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    87.604    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.933 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.933    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.466 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.466    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.583 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.700 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.700    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.934 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.934    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.051 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.051    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.168 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.168    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.285 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.285    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.442 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.958    90.401    alum/temp_out0[5]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.189 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.189    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.303 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.303    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.417 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.417    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.531 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.531    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.645 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.645    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.759 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.873 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.873    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.987 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.987    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.144 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.867    93.011    alum/temp_out0[4]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    93.811 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.513    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.630 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.630    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.787 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.224    96.011    alum/temp_out0[3]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.799 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.799    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.027 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.027    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.141 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.141    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.255 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.255    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.369 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.369    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.597 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.597    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.754 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    98.776    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.105 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.105    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.655 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.883 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.997 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.997    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.111 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.111    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.225 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.225    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.339 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.339    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.453 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.453    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.610 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.891   101.501    alum/temp_out0[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.830 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.830    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.380 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.380    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.494 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.494    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.608 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.608    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.722 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.722    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.836 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.836    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.950 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.950    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.064 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.064    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.178 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.178    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.335 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.585   103.920    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.249 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.713    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.837 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.452   105.290    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.414 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.010   106.423    sm/M_alum_out[0]
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.150   106.573 r  sm/D_states_q[2]_i_14/O
                         net (fo=2, routed)           0.456   107.029    sm/D_states_q[2]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.348   107.377 f  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.836   108.214    sm/D_states_q[2]_i_3_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I2_O)        0.124   108.338 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.338    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X41Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X41Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X41Y4          FDRE (Setup_fdre_C_D)        0.031   116.218    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.218    
                         arrival time                        -108.338    
  -------------------------------------------------------------------
                         slack                                  7.880    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.176ns  (logic 59.977ns (58.131%)  route 43.199ns (41.869%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=21 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=100, routed)         1.806     7.412    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.152     7.564 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.210     8.774    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I0_O)        0.354     9.128 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.802     9.930    sm/ram_reg_i_148_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.326    10.256 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          1.256    11.512    L_reg/M_sm_ra1[0]
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.752    12.388    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.512 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.727    13.239    sm/M_alum_a[31]
    SLICE_X51Y22         LUT2 (Prop_lut2_I1_O)        0.124    13.363 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.363    alum/S[0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.895 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.895    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.009    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.123 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    14.132    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.246    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.360    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.973 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          0.938    15.911    alum/temp_out0[31]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.373    16.284 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.284    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.817 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.943    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.060 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.802 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.040    18.841    alum/temp_out0[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    19.173 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.173    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.723 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.723    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.837 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.846    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.687 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.191    21.878    alum/temp_out0[29]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.207 r  alum/D_registers_q[7][28]_i_91/O
                         net (fo=1, routed)           0.000    22.207    alum/D_registers_q[7][28]_i_91_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.739 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.009    22.748    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.862    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.976    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.090 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.318    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.432 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.432    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.589 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.044    24.633    alum/temp_out0[28]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.418 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.418    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.532 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.541    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.111 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.111    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.225 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.225    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.382 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.336    27.718    alum/temp_out0[27]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    28.047 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.047    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.597 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.597    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.711 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.825 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.939 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.939    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.053 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.167 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.167    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.281 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.281    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.395 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.395    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.552 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.076    30.628    alum/temp_out0[26]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.957 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.507 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.621 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.621    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.735 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.735    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.849 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.849    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.963 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.972    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.086    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.200    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.314    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.471 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.375    33.846    alum/temp_out0[25]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    34.175 r  alum/D_registers_q[7][24]_i_54/O
                         net (fo=1, routed)           0.000    34.175    alum/D_registers_q[7][24]_i_54_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.708 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.708    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.825 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.942 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.059 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.059    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.176 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.185    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.302 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.302    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.419 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.419    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.576 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    36.649    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.981 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.981    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.531 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.531    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.645 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.645    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.759 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.759    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.873 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.873    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.987 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.987    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.101 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.101    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.215 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.215    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.329 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.338    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.495 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.117    39.612    alum/temp_out0[23]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.412 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.412    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.529 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.529    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.646 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.646    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.880 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.880    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.997 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.997    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.231 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.231    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.388 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.813    42.201    alum/temp_out0[22]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    42.533 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.083 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.083    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.197 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.197    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.311 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.311    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.425    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.539 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.539    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.653 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.653    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.767 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.776    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.890 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.047 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.899    44.946    alum/temp_out0[21]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.948    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.062 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.062    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.176 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.176    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.290 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.290    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.404 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.404    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.518 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.518    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    47.761    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.090 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.640 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    48.763    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.877 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.877    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.991 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.991    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.219 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.219    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.333 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.333    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.447 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.447    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.604 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.122    50.726    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.511 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.511    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.625 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    51.634    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.748 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.748    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.862 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.862    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.976 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.090 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.090    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.204 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.204    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.318 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.318    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.475 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.931    53.407    alum/temp_out0[18]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    53.736 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.736    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.269 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.269    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.386 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.395    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.512 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.512    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.629 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.629    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.746 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.863 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.980 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.980    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.097 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.097    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.254 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.013    56.266    alum/temp_out0[17]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.054 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.054    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.168 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.168    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.282 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.282    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.396 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    57.405    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.861 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.861    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.018 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.024    59.042    alum/temp_out0[16]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.329    59.371 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.921 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.921    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    60.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.614    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.728 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.728    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.885 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.033    61.918    alum/temp_out0[15]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    62.247 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.797 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    63.034    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.148 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.148    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.262 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.262    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.376 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.376    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.490 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.490    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.604 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.604    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.761 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.197    64.958    alum/temp_out0[14]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    65.287 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.287    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.837    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.951    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.065    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.179    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.293    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.407 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.521 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.521    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.635 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    66.644    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    67.836    alum/temp_out0[13]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.621 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.621    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.735 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.735    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.849 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.849    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.963 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.963    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.077 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.077    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.191 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.191    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.305 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.305    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.419 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    69.428    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.585 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.023    70.608    alum/temp_out0[12]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.408 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.408    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.525 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.642 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.642    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.759 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.759    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.876 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.876    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.993 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.993    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.110 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    72.119    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.236 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.236    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.393 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.046    73.439    alum/temp_out0[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    73.771 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.771    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.321 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.321    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.435 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.435    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.549 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.549    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.663 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.663    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.777 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.891 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.891    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.005 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.005    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.119 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.119    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.276 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.026    76.302    alum/temp_out0[10]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.631 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.181 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.181    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.295 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.409 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.409    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.523 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.637 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.637    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.751 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.751    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.865 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.979 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.979    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.136 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.954    79.090    alum/temp_out0[9]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.875 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.331    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.830 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.084    81.914    alum/temp_out0[8]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    82.243 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.243    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.776 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.776    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.893 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.893    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.010 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.010    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.127 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.127    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.244 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.244    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.361 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.361    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.478 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.478    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.595 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.595    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.752 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.108    84.860    alum/temp_out0[7]
    SLICE_X35Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    85.648 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.762 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.876 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.876    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.990 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.104 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.104    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.218 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.218    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.332 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.446 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.446    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.603 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    87.604    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.933 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.933    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.466 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.466    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.583 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.700 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.700    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.934 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.934    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.051 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.051    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.168 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.168    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.285 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.285    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.442 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.958    90.401    alum/temp_out0[5]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.189 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.189    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.303 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.303    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.417 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.417    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.531 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.531    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.645 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.645    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.759 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.873 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.873    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.987 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.987    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.144 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.867    93.011    alum/temp_out0[4]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    93.811 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.513    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.630 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.630    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.787 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.224    96.011    alum/temp_out0[3]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.799 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.799    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.027 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.027    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.141 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.141    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.255 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.255    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.369 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.369    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.597 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.597    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.754 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    98.776    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.105 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.105    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.655 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.883 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.997 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.997    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.111 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.111    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.225 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.225    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.339 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.339    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.453 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.453    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.610 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.891   101.501    alum/temp_out0[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.830 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.830    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.380 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.380    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.494 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.494    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.608 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.608    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.722 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.722    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.836 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.836    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.950 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.950    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.064 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.064    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.178 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.178    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.335 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.585   103.920    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.249 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.713    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.837 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.452   105.290    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.414 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.039   106.453    sm/M_alum_out[0]
    SLICE_X52Y7          LUT6 (Prop_lut6_I2_O)        0.124   106.577 r  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.839   107.416    sm/D_states_q[1]_i_13_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I4_O)        0.124   107.540 r  sm/D_states_q[1]_i_4/O
                         net (fo=4, routed)           0.661   108.201    sm/D_states_q[1]_i_4_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124   108.325 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   108.325    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X39Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)        0.031   116.231    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.231    
                         arrival time                        -108.325    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.172ns  (logic 59.977ns (58.133%)  route 43.195ns (41.867%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=21 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=100, routed)         1.806     7.412    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.152     7.564 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.210     8.774    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I0_O)        0.354     9.128 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.802     9.930    sm/ram_reg_i_148_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.326    10.256 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          1.256    11.512    L_reg/M_sm_ra1[0]
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.752    12.388    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.512 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.727    13.239    sm/M_alum_a[31]
    SLICE_X51Y22         LUT2 (Prop_lut2_I1_O)        0.124    13.363 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.363    alum/S[0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.895 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.895    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.009    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.123 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    14.132    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.246    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.360    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.973 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          0.938    15.911    alum/temp_out0[31]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.373    16.284 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.284    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.817 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.943    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.060 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.802 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.040    18.841    alum/temp_out0[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    19.173 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.173    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.723 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.723    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.837 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.846    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.687 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.191    21.878    alum/temp_out0[29]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.207 r  alum/D_registers_q[7][28]_i_91/O
                         net (fo=1, routed)           0.000    22.207    alum/D_registers_q[7][28]_i_91_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.739 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.009    22.748    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.862    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.976    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.090 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.318    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.432 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.432    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.589 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.044    24.633    alum/temp_out0[28]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.418 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.418    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.532 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.541    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.111 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.111    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.225 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.225    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.382 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.336    27.718    alum/temp_out0[27]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    28.047 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.047    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.597 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.597    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.711 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.825 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.939 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.939    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.053 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.167 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.167    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.281 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.281    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.395 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.395    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.552 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.076    30.628    alum/temp_out0[26]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.957 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.507 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.621 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.621    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.735 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.735    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.849 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.849    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.963 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.972    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.086    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.200    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.314    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.471 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.375    33.846    alum/temp_out0[25]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    34.175 r  alum/D_registers_q[7][24]_i_54/O
                         net (fo=1, routed)           0.000    34.175    alum/D_registers_q[7][24]_i_54_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.708 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.708    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.825 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.942 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.059 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.059    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.176 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.185    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.302 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.302    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.419 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.419    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.576 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    36.649    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.981 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.981    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.531 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.531    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.645 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.645    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.759 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.759    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.873 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.873    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.987 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.987    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.101 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.101    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.215 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.215    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.329 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.338    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.495 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.117    39.612    alum/temp_out0[23]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.412 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.412    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.529 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.529    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.646 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.646    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.880 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.880    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.997 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.997    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.231 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.231    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.388 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.813    42.201    alum/temp_out0[22]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    42.533 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.083 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.083    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.197 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.197    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.311 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.311    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.425    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.539 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.539    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.653 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.653    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.767 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.776    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.890 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.047 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.899    44.946    alum/temp_out0[21]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.948    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.062 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.062    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.176 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.176    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.290 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.290    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.404 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.404    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.518 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.518    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    47.761    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.090 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.640 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    48.763    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.877 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.877    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.991 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.991    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.219 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.219    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.333 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.333    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.447 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.447    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.604 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.122    50.726    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.511 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.511    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.625 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    51.634    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.748 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.748    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.862 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.862    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.976 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.090 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.090    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.204 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.204    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.318 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.318    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.475 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.931    53.407    alum/temp_out0[18]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    53.736 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.736    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.269 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.269    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.386 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.395    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.512 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.512    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.629 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.629    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.746 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.863 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.980 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.980    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.097 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.097    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.254 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.013    56.266    alum/temp_out0[17]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.054 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.054    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.168 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.168    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.282 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.282    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.396 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    57.405    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.861 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.861    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.018 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.024    59.042    alum/temp_out0[16]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.329    59.371 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.921 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.921    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    60.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.614    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.728 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.728    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.885 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.033    61.918    alum/temp_out0[15]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    62.247 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.797 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    63.034    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.148 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.148    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.262 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.262    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.376 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.376    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.490 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.490    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.604 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.604    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.761 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.197    64.958    alum/temp_out0[14]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    65.287 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.287    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.837    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.951    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.065    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.179    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.293    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.407 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.521 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.521    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.635 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    66.644    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    67.836    alum/temp_out0[13]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.621 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.621    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.735 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.735    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.849 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.849    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.963 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.963    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.077 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.077    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.191 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.191    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.305 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.305    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.419 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    69.428    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.585 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.023    70.608    alum/temp_out0[12]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.408 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.408    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.525 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.642 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.642    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.759 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.759    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.876 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.876    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.993 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.993    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.110 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    72.119    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.236 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.236    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.393 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.046    73.439    alum/temp_out0[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    73.771 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.771    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.321 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.321    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.435 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.435    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.549 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.549    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.663 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.663    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.777 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.891 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.891    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.005 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.005    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.119 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.119    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.276 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.026    76.302    alum/temp_out0[10]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.631 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.181 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.181    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.295 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.409 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.409    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.523 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.637 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.637    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.751 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.751    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.865 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.979 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.979    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.136 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.954    79.090    alum/temp_out0[9]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.875 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.331    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.830 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.084    81.914    alum/temp_out0[8]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    82.243 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.243    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.776 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.776    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.893 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.893    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.010 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.010    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.127 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.127    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.244 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.244    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.361 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.361    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.478 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.478    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.595 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.595    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.752 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.108    84.860    alum/temp_out0[7]
    SLICE_X35Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    85.648 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.762 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.876 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.876    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.990 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.104 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.104    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.218 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.218    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.332 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.446 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.446    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.603 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    87.604    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.933 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.933    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.466 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.466    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.583 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.700 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.700    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.934 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.934    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.051 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.051    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.168 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.168    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.285 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.285    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.442 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.958    90.401    alum/temp_out0[5]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.189 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.189    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.303 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.303    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.417 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.417    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.531 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.531    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.645 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.645    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.759 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.873 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.873    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.987 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.987    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.144 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.867    93.011    alum/temp_out0[4]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    93.811 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.513    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.630 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.630    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.787 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.224    96.011    alum/temp_out0[3]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.799 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.799    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.027 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.027    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.141 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.141    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.255 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.255    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.369 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.369    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.597 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.597    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.754 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    98.776    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.105 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.105    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.655 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.883 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.997 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.997    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.111 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.111    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.225 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.225    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.339 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.339    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.453 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.453    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.610 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.891   101.501    alum/temp_out0[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.830 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.830    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.380 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.380    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.494 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.494    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.608 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.608    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.722 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.722    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.836 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.836    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.950 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.950    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.064 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.064    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.178 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.178    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.335 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.585   103.920    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.249 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.713    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.837 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.452   105.290    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.414 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.039   106.453    sm/M_alum_out[0]
    SLICE_X52Y7          LUT6 (Prop_lut6_I2_O)        0.124   106.577 r  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.839   107.416    sm/D_states_q[1]_i_13_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I4_O)        0.124   107.540 r  sm/D_states_q[1]_i_4/O
                         net (fo=4, routed)           0.657   108.197    sm/D_states_q[1]_i_4_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124   108.321 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.321    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X39Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)        0.029   116.229    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -108.321    
  -------------------------------------------------------------------
                         slack                                  7.908    

Slack (MET) :             7.959ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.123ns  (logic 59.977ns (58.161%)  route 43.146ns (41.840%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=21 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=100, routed)         1.806     7.412    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.152     7.564 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.210     8.774    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I0_O)        0.354     9.128 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.802     9.930    sm/ram_reg_i_148_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.326    10.256 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          1.256    11.512    L_reg/M_sm_ra1[0]
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.752    12.388    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.124    12.512 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.727    13.239    sm/M_alum_a[31]
    SLICE_X51Y22         LUT2 (Prop_lut2_I1_O)        0.124    13.363 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.363    alum/S[0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.895 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.895    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.009    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.123 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    14.132    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.246    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.360    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.973 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          0.938    15.911    alum/temp_out0[31]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.373    16.284 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.284    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.817 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.943    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.060 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.802 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.040    18.841    alum/temp_out0[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    19.173 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.173    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.723 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.723    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.837 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.846    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.687 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.191    21.878    alum/temp_out0[29]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.207 r  alum/D_registers_q[7][28]_i_91/O
                         net (fo=1, routed)           0.000    22.207    alum/D_registers_q[7][28]_i_91_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.739 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.009    22.748    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.862    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.976    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.090 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.318    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.432 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.432    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.589 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.044    24.633    alum/temp_out0[28]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.418 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.418    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.532 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.541    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.111 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.111    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.225 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.225    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.382 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.336    27.718    alum/temp_out0[27]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    28.047 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.047    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.597 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.597    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.711 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.825 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.939 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.939    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.053 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.053    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.167 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.167    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.281 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.281    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.395 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.395    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.552 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.076    30.628    alum/temp_out0[26]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.957 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.507 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.621 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.621    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.735 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.735    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.849 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.849    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.963 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    31.972    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.086    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.200    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.314    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.471 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.375    33.846    alum/temp_out0[25]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    34.175 r  alum/D_registers_q[7][24]_i_54/O
                         net (fo=1, routed)           0.000    34.175    alum/D_registers_q[7][24]_i_54_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.708 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.708    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.825 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.942 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.059 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.059    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.176 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.185    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.302 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.302    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.419 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.419    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.576 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    36.649    alum/temp_out0[24]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.981 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.981    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.531 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.531    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.645 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.645    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.759 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.759    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.873 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.873    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.987 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.987    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.101 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.101    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.215 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.215    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.329 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.338    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.495 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.117    39.612    alum/temp_out0[23]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.412 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.412    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.529 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.529    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.646 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.646    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.880 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.880    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.997 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.997    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.231 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.231    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.388 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.813    42.201    alum/temp_out0[22]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    42.533 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.083 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.083    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.197 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.197    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.311 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.311    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.425 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.425    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.539 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.539    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.653 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.653    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.767 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.776    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.890 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.047 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.899    44.946    alum/temp_out0[21]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.948    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.062 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.062    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.176 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.176    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.290 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.290    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.404 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.404    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.518 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.518    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    47.761    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.090 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.640 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    48.763    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.877 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.877    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.991 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.991    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.219 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.219    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.333 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.333    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.447 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.447    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.604 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.122    50.726    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.511 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.511    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.625 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    51.634    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.748 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.748    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.862 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.862    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.976 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.090 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.090    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.204 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.204    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.318 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.318    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.475 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.931    53.407    alum/temp_out0[18]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    53.736 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.736    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.269 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.269    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.386 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.395    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.512 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.512    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.629 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.629    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.746 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.863 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.980 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.980    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.097 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.097    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.254 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.013    56.266    alum/temp_out0[17]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.054 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.054    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.168 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.168    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.282 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.282    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.396 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    57.405    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.861 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.861    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.018 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.024    59.042    alum/temp_out0[16]
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.329    59.371 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.921 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.921    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    60.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.614    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.728 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.728    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.885 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.033    61.918    alum/temp_out0[15]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    62.247 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.797 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    63.034    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.148 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.148    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.262 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.262    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.376 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.376    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.490 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.490    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.604 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.604    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.761 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.197    64.958    alum/temp_out0[14]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    65.287 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.287    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.837    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.951    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.065    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.179    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.293    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.407 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.407    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.521 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.521    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.635 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    66.644    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    67.836    alum/temp_out0[13]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.621 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.621    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.735 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.735    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.849 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.849    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.963 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.963    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.077 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.077    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.191 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.191    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.305 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.305    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.419 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    69.428    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.585 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.023    70.608    alum/temp_out0[12]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.408 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.408    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.525 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.642 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.642    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.759 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.759    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.876 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.876    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.993 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.993    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.110 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    72.119    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.236 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.236    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.393 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.046    73.439    alum/temp_out0[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    73.771 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.771    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.321 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.321    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.435 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.435    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.549 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.549    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.663 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.663    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.777 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.891 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.891    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.005 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.005    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.119 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.119    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.276 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.026    76.302    alum/temp_out0[10]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.631 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.181 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.181    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.295 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.295    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.409 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.409    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.523 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.637 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.637    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.751 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.751    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.865 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.865    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.979 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.979    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.136 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.954    79.090    alum/temp_out0[9]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.875 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.331    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.830 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.084    81.914    alum/temp_out0[8]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    82.243 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.243    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.776 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.776    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.893 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.893    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.010 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.010    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.127 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.127    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.244 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.244    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.361 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.361    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.478 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.478    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.595 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.595    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.752 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.108    84.860    alum/temp_out0[7]
    SLICE_X35Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    85.648 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.762 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.762    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.876 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.876    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.990 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.104 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.104    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.218 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.218    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.332 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.446 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.446    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.603 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    87.604    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.933 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.933    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.466 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.466    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.583 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.700 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.700    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.817 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.817    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.934 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.934    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.051 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.051    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.168 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.168    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.285 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.285    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.442 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.958    90.401    alum/temp_out0[5]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.189 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.189    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.303 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.303    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.417 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.417    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.531 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.531    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.645 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.645    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.759 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.759    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.873 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.873    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.987 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.987    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.144 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.867    93.011    alum/temp_out0[4]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    93.811 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.513    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.630 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.630    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.787 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.224    96.011    alum/temp_out0[3]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    96.799 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.799    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.027 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.027    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.141 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.141    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.255 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.255    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.369 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.369    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.597 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.597    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.754 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    98.776    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.105 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.105    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.655 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.883 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.883    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.997 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.997    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.111 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.111    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.225 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.225    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.339 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.339    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.453 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.453    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.610 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.891   101.501    alum/temp_out0[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.830 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.830    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.380 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.380    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.494 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.494    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.608 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.608    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.722 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.722    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.836 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.836    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.950 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.950    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.064 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.064    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.178 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.178    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.335 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.585   103.920    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.249 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.713    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.837 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.452   105.290    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.414 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.039   106.453    sm/M_alum_out[0]
    SLICE_X52Y7          LUT6 (Prop_lut6_I2_O)        0.124   106.577 r  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.839   107.416    sm/D_states_q[1]_i_13_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I4_O)        0.124   107.540 r  sm/D_states_q[1]_i_4/O
                         net (fo=4, routed)           0.609   108.148    sm/D_states_q[1]_i_4_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124   108.272 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.272    sm/D_states_d__0[1]
    SLICE_X39Y5          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)        0.032   116.232    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.232    
                         arrival time                        -108.273    
  -------------------------------------------------------------------
                         slack                                  7.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.855    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.855    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.855    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.855    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.844    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.844    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y11   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y20   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y22   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y24   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y25   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y23   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y23   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.273ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 0.930ns (14.683%)  route 5.404ns (85.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         2.428     8.032    sm/D_states_q[4]
    SLICE_X52Y7          LUT2 (Prop_lut2_I0_O)        0.146     8.178 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.694     9.872    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I3_O)        0.328    10.200 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.283    11.482    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X36Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                104.273    

Slack (MET) :             104.273ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 0.930ns (14.683%)  route 5.404ns (85.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         2.428     8.032    sm/D_states_q[4]
    SLICE_X52Y7          LUT2 (Prop_lut2_I0_O)        0.146     8.178 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.694     9.872    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I3_O)        0.328    10.200 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.283    11.482    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X36Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                104.273    

Slack (MET) :             104.273ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 0.930ns (14.683%)  route 5.404ns (85.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         2.428     8.032    sm/D_states_q[4]
    SLICE_X52Y7          LUT2 (Prop_lut2_I0_O)        0.146     8.178 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.694     9.872    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I3_O)        0.328    10.200 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.283    11.482    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X36Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                104.273    

Slack (MET) :             104.273ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 0.930ns (14.683%)  route 5.404ns (85.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         2.428     8.032    sm/D_states_q[4]
    SLICE_X52Y7          LUT2 (Prop_lut2_I0_O)        0.146     8.178 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.694     9.872    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I3_O)        0.328    10.200 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.283    11.482    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X36Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                104.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.186ns (12.443%)  route 1.309ns (87.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[0]/Q
                         net (fo=249, routed)         0.782     2.429    sm/D_states_q_reg[0]_0[0]
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.474 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.527     3.000    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.186ns (12.443%)  route 1.309ns (87.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[0]/Q
                         net (fo=249, routed)         0.782     2.429    sm/D_states_q_reg[0]_0[0]
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.474 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.527     3.000    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.186ns (12.443%)  route 1.309ns (87.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[0]/Q
                         net (fo=249, routed)         0.782     2.429    sm/D_states_q_reg[0]_0[0]
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.474 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.527     3.000    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.186ns (12.443%)  route 1.309ns (87.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[0]/Q
                         net (fo=249, routed)         0.782     2.429    sm/D_states_q_reg[0]_0[0]
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.474 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.527     3.000    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  1.324    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.758ns  (logic 12.143ns (33.959%)  route 23.615ns (66.041%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.324     6.986    L_reg/M_sm_pbc[6]
    SLICE_X59Y18         LUT5 (Prop_lut5_I1_O)        0.152     7.138 r  L_reg/L_1c5d5338_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.812     7.950    L_reg/L_1c5d5338_remainder0_carry_i_27__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.332     8.282 f  L_reg/L_1c5d5338_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.195     9.476    L_reg/L_1c5d5338_remainder0_carry_i_13__0_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.628 f  L_reg/L_1c5d5338_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.973    10.601    L_reg/L_1c5d5338_remainder0_carry_i_19__0_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I3_O)        0.358    10.959 r  L_reg/L_1c5d5338_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.578    11.538    L_reg/L_1c5d5338_remainder0_carry_i_10__0_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I1_O)        0.328    11.866 r  L_reg/L_1c5d5338_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.866    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.446 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_carry/O[2]
                         net (fo=1, routed)           0.796    13.242    L_reg/L_1c5d5338_remainder0_1[2]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.328    13.570 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.564    15.133    L_reg/i__carry_i_13__2_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.326    15.459 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    15.903    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I3_O)        0.150    16.053 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.286    17.339    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.354    17.693 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.541    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.354    18.895 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.123    20.018    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I1_O)        0.332    20.350 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.339    20.689    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.209 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.209    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.326    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.565 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.027    22.592    L_reg/L_1c5d5338_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.301    22.893 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.327    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.451 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.856    24.306    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124    24.430 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.643    25.074    L_reg/i__carry_i_13__1_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.150    25.224 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.121    26.345    L_reg/i__carry_i_18__1_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.328    26.673 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.410    27.083    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.119    27.202 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.809    28.011    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.332    28.343 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.343    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.893 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.893    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.007    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.121 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.121    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.343 f  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.164    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.299    30.463 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.637    31.100    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.224 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    32.044    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I1_O)        0.124    32.168 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.827    32.995    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I3_O)        0.124    33.119 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.284    34.403    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.153    34.556 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.645    37.201    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.902 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.902    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.234ns  (logic 11.784ns (33.444%)  route 23.450ns (66.556%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.459     7.114    L_reg/M_sm_timer[13]
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.150     7.264 f  L_reg/L_1c5d5338_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.831     8.095    L_reg/L_1c5d5338_remainder0_carry_i_23__1_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.328     8.423 f  L_reg/L_1c5d5338_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.879     9.302    L_reg/L_1c5d5338_remainder0_carry_i_12__1_n_0
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.152     9.454 f  L_reg/L_1c5d5338_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.123    L_reg/L_1c5d5338_remainder0_carry_i_20__1_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I4_O)        0.360    10.483 r  L_reg/L_1c5d5338_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    11.300    L_reg/L_1c5d5338_remainder0_carry_i_10__1_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.326    11.626 r  L_reg/L_1c5d5338_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.626    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.206 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_carry/O[2]
                         net (fo=1, routed)           0.406    12.612    L_reg/L_1c5d5338_remainder0_3[2]
    SLICE_X55Y27         LUT4 (Prop_lut4_I1_O)        0.296    12.908 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.532    14.439    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.326    14.765 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.043    15.809    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.932 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.026    16.959    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I1_O)        0.152    17.111 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.650    17.760    L_reg/i__carry_i_19__3_n_0
    SLICE_X58Y31         LUT3 (Prop_lut3_I0_O)        0.352    18.112 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.123    19.235    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I1_O)        0.326    19.561 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.663    20.224    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.731 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.731    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.845 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.845    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.179 f  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    22.021    L_reg/L_1c5d5338_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.303    22.324 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.611    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.735 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.850    23.585    L_reg/i__carry_i_14__1_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.124    23.709 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.680    24.389    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.124    24.513 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.977    25.490    L_reg/i__carry_i_14__1_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    25.614 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.658    26.272    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.150    26.422 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.817    27.239    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.326    27.565 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.565    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.115 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.115    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.229    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.542 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    29.404    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.306    29.710 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.436    30.146    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.124    30.270 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.953    31.224    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.348 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.286    31.634    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124    31.758 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.205    32.963    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y31         LUT4 (Prop_lut4_I3_O)        0.152    33.115 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.500    36.615    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.372 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.372    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.233ns  (logic 11.788ns (33.456%)  route 23.445ns (66.544%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.459     7.114    L_reg/M_sm_timer[13]
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.150     7.264 f  L_reg/L_1c5d5338_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.831     8.095    L_reg/L_1c5d5338_remainder0_carry_i_23__1_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.328     8.423 f  L_reg/L_1c5d5338_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.879     9.302    L_reg/L_1c5d5338_remainder0_carry_i_12__1_n_0
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.152     9.454 f  L_reg/L_1c5d5338_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.123    L_reg/L_1c5d5338_remainder0_carry_i_20__1_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I4_O)        0.360    10.483 r  L_reg/L_1c5d5338_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    11.300    L_reg/L_1c5d5338_remainder0_carry_i_10__1_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.326    11.626 r  L_reg/L_1c5d5338_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.626    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.206 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_carry/O[2]
                         net (fo=1, routed)           0.406    12.612    L_reg/L_1c5d5338_remainder0_3[2]
    SLICE_X55Y27         LUT4 (Prop_lut4_I1_O)        0.296    12.908 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.532    14.439    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.326    14.765 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.043    15.809    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.932 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.026    16.959    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I1_O)        0.152    17.111 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.650    17.760    L_reg/i__carry_i_19__3_n_0
    SLICE_X58Y31         LUT3 (Prop_lut3_I0_O)        0.352    18.112 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.123    19.235    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I1_O)        0.326    19.561 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.663    20.224    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.731 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.731    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.845 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.845    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.179 f  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    22.021    L_reg/L_1c5d5338_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.303    22.324 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.611    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.735 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.850    23.585    L_reg/i__carry_i_14__1_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.124    23.709 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.680    24.389    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.124    24.513 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.977    25.490    L_reg/i__carry_i_14__1_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    25.614 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.658    26.272    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.150    26.422 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.817    27.239    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.326    27.565 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.565    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.115 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.115    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.229    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.542 f  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    29.404    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.306    29.710 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.436    30.146    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.124    30.270 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.953    31.224    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.348 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.286    31.634    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124    31.758 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.202    32.960    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y31         LUT4 (Prop_lut4_I3_O)        0.152    33.112 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.498    36.610    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.370 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.370    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.225ns  (logic 12.148ns (34.486%)  route 23.077ns (65.514%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.324     6.986    L_reg/M_sm_pbc[6]
    SLICE_X59Y18         LUT5 (Prop_lut5_I1_O)        0.152     7.138 r  L_reg/L_1c5d5338_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.812     7.950    L_reg/L_1c5d5338_remainder0_carry_i_27__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.332     8.282 f  L_reg/L_1c5d5338_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.195     9.476    L_reg/L_1c5d5338_remainder0_carry_i_13__0_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.628 f  L_reg/L_1c5d5338_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.973    10.601    L_reg/L_1c5d5338_remainder0_carry_i_19__0_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I3_O)        0.358    10.959 r  L_reg/L_1c5d5338_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.578    11.538    L_reg/L_1c5d5338_remainder0_carry_i_10__0_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I1_O)        0.328    11.866 r  L_reg/L_1c5d5338_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.866    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.446 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_carry/O[2]
                         net (fo=1, routed)           0.796    13.242    L_reg/L_1c5d5338_remainder0_1[2]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.328    13.570 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.564    15.133    L_reg/i__carry_i_13__2_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.326    15.459 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    15.903    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I3_O)        0.150    16.053 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.286    17.339    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.354    17.693 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.541    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.354    18.895 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.123    20.018    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I1_O)        0.332    20.350 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.339    20.689    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.209 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.209    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.326    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.565 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.027    22.592    L_reg/L_1c5d5338_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.301    22.893 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.327    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.451 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.856    24.306    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124    24.430 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.643    25.074    L_reg/i__carry_i_13__1_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.150    25.224 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.121    26.345    L_reg/i__carry_i_18__1_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.328    26.673 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.410    27.083    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.119    27.202 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.809    28.011    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.332    28.343 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.343    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.893 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.893    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.007    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.121 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.121    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.343 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.164    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.299    30.463 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.637    31.100    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.224 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    32.044    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I1_O)        0.124    32.168 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    32.847    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124    32.971 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.235    34.205    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.148    34.353 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.304    36.658    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    40.368 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.368    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.074ns  (logic 12.209ns (34.808%)  route 22.865ns (65.192%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.324     6.986    L_reg/M_sm_pbc[6]
    SLICE_X59Y18         LUT5 (Prop_lut5_I1_O)        0.152     7.138 r  L_reg/L_1c5d5338_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.812     7.950    L_reg/L_1c5d5338_remainder0_carry_i_27__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.332     8.282 f  L_reg/L_1c5d5338_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.195     9.476    L_reg/L_1c5d5338_remainder0_carry_i_13__0_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.628 f  L_reg/L_1c5d5338_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.973    10.601    L_reg/L_1c5d5338_remainder0_carry_i_19__0_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I3_O)        0.358    10.959 r  L_reg/L_1c5d5338_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.578    11.538    L_reg/L_1c5d5338_remainder0_carry_i_10__0_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I1_O)        0.328    11.866 r  L_reg/L_1c5d5338_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.866    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.446 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_carry/O[2]
                         net (fo=1, routed)           0.796    13.242    L_reg/L_1c5d5338_remainder0_1[2]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.328    13.570 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.564    15.133    L_reg/i__carry_i_13__2_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.326    15.459 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    15.903    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I3_O)        0.150    16.053 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.286    17.339    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.354    17.693 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.541    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.354    18.895 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.123    20.018    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I1_O)        0.332    20.350 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.339    20.689    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.209 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.209    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.326    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.565 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.027    22.592    L_reg/L_1c5d5338_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.301    22.893 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.327    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.451 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.856    24.306    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124    24.430 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.643    25.074    L_reg/i__carry_i_13__1_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.150    25.224 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.121    26.345    L_reg/i__carry_i_18__1_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.328    26.673 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.410    27.083    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.119    27.202 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.809    28.011    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.332    28.343 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.343    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.893 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.893    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.007    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.121 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.121    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.343 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.164    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.299    30.463 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.637    31.100    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.224 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    32.044    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I1_O)        0.124    32.168 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    32.847    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124    32.971 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.233    34.203    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.150    34.353 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.094    36.447    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.217 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.217    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.036ns  (logic 11.927ns (34.043%)  route 23.109ns (65.957%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.324     6.986    L_reg/M_sm_pbc[6]
    SLICE_X59Y18         LUT5 (Prop_lut5_I1_O)        0.152     7.138 r  L_reg/L_1c5d5338_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.812     7.950    L_reg/L_1c5d5338_remainder0_carry_i_27__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.332     8.282 f  L_reg/L_1c5d5338_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.195     9.476    L_reg/L_1c5d5338_remainder0_carry_i_13__0_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.628 f  L_reg/L_1c5d5338_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.973    10.601    L_reg/L_1c5d5338_remainder0_carry_i_19__0_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I3_O)        0.358    10.959 r  L_reg/L_1c5d5338_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.578    11.538    L_reg/L_1c5d5338_remainder0_carry_i_10__0_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I1_O)        0.328    11.866 r  L_reg/L_1c5d5338_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.866    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.446 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_carry/O[2]
                         net (fo=1, routed)           0.796    13.242    L_reg/L_1c5d5338_remainder0_1[2]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.328    13.570 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.564    15.133    L_reg/i__carry_i_13__2_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.326    15.459 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    15.903    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I3_O)        0.150    16.053 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.286    17.339    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.354    17.693 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.541    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.354    18.895 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.123    20.018    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I1_O)        0.332    20.350 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.339    20.689    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.209 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.209    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.326    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.565 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.027    22.592    L_reg/L_1c5d5338_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.301    22.893 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.327    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.451 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.856    24.306    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124    24.430 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.643    25.074    L_reg/i__carry_i_13__1_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.150    25.224 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.121    26.345    L_reg/i__carry_i_18__1_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.328    26.673 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.410    27.083    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.119    27.202 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.809    28.011    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.332    28.343 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.343    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.893 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.893    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.007    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.121 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.121    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.343 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.164    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.299    30.463 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.637    31.100    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.224 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    32.044    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I1_O)        0.124    32.168 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    32.847    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124    32.971 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.233    34.203    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    34.327 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.338    36.665    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.179 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.179    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.969ns  (logic 11.554ns (33.042%)  route 23.414ns (66.958%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.459     7.114    L_reg/M_sm_timer[13]
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.150     7.264 f  L_reg/L_1c5d5338_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.831     8.095    L_reg/L_1c5d5338_remainder0_carry_i_23__1_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.328     8.423 f  L_reg/L_1c5d5338_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.879     9.302    L_reg/L_1c5d5338_remainder0_carry_i_12__1_n_0
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.152     9.454 f  L_reg/L_1c5d5338_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.123    L_reg/L_1c5d5338_remainder0_carry_i_20__1_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I4_O)        0.360    10.483 r  L_reg/L_1c5d5338_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    11.300    L_reg/L_1c5d5338_remainder0_carry_i_10__1_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.326    11.626 r  L_reg/L_1c5d5338_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.626    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.206 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_carry/O[2]
                         net (fo=1, routed)           0.406    12.612    L_reg/L_1c5d5338_remainder0_3[2]
    SLICE_X55Y27         LUT4 (Prop_lut4_I1_O)        0.296    12.908 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.532    14.439    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.326    14.765 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.043    15.809    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.932 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.026    16.959    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I1_O)        0.152    17.111 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.650    17.760    L_reg/i__carry_i_19__3_n_0
    SLICE_X58Y31         LUT3 (Prop_lut3_I0_O)        0.352    18.112 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.123    19.235    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I1_O)        0.326    19.561 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.663    20.224    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.731 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.731    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.845 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.845    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.179 f  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    22.021    L_reg/L_1c5d5338_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.303    22.324 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.611    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.735 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.850    23.585    L_reg/i__carry_i_14__1_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.124    23.709 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.680    24.389    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.124    24.513 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.977    25.490    L_reg/i__carry_i_14__1_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    25.614 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.658    26.272    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.150    26.422 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.817    27.239    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.326    27.565 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.565    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.115 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.115    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.229    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.542 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    29.404    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.306    29.710 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.436    30.146    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.124    30.270 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.433    30.703    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y27         LUT3 (Prop_lut3_I1_O)        0.124    30.827 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.600    31.427    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I4_O)        0.124    31.551 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.381    32.933    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y31         LUT4 (Prop_lut4_I1_O)        0.124    33.057 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.494    36.551    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.106 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.106    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.885ns  (logic 11.645ns (33.380%)  route 23.241ns (66.620%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.624     5.208    L_reg/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.192     6.856    L_reg/M_sm_pac[9]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.148     7.004 r  L_reg/L_1c5d5338_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.663     7.667    L_reg/L_1c5d5338_remainder0_carry_i_26_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I4_O)        0.328     7.995 f  L_reg/L_1c5d5338_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.125     9.120    L_reg/L_1c5d5338_remainder0_carry_i_13_n_0
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.152     9.272 f  L_reg/L_1c5d5338_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.267     9.539    L_reg/L_1c5d5338_remainder0_carry_i_15_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I3_O)        0.332     9.871 r  L_reg/L_1c5d5338_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.840    10.711    L_reg/L_1c5d5338_remainder0_carry_i_8_n_0
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.835 r  L_reg/L_1c5d5338_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.494    11.329    aseg_driver/decimal_renderer/DI[2]
    SLICE_X54Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.725 r  aseg_driver/decimal_renderer/L_1c5d5338_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.725    aseg_driver/decimal_renderer/L_1c5d5338_remainder0_carry_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.944 f  aseg_driver/decimal_renderer/L_1c5d5338_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.363    13.306    L_reg/L_1c5d5338_remainder0[4]
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.323    13.629 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.158    14.787    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.326    15.113 f  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.444    15.557    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y13         LUT5 (Prop_lut5_I3_O)        0.150    15.707 f  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.086    16.793    L_reg/i__carry__1_i_9_n_0
    SLICE_X59Y12         LUT4 (Prop_lut4_I2_O)        0.352    17.145 f  L_reg/i__carry_i_10__0/O
                         net (fo=2, routed)           1.166    18.311    L_reg/i__carry_i_10__0_n_0
    SLICE_X59Y10         LUT4 (Prop_lut4_I3_O)        0.356    18.667 r  L_reg/i__carry_i_2__2/O
                         net (fo=2, routed)           0.817    19.484    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X58Y10         LUT5 (Prop_lut5_I0_O)        0.327    19.811 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    19.811    aseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.209 r  aseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.209    aseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.323 r  aseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.323    aseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.562 f  aseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.836    21.398    L_reg/L_1c5d5338_remainder0_inferred__1/i__carry__2[2]
    SLICE_X59Y11         LUT5 (Prop_lut5_I1_O)        0.302    21.700 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.133    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124    22.257 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.037    23.294    L_reg/i__carry_i_14_0
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.152    23.446 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.810    24.256    L_reg/i__carry_i_25_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.326    24.582 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.868    25.450    L_reg/i__carry_i_20_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124    25.574 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.708    26.282    L_reg/i__carry_i_13_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I1_O)        0.153    26.435 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    26.951    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X57Y8          LUT5 (Prop_lut5_I0_O)        0.331    27.282 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.282    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.832 r  aseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.832    aseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.071 r  aseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    28.906    aseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X56Y10         LUT6 (Prop_lut6_I4_O)        0.302    29.208 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    29.490    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.124    29.614 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.836    30.450    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124    30.574 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    31.240    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I5_O)        0.124    31.364 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.183    32.546    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.152    32.698 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.618    36.316    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.094 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.094    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.945ns  (logic 11.552ns (33.058%)  route 23.393ns (66.942%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.459     7.114    L_reg/M_sm_timer[13]
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.150     7.264 f  L_reg/L_1c5d5338_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.831     8.095    L_reg/L_1c5d5338_remainder0_carry_i_23__1_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.328     8.423 f  L_reg/L_1c5d5338_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.879     9.302    L_reg/L_1c5d5338_remainder0_carry_i_12__1_n_0
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.152     9.454 f  L_reg/L_1c5d5338_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.123    L_reg/L_1c5d5338_remainder0_carry_i_20__1_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I4_O)        0.360    10.483 r  L_reg/L_1c5d5338_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    11.300    L_reg/L_1c5d5338_remainder0_carry_i_10__1_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.326    11.626 r  L_reg/L_1c5d5338_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.626    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.206 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_carry/O[2]
                         net (fo=1, routed)           0.406    12.612    L_reg/L_1c5d5338_remainder0_3[2]
    SLICE_X55Y27         LUT4 (Prop_lut4_I1_O)        0.296    12.908 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.532    14.439    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.326    14.765 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.043    15.809    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.932 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.026    16.959    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I1_O)        0.152    17.111 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.650    17.760    L_reg/i__carry_i_19__3_n_0
    SLICE_X58Y31         LUT3 (Prop_lut3_I0_O)        0.352    18.112 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.123    19.235    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I1_O)        0.326    19.561 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.663    20.224    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.731 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.731    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.845 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.845    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.179 f  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    22.021    L_reg/L_1c5d5338_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.303    22.324 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.611    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.735 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.850    23.585    L_reg/i__carry_i_14__1_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.124    23.709 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.680    24.389    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.124    24.513 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.977    25.490    L_reg/i__carry_i_14__1_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    25.614 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.658    26.272    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.150    26.422 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.817    27.239    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.326    27.565 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.565    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.115 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.115    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.229    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.542 f  timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    29.404    timerseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.306    29.710 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.436    30.146    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.124    30.270 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.953    31.224    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.348 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.286    31.634    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124    31.758 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.217    32.975    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y31         LUT3 (Prop_lut3_I2_O)        0.124    33.099 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.431    36.529    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.083 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.083    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.871ns  (logic 11.958ns (34.293%)  route 22.913ns (65.707%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.324     6.986    L_reg/M_sm_pbc[6]
    SLICE_X59Y18         LUT5 (Prop_lut5_I1_O)        0.152     7.138 r  L_reg/L_1c5d5338_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.812     7.950    L_reg/L_1c5d5338_remainder0_carry_i_27__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.332     8.282 f  L_reg/L_1c5d5338_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.195     9.476    L_reg/L_1c5d5338_remainder0_carry_i_13__0_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.628 f  L_reg/L_1c5d5338_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.973    10.601    L_reg/L_1c5d5338_remainder0_carry_i_19__0_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I3_O)        0.358    10.959 r  L_reg/L_1c5d5338_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.578    11.538    L_reg/L_1c5d5338_remainder0_carry_i_10__0_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I1_O)        0.328    11.866 r  L_reg/L_1c5d5338_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.866    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.446 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_carry/O[2]
                         net (fo=1, routed)           0.796    13.242    L_reg/L_1c5d5338_remainder0_1[2]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.328    13.570 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.564    15.133    L_reg/i__carry_i_13__2_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.326    15.459 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    15.903    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I3_O)        0.150    16.053 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.286    17.339    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.354    17.693 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.541    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.354    18.895 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.123    20.018    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I1_O)        0.332    20.350 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.339    20.689    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.209 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.209    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.326    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.565 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.027    22.592    L_reg/L_1c5d5338_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.301    22.893 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.327    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.451 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.856    24.306    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124    24.430 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.643    25.074    L_reg/i__carry_i_13__1_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.150    25.224 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.121    26.345    L_reg/i__carry_i_18__1_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.328    26.673 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.410    27.083    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.119    27.202 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.809    28.011    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.332    28.343 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.343    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.893 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.893    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.007    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.121 r  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.121    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.343 f  bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.164    bseg_driver/decimal_renderer/L_1c5d5338_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.299    30.463 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.637    31.100    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.224 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    32.044    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I1_O)        0.124    32.168 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.827    32.995    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I3_O)        0.124    33.119 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.284    34.403    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    34.527 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.942    36.469    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.014 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.014    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.350ns (58.372%)  route 0.962ns (41.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X58Y6          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.962     2.641    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.850 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.850    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.383ns (59.361%)  route 0.947ns (40.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.947     2.625    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.867 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.867    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.409ns (60.344%)  route 0.926ns (39.656%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.290     1.966    aseg_driver/ctr/S[1]
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.045     2.011 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.635     2.647    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.870 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.870    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.373ns (57.698%)  route 1.007ns (42.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           1.007     2.685    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.917 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.917    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.419ns (58.459%)  route 1.008ns (41.541%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.290     1.966    aseg_driver/ctr/S[1]
    SLICE_X64Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.011 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.729    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.962 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.962    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.433ns (58.386%)  route 1.021ns (41.614%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.588     1.532    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.658     2.331    bseg_driver/ctr/S[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.376 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.739    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.986 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.986    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.482ns (59.963%)  route 0.990ns (40.037%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.290     1.966    aseg_driver/ctr/S[1]
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.043     2.009 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.699     2.708    aseg_OBUF[8]
    P4                   OBUF (Prop_obuf_I_O)         1.298     4.006 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.006    aseg[8]
    P4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.485ns (59.820%)  route 0.997ns (40.180%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.290     1.966    aseg_driver/ctr/S[1]
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.043     2.009 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.707     2.716    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.301     4.017 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.017    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.400ns (55.115%)  route 1.140ns (44.885%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.558     1.502    butt_cond/clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  butt_cond/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  butt_cond/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.298     1.941    butt_cond/D_ctr_q_reg[1]
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.045     1.986 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.828    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     4.042 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.042    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.432ns (56.094%)  route 1.121ns (43.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.568     1.512    display/clk_IBUF_BUFG
    SLICE_X56Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.121     2.797    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     4.065 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.065    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.761ns  (logic 1.643ns (28.517%)  route 4.118ns (71.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.680    reset_cond/butt_reset_IBUF
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.957     5.761    reset_cond/M_reset_cond_in
    SLICE_X59Y8          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.517     4.922    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y8          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.761ns  (logic 1.643ns (28.517%)  route 4.118ns (71.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.680    reset_cond/butt_reset_IBUF
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.957     5.761    reset_cond/M_reset_cond_in
    SLICE_X59Y8          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.517     4.922    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y8          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.736ns  (logic 1.643ns (28.641%)  route 4.093ns (71.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.680    reset_cond/butt_reset_IBUF
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.932     5.736    reset_cond/M_reset_cond_in
    SLICE_X52Y14         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y14         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.576ns  (logic 1.643ns (29.463%)  route 3.933ns (70.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.680    reset_cond/butt_reset_IBUF
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.772     5.576    reset_cond/M_reset_cond_in
    SLICE_X57Y9          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.451     4.856    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y9          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_943815868[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.630ns (38.861%)  route 2.565ns (61.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.565     4.071    forLoop_idx_0_943815868[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.195 r  forLoop_idx_0_943815868[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.195    forLoop_idx_0_943815868[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X38Y34         FDRE                                         r  forLoop_idx_0_943815868[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.439     4.844    forLoop_idx_0_943815868[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  forLoop_idx_0_943815868[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.639ns (39.063%)  route 2.556ns (60.937%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.556     4.071    forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.195 r  forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.195    forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y32         FDRE                                         r  forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.437     4.842    forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.136ns  (logic 1.474ns (35.629%)  route 2.663ns (64.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.663     4.136    butt_cond/sync/D[0]
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.429     4.833    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_943815868[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 1.653ns (40.898%)  route 2.389ns (59.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.389     3.918    forLoop_idx_0_943815868[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.042 r  forLoop_idx_0_943815868[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.042    forLoop_idx_0_943815868[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y19         FDRE                                         r  forLoop_idx_0_943815868[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.434     4.839    forLoop_idx_0_943815868[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  forLoop_idx_0_943815868[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_943815868[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 1.624ns (40.870%)  route 2.350ns (59.130%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.350     3.850    forLoop_idx_0_943815868[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.974 r  forLoop_idx_0_943815868[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.974    forLoop_idx_0_943815868[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_943815868[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.433     4.838    forLoop_idx_0_943815868[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_943815868[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_943815868[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 1.658ns (42.185%)  route 2.273ns (57.815%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.273     3.807    forLoop_idx_0_943815868[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.931 r  forLoop_idx_0_943815868[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.931    forLoop_idx_0_943815868[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y14         FDRE                                         r  forLoop_idx_0_943815868[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.440     4.845    forLoop_idx_0_943815868[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  forLoop_idx_0_943815868[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1145386962[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.329ns (26.452%)  route 0.914ns (73.548%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.914     1.197    forLoop_idx_0_1145386962[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.242 r  forLoop_idx_0_1145386962[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.242    forLoop_idx_0_1145386962[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y19         FDRE                                         r  forLoop_idx_0_1145386962[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.822     2.012    forLoop_idx_0_1145386962[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  forLoop_idx_0_1145386962[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.330ns (24.884%)  route 0.996ns (75.116%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.996     1.281    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.326 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.326    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y9          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_943815868[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.341ns (25.530%)  route 0.996ns (74.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.996     1.292    forLoop_idx_0_943815868[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.337 r  forLoop_idx_0_943815868[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.337    forLoop_idx_0_943815868[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y19         FDRE                                         r  forLoop_idx_0_943815868[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.822     2.012    forLoop_idx_0_943815868[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  forLoop_idx_0_943815868[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_943815868[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.347ns (25.709%)  route 1.002ns (74.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.002     1.304    forLoop_idx_0_943815868[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.349 r  forLoop_idx_0_943815868[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.349    forLoop_idx_0_943815868[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y14         FDRE                                         r  forLoop_idx_0_943815868[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.827     2.017    forLoop_idx_0_943815868[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  forLoop_idx_0_943815868[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_943815868[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.313ns (22.992%)  route 1.048ns (77.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.048     1.316    forLoop_idx_0_943815868[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.361 r  forLoop_idx_0_943815868[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.361    forLoop_idx_0_943815868[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_943815868[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.820     2.010    forLoop_idx_0_943815868[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_943815868[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.242ns (16.709%)  route 1.205ns (83.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.205     1.446    butt_cond/sync/D[0]
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.823     2.013    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_943815868[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.319ns (21.755%)  route 1.147ns (78.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.147     1.421    forLoop_idx_0_943815868[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.466 r  forLoop_idx_0_943815868[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.466    forLoop_idx_0_943815868[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X38Y34         FDRE                                         r  forLoop_idx_0_943815868[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.826     2.016    forLoop_idx_0_943815868[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  forLoop_idx_0_943815868[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.327ns (22.155%)  route 1.149ns (77.845%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.149     1.431    forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.476    forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y32         FDRE                                         r  forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.824     2.014    forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  forLoop_idx_0_1145386962[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.331ns (16.504%)  route 1.676ns (83.496%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.396     1.683    reset_cond/butt_reset_IBUF
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.728 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.280     2.008    reset_cond/M_reset_cond_in
    SLICE_X57Y9          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.836     2.026    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y9          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.331ns (15.811%)  route 1.764ns (84.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.396     1.683    reset_cond/butt_reset_IBUF
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.728 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.368     2.096    reset_cond/M_reset_cond_in
    SLICE_X52Y14         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y14         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





