#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[2264].in[3] (.names)                                            0.340     4.839
[2264].out[0] (.names)                                           0.261     5.100
n_n3832.in[1] (.names)                                           0.340     5.440
n_n3832.out[0] (.names)                                          0.261     5.701
[947].in[0] (.names)                                             0.332     6.034
[947].out[0] (.names)                                            0.261     6.295
[1280].in[1] (.names)                                            0.309     6.603
[1280].out[0] (.names)                                           0.261     6.864
n_n3184.in[1] (.names)                                           0.100     6.964
n_n3184.out[0] (.names)                                          0.261     7.225
n_n3766.D[0] (.latch)                                            0.000     7.225
data arrival time                                                          7.225

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.225
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.249


#Path 2
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n4116.in[2] (.names)                                           0.487     1.274
n_n4116.out[0] (.names)                                          0.261     1.535
n_n3595.in[1] (.names)                                           0.309     1.844
n_n3595.out[0] (.names)                                          0.261     2.105
n_n4084.in[3] (.names)                                           0.332     2.437
n_n4084.out[0] (.names)                                          0.261     2.698
n_n4082.in[1] (.names)                                           0.340     3.038
n_n4082.out[0] (.names)                                          0.261     3.299
[900].in[3] (.names)                                             0.332     3.632
[900].out[0] (.names)                                            0.261     3.893
n_n3786.in[3] (.names)                                           0.478     4.371
n_n3786.out[0] (.names)                                          0.261     4.632
[1137].in[2] (.names)                                            0.476     5.108
[1137].out[0] (.names)                                           0.261     5.369
n_n135.in[3] (.names)                                            0.340     5.709
n_n135.out[0] (.names)                                           0.261     5.970
[6386].in[2] (.names)                                            0.340     6.310
[6386].out[0] (.names)                                           0.261     6.571
n_n132.in[2] (.names)                                            0.332     6.903
n_n132.out[0] (.names)                                           0.261     7.164
n_n4093.D[0] (.latch)                                            0.000     7.164
data arrival time                                                          7.164

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.164
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.188


#Path 3
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[2264].in[3] (.names)                                            0.340     4.839
[2264].out[0] (.names)                                           0.261     5.100
n_n3832.in[1] (.names)                                           0.340     5.440
n_n3832.out[0] (.names)                                          0.261     5.701
[947].in[0] (.names)                                             0.332     6.034
[947].out[0] (.names)                                            0.261     6.295
[1042].in[0] (.names)                                            0.100     6.395
[1042].out[0] (.names)                                           0.261     6.656
n_n3009.in[1] (.names)                                           0.100     6.756
n_n3009.out[0] (.names)                                          0.261     7.017
n_n4275.D[0] (.latch)                                            0.000     7.017
data arrival time                                                          7.017

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.017
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.040


#Path 4
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[2264].in[3] (.names)                                            0.340     4.839
[2264].out[0] (.names)                                           0.261     5.100
n_n3832.in[1] (.names)                                           0.340     5.440
n_n3832.out[0] (.names)                                          0.261     5.701
[982].in[0] (.names)                                             0.332     6.034
[982].out[0] (.names)                                            0.261     6.295
[1538].in[1] (.names)                                            0.100     6.395
[1538].out[0] (.names)                                           0.261     6.656
n_n3466.in[3] (.names)                                           0.100     6.756
n_n3466.out[0] (.names)                                          0.261     7.017
n_n3483.D[0] (.latch)                                            0.000     7.017
data arrival time                                                          7.017

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.017
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.040


#Path 5
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[2264].in[3] (.names)                                            0.340     4.839
[2264].out[0] (.names)                                           0.261     5.100
n_n3832.in[1] (.names)                                           0.340     5.440
n_n3832.out[0] (.names)                                          0.261     5.701
[947].in[0] (.names)                                             0.332     6.034
[947].out[0] (.names)                                            0.261     6.295
n_n3026.in[1] (.names)                                           0.456     6.751
n_n3026.out[0] (.names)                                          0.261     7.012
n_n4227.D[0] (.latch)                                            0.000     7.012
data arrival time                                                          7.012

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.012
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.035


#Path 6
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[1015].in[3] (.names)                                            0.629     5.128
[1015].out[0] (.names)                                           0.261     5.389
[6255].in[0] (.names)                                            0.100     5.489
[6255].out[0] (.names)                                           0.261     5.750
[2261].in[3] (.names)                                            0.607     6.357
[2261].out[0] (.names)                                           0.261     6.618
n_n3444.in[0] (.names)                                           0.100     6.718
n_n3444.out[0] (.names)                                          0.261     6.979
n_n3574.D[0] (.latch)                                            0.000     6.979
data arrival time                                                          6.979

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.002


#Path 7
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[1015].in[3] (.names)                                            0.629     5.128
[1015].out[0] (.names)                                           0.261     5.389
[6255].in[0] (.names)                                            0.100     5.489
[6255].out[0] (.names)                                           0.261     5.750
[1771].in[3] (.names)                                            0.607     6.357
[1771].out[0] (.names)                                           0.261     6.618
n_n3235.in[0] (.names)                                           0.100     6.718
n_n3235.out[0] (.names)                                          0.261     6.979
n_n3995.D[0] (.latch)                                            0.000     6.979
data arrival time                                                          6.979

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.002


#Path 8
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[1015].in[3] (.names)                                            0.629     5.128
[1015].out[0] (.names)                                           0.261     5.389
[6255].in[0] (.names)                                            0.100     5.489
[6255].out[0] (.names)                                           0.261     5.750
[1391].in[3] (.names)                                            0.607     6.357
[1391].out[0] (.names)                                           0.261     6.618
n_n3817.in[0] (.names)                                           0.100     6.718
n_n3817.out[0] (.names)                                          0.261     6.979
n_n3818.D[0] (.latch)                                            0.000     6.979
data arrival time                                                          6.979

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.002


#Path 9
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[1015].in[3] (.names)                                            0.629     5.128
[1015].out[0] (.names)                                           0.261     5.389
[6255].in[0] (.names)                                            0.100     5.489
[6255].out[0] (.names)                                           0.261     5.750
[1069].in[2] (.names)                                            0.607     6.357
[1069].out[0] (.names)                                           0.261     6.618
n_n3592.in[1] (.names)                                           0.100     6.718
n_n3592.out[0] (.names)                                          0.261     6.979
n_n3959.D[0] (.latch)                                            0.000     6.979
data arrival time                                                          6.979

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.002


#Path 10
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[1015].in[3] (.names)                                            0.629     5.128
[1015].out[0] (.names)                                           0.261     5.389
[6374].in[0] (.names)                                            0.340     5.729
[6374].out[0] (.names)                                           0.261     5.990
[6376].in[3] (.names)                                            0.339     6.329
[6376].out[0] (.names)                                           0.261     6.590
n_n128.in[1] (.names)                                            0.100     6.690
n_n128.out[0] (.names)                                           0.261     6.951
n_n3831.D[0] (.latch)                                            0.000     6.951
data arrival time                                                          6.951

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.951
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.975


#Path 11
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[1015].in[3] (.names)                                            0.629     5.128
[1015].out[0] (.names)                                           0.261     5.389
[6255].in[0] (.names)                                            0.100     5.489
[6255].out[0] (.names)                                           0.261     5.750
[946].in[2] (.names)                                             0.313     6.062
[946].out[0] (.names)                                            0.261     6.323
n_n3813.in[2] (.names)                                           0.340     6.664
n_n3813.out[0] (.names)                                          0.261     6.925
n_n3814.D[0] (.latch)                                            0.000     6.925
data arrival time                                                          6.925

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.925
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.948


#Path 12
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n4116.in[2] (.names)                                           0.487     1.274
n_n4116.out[0] (.names)                                          0.261     1.535
n_n3595.in[1] (.names)                                           0.309     1.844
n_n3595.out[0] (.names)                                          0.261     2.105
n_n4084.in[3] (.names)                                           0.332     2.437
n_n4084.out[0] (.names)                                          0.261     2.698
n_n4082.in[1] (.names)                                           0.340     3.038
n_n4082.out[0] (.names)                                          0.261     3.299
[900].in[3] (.names)                                             0.332     3.632
[900].out[0] (.names)                                            0.261     3.893
n_n3786.in[3] (.names)                                           0.478     4.371
n_n3786.out[0] (.names)                                          0.261     4.632
[1137].in[2] (.names)                                            0.476     5.108
[1137].out[0] (.names)                                           0.261     5.369
n_n135.in[3] (.names)                                            0.340     5.709
n_n135.out[0] (.names)                                           0.261     5.970
[1971].in[2] (.names)                                            0.100     6.070
[1971].out[0] (.names)                                           0.261     6.331
n_n124.in[2] (.names)                                            0.309     6.639
n_n124.out[0] (.names)                                           0.261     6.900
n_n3707.D[0] (.latch)                                            0.000     6.900
data arrival time                                                          6.900

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.924


#Path 13
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[2264].in[3] (.names)                                            0.340     4.839
[2264].out[0] (.names)                                           0.261     5.100
n_n3832.in[1] (.names)                                           0.340     5.440
n_n3832.out[0] (.names)                                          0.261     5.701
[982].in[0] (.names)                                             0.332     6.034
[982].out[0] (.names)                                            0.261     6.295
n_n4011.in[1] (.names)                                           0.315     6.609
n_n4011.out[0] (.names)                                          0.261     6.870
n_n4012.D[0] (.latch)                                            0.000     6.870
data arrival time                                                          6.870

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.870
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.894


#Path 14
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[2264].in[3] (.names)                                            0.340     4.839
[2264].out[0] (.names)                                           0.261     5.100
n_n3832.in[1] (.names)                                           0.340     5.440
n_n3832.out[0] (.names)                                          0.261     5.701
[947].in[0] (.names)                                             0.332     6.034
[947].out[0] (.names)                                            0.261     6.295
n_n3217.in[3] (.names)                                           0.309     6.603
n_n3217.out[0] (.names)                                          0.261     6.864
n_n3724.D[0] (.latch)                                            0.000     6.864
data arrival time                                                          6.864

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.864
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.888


#Path 15
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[1015].in[3] (.names)                                            0.629     5.128
[1015].out[0] (.names)                                           0.261     5.389
[6255].in[0] (.names)                                            0.100     5.489
[6255].out[0] (.names)                                           0.261     5.750
[1165].in[3] (.names)                                            0.486     6.235
[1165].out[0] (.names)                                           0.261     6.496
n_n3292.in[0] (.names)                                           0.100     6.596
n_n3292.out[0] (.names)                                          0.261     6.857
n_n4080.D[0] (.latch)                                            0.000     6.857
data arrival time                                                          6.857

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.857
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.881


#Path 16
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[1015].in[3] (.names)                                            0.629     5.128
[1015].out[0] (.names)                                           0.261     5.389
[6255].in[0] (.names)                                            0.100     5.489
[6255].out[0] (.names)                                           0.261     5.750
[1925].in[3] (.names)                                            0.486     6.235
[1925].out[0] (.names)                                           0.261     6.496
n_n3913.in[0] (.names)                                           0.100     6.596
n_n3913.out[0] (.names)                                          0.261     6.857
n_n4040.D[0] (.latch)                                            0.000     6.857
data arrival time                                                          6.857

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.857
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.881


#Path 17
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n4116.in[2] (.names)                                           0.487     1.274
n_n4116.out[0] (.names)                                          0.261     1.535
n_n3595.in[1] (.names)                                           0.309     1.844
n_n3595.out[0] (.names)                                          0.261     2.105
n_n4084.in[3] (.names)                                           0.332     2.437
n_n4084.out[0] (.names)                                          0.261     2.698
n_n4082.in[1] (.names)                                           0.340     3.038
n_n4082.out[0] (.names)                                          0.261     3.299
[900].in[3] (.names)                                             0.332     3.632
[900].out[0] (.names)                                            0.261     3.893
n_n3785.in[3] (.names)                                           0.478     4.371
n_n3785.out[0] (.names)                                          0.261     4.632
[2060].in[1] (.names)                                            0.332     4.964
[2060].out[0] (.names)                                           0.261     5.225
[6290].in[1] (.names)                                            0.100     5.325
[6290].out[0] (.names)                                           0.261     5.586
[1492].in[3] (.names)                                            0.332     5.919
[1492].out[0] (.names)                                           0.261     6.180
n_n3199.in[1] (.names)                                           0.337     6.517
n_n3199.out[0] (.names)                                          0.261     6.778
n_n3709.D[0] (.latch)                                            0.000     6.778
data arrival time                                                          6.778

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.778
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.801


#Path 18
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[1015].in[3] (.names)                                            0.629     5.128
[1015].out[0] (.names)                                           0.261     5.389
[6255].in[0] (.names)                                            0.100     5.489
[6255].out[0] (.names)                                           0.261     5.750
[1752].in[3] (.names)                                            0.338     6.088
[1752].out[0] (.names)                                           0.261     6.349
n_n3987.in[0] (.names)                                           0.100     6.449
n_n3987.out[0] (.names)                                          0.261     6.710
n_n3988.D[0] (.latch)                                            0.000     6.710
data arrival time                                                          6.710

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.710
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.733


#Path 19
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[1015].in[3] (.names)                                            0.629     5.128
[1015].out[0] (.names)                                           0.261     5.389
[6255].in[0] (.names)                                            0.100     5.489
[6255].out[0] (.names)                                           0.261     5.750
[2240].in[3] (.names)                                            0.338     6.088
[2240].out[0] (.names)                                           0.261     6.349
n_n3725.in[0] (.names)                                           0.100     6.449
n_n3725.out[0] (.names)                                          0.261     6.710
n_n3726.D[0] (.latch)                                            0.000     6.710
data arrival time                                                          6.710

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.710
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.733


#Path 20
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[2264].in[3] (.names)                                            0.340     4.839
[2264].out[0] (.names)                                           0.261     5.100
n_n3832.in[1] (.names)                                           0.340     5.440
n_n3832.out[0] (.names)                                          0.261     5.701
[982].in[0] (.names)                                             0.332     6.034
[982].out[0] (.names)                                            0.261     6.295
n_n3907.in[2] (.names)                                           0.100     6.395
n_n3907.out[0] (.names)                                          0.261     6.656
n_n4334.D[0] (.latch)                                            0.000     6.656
data arrival time                                                          6.656

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.679


#Path 21
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[1015].in[3] (.names)                                            0.629     5.128
[1015].out[0] (.names)                                           0.261     5.389
[1208].in[0] (.names)                                            0.340     5.729
[1208].out[0] (.names)                                           0.261     5.990
n_n3140.in[3] (.names)                                           0.340     6.330
n_n3140.out[0] (.names)                                          0.261     6.591
n_n4026.D[0] (.latch)                                            0.000     6.591
data arrival time                                                          6.591

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.615


#Path 22
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[2264].in[3] (.names)                                            0.340     4.839
[2264].out[0] (.names)                                           0.261     5.100
nak3_17.in[3] (.names)                                           0.100     5.200
nak3_17.out[0] (.names)                                          0.261     5.461
n_n127.in[2] (.names)                                            0.630     6.091
n_n127.out[0] (.names)                                           0.261     6.352
nsr3_17.D[0] (.latch)                                            0.000     6.352
data arrival time                                                          6.352

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.352
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.376


#Path 23
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
n_n3830.in[2] (.names)                                           0.340     4.839
n_n3830.out[0] (.names)                                          0.261     5.100
[1022].in[2] (.names)                                            0.337     5.437
[1022].out[0] (.names)                                           0.261     5.698
n_n129.in[3] (.names)                                            0.340     6.038
n_n129.out[0] (.names)                                           0.261     6.299
n_n3833.D[0] (.latch)                                            0.000     6.299
data arrival time                                                          6.299

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.299
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.323


#Path 24
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n4116.in[2] (.names)                                           0.487     1.274
n_n4116.out[0] (.names)                                          0.261     1.535
n_n3595.in[1] (.names)                                           0.309     1.844
n_n3595.out[0] (.names)                                          0.261     2.105
n_n4084.in[3] (.names)                                           0.332     2.437
n_n4084.out[0] (.names)                                          0.261     2.698
n_n4082.in[1] (.names)                                           0.340     3.038
n_n4082.out[0] (.names)                                          0.261     3.299
[900].in[3] (.names)                                             0.332     3.632
[900].out[0] (.names)                                            0.261     3.893
n_n3786.in[3] (.names)                                           0.478     4.371
n_n3786.out[0] (.names)                                          0.261     4.632
[1137].in[2] (.names)                                            0.476     5.108
[1137].out[0] (.names)                                           0.261     5.369
n_n3377.in[1] (.names)                                           0.632     6.001
n_n3377.out[0] (.names)                                          0.261     6.262
n_n3198.D[0] (.latch)                                            0.000     6.262
data arrival time                                                          6.262

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.262
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.285


#Path 25
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[2264].in[3] (.names)                                            0.340     4.839
[2264].out[0] (.names)                                           0.261     5.100
[936].in[1] (.names)                                             0.480     5.580
[936].out[0] (.names)                                            0.261     5.841
n_n3070.in[3] (.names)                                           0.100     5.941
n_n3070.out[0] (.names)                                          0.261     6.202
n_n3851.D[0] (.latch)                                            0.000     6.202
data arrival time                                                          6.202

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.226


#Path 26
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
n_n4168.in[3] (.names)                                           0.340     3.303
n_n4168.out[0] (.names)                                          0.261     3.564
n_n4345.in[1] (.names)                                           0.332     3.897
n_n4345.out[0] (.names)                                          0.261     4.158
[1898].in[0] (.names)                                            0.478     4.636
[1898].out[0] (.names)                                           0.261     4.897
[914].in[2] (.names)                                             0.100     4.997
[914].out[0] (.names)                                            0.261     5.258
[1213].in[3] (.names)                                            0.100     5.358
[1213].out[0] (.names)                                           0.261     5.619
n_n3526.in[1] (.names)                                           0.100     5.719
n_n3526.out[0] (.names)                                          0.261     5.980
n_n3841.D[0] (.latch)                                            0.000     5.980
data arrival time                                                          5.980

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.980
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.003


#Path 27
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
n_n4168.in[3] (.names)                                           0.340     3.303
n_n4168.out[0] (.names)                                          0.261     3.564
n_n4345.in[1] (.names)                                           0.332     3.897
n_n4345.out[0] (.names)                                          0.261     4.158
[1898].in[0] (.names)                                            0.478     4.636
[1898].out[0] (.names)                                           0.261     4.897
[914].in[2] (.names)                                             0.100     4.997
[914].out[0] (.names)                                            0.261     5.258
[1708].in[3] (.names)                                            0.100     5.358
[1708].out[0] (.names)                                           0.261     5.619
n_n3271.in[1] (.names)                                           0.100     5.719
n_n3271.out[0] (.names)                                          0.261     5.980
n_n4233.D[0] (.latch)                                            0.000     5.980
data arrival time                                                          5.980

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.980
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.003


#Path 28
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
n_n4168.in[3] (.names)                                           0.340     3.303
n_n4168.out[0] (.names)                                          0.261     3.564
n_n4345.in[1] (.names)                                           0.332     3.897
n_n4345.out[0] (.names)                                          0.261     4.158
[1898].in[0] (.names)                                            0.478     4.636
[1898].out[0] (.names)                                           0.261     4.897
[914].in[2] (.names)                                             0.100     4.997
[914].out[0] (.names)                                            0.261     5.258
[1885].in[3] (.names)                                            0.100     5.358
[1885].out[0] (.names)                                           0.261     5.619
n_n3241.in[1] (.names)                                           0.100     5.719
n_n3241.out[0] (.names)                                          0.261     5.980
n_n3242.D[0] (.latch)                                            0.000     5.980
data arrival time                                                          5.980

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.980
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.003


#Path 29
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
n_n4168.in[3] (.names)                                           0.340     3.303
n_n4168.out[0] (.names)                                          0.261     3.564
n_n4345.in[1] (.names)                                           0.332     3.897
n_n4345.out[0] (.names)                                          0.261     4.158
[1898].in[0] (.names)                                            0.478     4.636
[1898].out[0] (.names)                                           0.261     4.897
[1613].in[2] (.names)                                            0.332     5.229
[1613].out[0] (.names)                                           0.261     5.490
n_n4121.in[1] (.names)                                           0.100     5.590
n_n4121.out[0] (.names)                                          0.261     5.851
n_n4122.D[0] (.latch)                                            0.000     5.851
data arrival time                                                          5.851

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.851
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.875


#Path 30
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
n_n4168.in[3] (.names)                                           0.340     3.303
n_n4168.out[0] (.names)                                          0.261     3.564
n_n4345.in[1] (.names)                                           0.332     3.897
n_n4345.out[0] (.names)                                          0.261     4.158
[1898].in[0] (.names)                                            0.478     4.636
[1898].out[0] (.names)                                           0.261     4.897
[1260].in[2] (.names)                                            0.332     5.229
[1260].out[0] (.names)                                           0.261     5.490
n_n4094.in[1] (.names)                                           0.100     5.590
n_n4094.out[0] (.names)                                          0.261     5.851
n_n4095.D[0] (.latch)                                            0.000     5.851
data arrival time                                                          5.851

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.851
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.875


#Path 31
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
n_n4168.in[3] (.names)                                           0.340     3.303
n_n4168.out[0] (.names)                                          0.261     3.564
n_n4345.in[1] (.names)                                           0.332     3.897
n_n4345.out[0] (.names)                                          0.261     4.158
[1898].in[0] (.names)                                            0.478     4.636
[1898].out[0] (.names)                                           0.261     4.897
[1648].in[2] (.names)                                            0.332     5.229
[1648].out[0] (.names)                                           0.261     5.490
n_n3972.in[1] (.names)                                           0.100     5.590
n_n3972.out[0] (.names)                                          0.261     5.851
n_n4145.D[0] (.latch)                                            0.000     5.851
data arrival time                                                          5.851

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.851
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.875


#Path 32
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
[2264].in[3] (.names)                                            0.340     4.839
[2264].out[0] (.names)                                           0.261     5.100
nak3_17.in[3] (.names)                                           0.100     5.200
nak3_17.out[0] (.names)                                          0.261     5.461
n_n3866.in[1] (.names)                                           0.100     5.561
n_n3866.out[0] (.names)                                          0.261     5.822
n_n4067.D[0] (.latch)                                            0.000     5.822
data arrival time                                                          5.822

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.822
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.846


#Path 33
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3563.in[2] (.names)                                           0.100     4.238
n_n3563.out[0] (.names)                                          0.261     4.499
[6252].in[3] (.names)                                            0.478     4.977
[6252].out[0] (.names)                                           0.261     5.238
n_n4140.in[3] (.names)                                           0.290     5.528
n_n4140.out[0] (.names)                                          0.261     5.789
n_n4142.D[0] (.latch)                                            0.000     5.789
data arrival time                                                          5.789

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.789
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.812


#Path 34
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
n_n3830.in[2] (.names)                                           0.340     4.839
n_n3830.out[0] (.names)                                          0.261     5.100
n_n3964.in[1] (.names)                                           0.337     5.437
n_n3964.out[0] (.names)                                          0.261     5.698
n_n3966.D[0] (.latch)                                            0.000     5.698
data arrival time                                                          5.698

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.698
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.721


#Path 35
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
n_n3830.in[2] (.names)                                           0.340     4.839
n_n3830.out[0] (.names)                                          0.261     5.100
n_n3375.in[1] (.names)                                           0.337     5.437
n_n3375.out[0] (.names)                                          0.261     5.698
n_n3376.D[0] (.latch)                                            0.000     5.698
data arrival time                                                          5.698

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.698
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.721


#Path 36
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
n_n3830.in[2] (.names)                                           0.340     4.839
n_n3830.out[0] (.names)                                          0.261     5.100
n_n3582.in[1] (.names)                                           0.337     5.437
n_n3582.out[0] (.names)                                          0.261     5.698
n_n3583.D[0] (.latch)                                            0.000     5.698
data arrival time                                                          5.698

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.698
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.721


#Path 37
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
n_n3830.in[2] (.names)                                           0.340     4.839
n_n3830.out[0] (.names)                                          0.261     5.100
n_n4276.in[1] (.names)                                           0.337     5.437
n_n4276.out[0] (.names)                                          0.261     5.698
n_n4279.D[0] (.latch)                                            0.000     5.698
data arrival time                                                          5.698

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.698
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.721


#Path 38
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
n_n3830.in[2] (.names)                                           0.340     4.839
n_n3830.out[0] (.names)                                          0.261     5.100
n_n3821.in[1] (.names)                                           0.337     5.437
n_n3821.out[0] (.names)                                          0.261     5.698
n_n3823.D[0] (.latch)                                            0.000     5.698
data arrival time                                                          5.698

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.698
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.721


#Path 39
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
n_n3830.in[2] (.names)                                           0.340     4.839
n_n3830.out[0] (.names)                                          0.261     5.100
n_n3206.in[1] (.names)                                           0.337     5.437
n_n3206.out[0] (.names)                                          0.261     5.698
n_n3207.D[0] (.latch)                                            0.000     5.698
data arrival time                                                          5.698

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.698
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.721


#Path 40
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
[1076].in[3] (.names)                                            0.332     2.321
[1076].out[0] (.names)                                           0.261     2.582
n_n3745.in[1] (.names)                                           0.332     2.915
n_n3745.out[0] (.names)                                          0.261     3.176
n_n3240.in[1] (.names)                                           0.340     3.516
n_n3240.out[0] (.names)                                          0.261     3.777
[905].in[2] (.names)                                             0.100     3.877
[905].out[0] (.names)                                            0.261     4.138
n_n3852.in[2] (.names)                                           0.100     4.238
n_n3852.out[0] (.names)                                          0.261     4.499
n_n3830.in[2] (.names)                                           0.340     4.839
n_n3830.out[0] (.names)                                          0.261     5.100
n_n3512.in[1] (.names)                                           0.337     5.437
n_n3512.out[0] (.names)                                          0.261     5.698
n_n3514.D[0] (.latch)                                            0.000     5.698
data arrival time                                                          5.698

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.698
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.721


#Path 41
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
n_n4168.in[3] (.names)                                           0.340     3.303
n_n4168.out[0] (.names)                                          0.261     3.564
n_n4345.in[1] (.names)                                           0.332     3.897
n_n4345.out[0] (.names)                                          0.261     4.158
n_n4158.in[0] (.names)                                           0.479     4.637
n_n4158.out[0] (.names)                                          0.261     4.898
n_n4156.in[1] (.names)                                           0.100     4.998
n_n4156.out[0] (.names)                                          0.261     5.259
n_n4157.D[0] (.latch)                                            0.000     5.259
data arrival time                                                          5.259

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.259
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.282


#Path 42
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
n_n4168.in[3] (.names)                                           0.340     3.303
n_n4168.out[0] (.names)                                          0.261     3.564
n_n4345.in[1] (.names)                                           0.332     3.897
n_n4345.out[0] (.names)                                          0.261     4.158
n_n4158.in[0] (.names)                                           0.479     4.637
n_n4158.out[0] (.names)                                          0.261     4.898
n_n3459.in[1] (.names)                                           0.100     4.998
n_n3459.out[0] (.names)                                          0.261     5.259
n_n3898.D[0] (.latch)                                            0.000     5.259
data arrival time                                                          5.259

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.259
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.282


#Path 43
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
n_n4168.in[3] (.names)                                           0.340     3.303
n_n4168.out[0] (.names)                                          0.261     3.564
n_n4345.in[1] (.names)                                           0.332     3.897
n_n4345.out[0] (.names)                                          0.261     4.158
n_n4158.in[0] (.names)                                           0.479     4.637
n_n4158.out[0] (.names)                                          0.261     4.898
n_n3302.in[1] (.names)                                           0.100     4.998
n_n3302.out[0] (.names)                                          0.261     5.259
n_n4288.D[0] (.latch)                                            0.000     5.259
data arrival time                                                          5.259

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.259
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.282


#Path 44
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
[1110].in[2] (.names)                                            0.488     3.451
[1110].out[0] (.names)                                           0.261     3.712
[1487].in[1] (.names)                                            0.314     4.026
[1487].out[0] (.names)                                           0.261     4.287
n_n3058.in[1] (.names)                                           0.453     4.740
n_n3058.out[0] (.names)                                          0.261     5.001
n_n3085.D[0] (.latch)                                            0.000     5.001
data arrival time                                                          5.001

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.001
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.024


#Path 45
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
n_n4168.in[3] (.names)                                           0.340     3.303
n_n4168.out[0] (.names)                                          0.261     3.564
n_n4345.in[1] (.names)                                           0.332     3.897
n_n4345.out[0] (.names)                                          0.261     4.158
n_n3226.in[1] (.names)                                           0.478     4.636
n_n3226.out[0] (.names)                                          0.261     4.897
n_n3916.D[0] (.latch)                                            0.000     4.897
data arrival time                                                          4.897

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.897
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.920


#Path 46
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
[1110].in[2] (.names)                                            0.488     3.451
[1110].out[0] (.names)                                           0.261     3.712
[1552].in[1] (.names)                                            0.100     3.812
[1552].out[0] (.names)                                           0.261     4.073
n_n4228.in[1] (.names)                                           0.478     4.551
n_n4228.out[0] (.names)                                          0.261     4.812
n_n4229.D[0] (.latch)                                            0.000     4.812
data arrival time                                                          4.812

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.812
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.835


#Path 47
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
n_n4168.in[3] (.names)                                           0.340     3.303
n_n4168.out[0] (.names)                                          0.261     3.564
n_n4345.in[1] (.names)                                           0.332     3.897
n_n4345.out[0] (.names)                                          0.261     4.158
n_n3147.in[1] (.names)                                           0.340     4.498
n_n3147.out[0] (.names)                                          0.261     4.759
n_n3458.D[0] (.latch)                                            0.000     4.759
data arrival time                                                          4.759

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.759
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.782


#Path 48
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
n_n4168.in[3] (.names)                                           0.340     3.303
n_n4168.out[0] (.names)                                          0.261     3.564
n_n4345.in[1] (.names)                                           0.332     3.897
n_n4345.out[0] (.names)                                          0.261     4.158
n_n4073.in[1] (.names)                                           0.100     4.258
n_n4073.out[0] (.names)                                          0.261     4.519
n_n4074.D[0] (.latch)                                            0.000     4.519
data arrival time                                                          4.519

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.542


#Path 49
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2044].in[2] (.names)                                            1.942     2.109
[2044].out[0] (.names)                                           0.261     2.370
[6295].in[3] (.names)                                            0.332     2.702
[6295].out[0] (.names)                                           0.261     2.963
[1110].in[2] (.names)                                            0.488     3.451
[1110].out[0] (.names)                                           0.261     3.712
[1509].in[1] (.names)                                            0.100     3.812
[1509].out[0] (.names)                                           0.261     4.073
n_n3308.in[1] (.names)                                           0.100     4.173
n_n3308.out[0] (.names)                                          0.261     4.434
n_n4351.D[0] (.latch)                                            0.000     4.434
data arrival time                                                          4.434

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.457


#Path 50
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.742     0.909
nrq3_15.out[0] (.names)                                          0.261     1.170
[6281].in[2] (.names)                                            0.480     1.650
[6281].out[0] (.names)                                           0.261     1.911
[1129].in[2] (.names)                                            1.001     2.912
[1129].out[0] (.names)                                           0.261     3.173
n_n4015.in[3] (.names)                                           0.100     3.273
n_n4015.out[0] (.names)                                          0.261     3.534
n_n3518.in[0] (.names)                                           0.483     4.018
n_n3518.out[0] (.names)                                          0.261     4.279
n_n4316.D[0] (.latch)                                            0.000     4.279
data arrival time                                                          4.279

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.279
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.302


#Path 51
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[3] (.names)                                           0.360     0.527
n_n3741.out[0] (.names)                                          0.261     0.788
[2188].in[2] (.names)                                            1.192     1.979
[2188].out[0] (.names)                                           0.261     2.240
[1128].in[2] (.names)                                            0.483     2.724
[1128].out[0] (.names)                                           0.261     2.985
n_n3168.in[2] (.names)                                           0.998     3.983
n_n3168.out[0] (.names)                                          0.261     4.244
n_n4222.D[0] (.latch)                                            0.000     4.244
data arrival time                                                          4.244

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.244
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.268


#Path 52
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
[1006].in[1] (.names)                                            0.843     3.098
[1006].out[0] (.names)                                           0.261     3.359
n_n3693.in[0] (.names)                                           0.555     3.914
n_n3693.out[0] (.names)                                          0.261     4.175
n_n4099.D[0] (.latch)                                            0.000     4.175
data arrival time                                                          4.175

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.175
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.198


#Path 53
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
[1006].in[1] (.names)                                            0.843     3.098
[1006].out[0] (.names)                                           0.261     3.359
n_n3680.in[0] (.names)                                           0.531     3.890
n_n3680.out[0] (.names)                                          0.261     4.151
n_n3845.D[0] (.latch)                                            0.000     4.151
data arrival time                                                          4.151

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.151
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.175


#Path 54
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
[1006].in[1] (.names)                                            0.843     3.098
[1006].out[0] (.names)                                           0.261     3.359
n_n4028.in[0] (.names)                                           0.531     3.890
n_n4028.out[0] (.names)                                          0.261     4.151
n_n4029.D[0] (.latch)                                            0.000     4.151
data arrival time                                                          4.151

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.151
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.175


#Path 55
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.742     0.909
nrq3_15.out[0] (.names)                                          0.261     1.170
[6281].in[2] (.names)                                            0.480     1.650
[6281].out[0] (.names)                                           0.261     1.911
[1129].in[2] (.names)                                            1.001     2.912
[1129].out[0] (.names)                                           0.261     3.173
n_n4015.in[3] (.names)                                           0.100     3.273
n_n4015.out[0] (.names)                                          0.261     3.534
n_n3017.in[1] (.names)                                           0.337     3.871
n_n3017.out[0] (.names)                                          0.261     4.132
n_n3657.D[0] (.latch)                                            0.000     4.132
data arrival time                                                          4.132

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.132
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.156


#Path 56
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.742     0.909
nrq3_15.out[0] (.names)                                          0.261     1.170
[6281].in[2] (.names)                                            0.480     1.650
[6281].out[0] (.names)                                           0.261     1.911
[1129].in[2] (.names)                                            1.001     2.912
[1129].out[0] (.names)                                           0.261     3.173
n_n4015.in[3] (.names)                                           0.100     3.273
n_n4015.out[0] (.names)                                          0.261     3.534
n_n3148.in[0] (.names)                                           0.337     3.871
n_n3148.out[0] (.names)                                          0.261     4.132
n_n3495.D[0] (.latch)                                            0.000     4.132
data arrival time                                                          4.132

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.132
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.156


#Path 57
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
[1362].in[2] (.names)                                            0.954     3.209
[1362].out[0] (.names)                                           0.261     3.470
n_n3552.in[3] (.names)                                           0.340     3.811
n_n3552.out[0] (.names)                                          0.261     4.072
n_n3934.D[0] (.latch)                                            0.000     4.072
data arrival time                                                          4.072

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.095


#Path 58
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
[1006].in[1] (.names)                                            0.843     3.098
[1006].out[0] (.names)                                           0.261     3.359
n_n3579.in[0] (.names)                                           0.434     3.793
n_n3579.out[0] (.names)                                          0.261     4.054
n_n3955.D[0] (.latch)                                            0.000     4.054
data arrival time                                                          4.054

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.054
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.077


#Path 59
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
[1006].in[1] (.names)                                            0.843     3.098
[1006].out[0] (.names)                                           0.261     3.359
n_n121.in[0] (.names)                                            0.434     3.793
n_n121.out[0] (.names)                                           0.261     4.054
n_n3954.D[0] (.latch)                                            0.000     4.054
data arrival time                                                          4.054

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.054
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.077


#Path 60
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n3500.in[2] (.names)                                           0.766     2.031
n_n3500.out[0] (.names)                                          0.261     2.292
[2007].in[3] (.names)                                            1.124     3.416
[2007].out[0] (.names)                                           0.261     3.677
n_n3296.in[1] (.names)                                           0.100     3.777
n_n3296.out[0] (.names)                                          0.261     4.038
n_n4381.D[0] (.latch)                                            0.000     4.038
data arrival time                                                          4.038

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.038
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.062


#Path 61
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
[934].in[1] (.names)                                             0.843     3.098
[934].out[0] (.names)                                            0.261     3.359
n_n3382.in[2] (.names)                                           0.339     3.698
n_n3382.out[0] (.names)                                          0.261     3.959
n_n4366.D[0] (.latch)                                            0.000     3.959
data arrival time                                                          3.959

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.983


#Path 62
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
[934].in[1] (.names)                                             0.843     3.098
[934].out[0] (.names)                                            0.261     3.359
n_n3585.in[2] (.names)                                           0.339     3.698
n_n3585.out[0] (.names)                                          0.261     3.959
n_n4324.D[0] (.latch)                                            0.000     3.959
data arrival time                                                          3.959

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.983


#Path 63
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
[934].in[1] (.names)                                             0.843     3.098
[934].out[0] (.names)                                            0.261     3.359
n_n3166.in[2] (.names)                                           0.339     3.698
n_n3166.out[0] (.names)                                          0.261     3.959
n_n3475.D[0] (.latch)                                            0.000     3.959
data arrival time                                                          3.959

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.983


#Path 64
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
[1182].in[2] (.names)                                            0.843     3.098
[1182].out[0] (.names)                                           0.261     3.359
n_n3104.in[1] (.names)                                           0.338     3.697
n_n3104.out[0] (.names)                                          0.261     3.958
n_n3865.D[0] (.latch)                                            0.000     3.958
data arrival time                                                          3.958

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.982


#Path 65
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
n_n4034.in[3] (.names)                                           0.100     2.089
n_n4034.out[0] (.names)                                          0.261     2.350
n_n4259.in[2] (.names)                                           0.100     2.450
n_n4259.out[0] (.names)                                          0.261     2.711
[1078].in[2] (.names)                                            0.100     2.811
[1078].out[0] (.names)                                           0.261     3.072
n_n3110.in[2] (.names)                                           0.478     3.550
n_n3110.out[0] (.names)                                          0.261     3.811
n_n3111.D[0] (.latch)                                            0.000     3.811
data arrival time                                                          3.811

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.811
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.834


#Path 66
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
[1006].in[1] (.names)                                            0.843     3.098
[1006].out[0] (.names)                                           0.261     3.359
n_n3540.in[0] (.names)                                           0.100     3.459
n_n3540.out[0] (.names)                                          0.261     3.720
n_n4052.D[0] (.latch)                                            0.000     3.720
data arrival time                                                          3.720

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.720
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.744


#Path 67
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3506.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.161     1.327
[894].out[0] (.names)                                            0.261     1.588
n_n3505.in[1] (.names)                                           1.835     3.423
n_n3505.out[0] (.names)                                          0.261     3.684
n_n3506.D[0] (.latch)                                            0.000     3.684
data arrival time                                                          3.684

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3506.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.684
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.708


#Path 68
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3486.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.161     1.327
[894].out[0] (.names)                                            0.261     1.588
n_n3484.in[1] (.names)                                           1.835     3.423
n_n3484.out[0] (.names)                                          0.261     3.684
n_n3486.D[0] (.latch)                                            0.000     3.684
data arrival time                                                          3.684

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3486.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.684
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.708


#Path 69
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
n_n4124.in[2] (.names)                                           1.102     3.357
n_n4124.out[0] (.names)                                          0.261     3.618
n_n4125.D[0] (.latch)                                            0.000     3.618
data arrival time                                                          3.618

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.618
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.642


#Path 70
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
n_n4046.in[2] (.names)                                           1.102     3.357
n_n4046.out[0] (.names)                                          0.261     3.618
n_n4047.D[0] (.latch)                                            0.000     3.618
data arrival time                                                          3.618

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.618
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.642


#Path 71
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[3] (.names)                                           0.360     0.527
n_n3741.out[0] (.names)                                          0.261     0.788
[2188].in[2] (.names)                                            1.192     1.979
[2188].out[0] (.names)                                           0.261     2.240
[1128].in[2] (.names)                                            0.483     2.724
[1128].out[0] (.names)                                           0.261     2.985
n_n3059.in[2] (.names)                                           0.340     3.325
n_n3059.out[0] (.names)                                          0.261     3.586
n_n3099.D[0] (.latch)                                            0.000     3.586
data arrival time                                                          3.586

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.586
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.610


#Path 72
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[3] (.names)                                           0.360     0.527
n_n3741.out[0] (.names)                                          0.261     0.788
[2188].in[2] (.names)                                            1.192     1.979
[2188].out[0] (.names)                                           0.261     2.240
[1128].in[2] (.names)                                            0.483     2.724
[1128].out[0] (.names)                                           0.261     2.985
n_n3309.in[2] (.names)                                           0.340     3.325
n_n3309.out[0] (.names)                                          0.261     3.586
n_n4392.D[0] (.latch)                                            0.000     3.586
data arrival time                                                          3.586

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.586
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.610


#Path 73
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
n_n3289.in[2] (.names)                                           0.954     3.209
n_n3289.out[0] (.names)                                          0.261     3.470
n_n3901.D[0] (.latch)                                            0.000     3.470
data arrival time                                                          3.470

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.470
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.494


#Path 74
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.729     1.994
n_n4126.out[0] (.names)                                          0.261     2.255
n_n3632.in[2] (.names)                                           0.954     3.209
n_n3632.out[0] (.names)                                          0.261     3.470
n_n3769.D[0] (.latch)                                            0.000     3.470
data arrival time                                                          3.470

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.470
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.494


#Path 75
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n3656.in[1] (.names)                                           0.632     1.898
n_n3656.out[0] (.names)                                          0.261     2.159
[1068].in[1] (.names)                                            0.453     2.612
[1068].out[0] (.names)                                           0.261     2.873
n_n3473.in[2] (.names)                                           0.328     3.201
n_n3473.out[0] (.names)                                          0.261     3.462
n_n4056.D[0] (.latch)                                            0.000     3.462
data arrival time                                                          3.462

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.462
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.485


#Path 76
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
n_n4267.in[2] (.names)                                           0.340     1.728
n_n4267.out[0] (.names)                                          0.261     1.989
n_n4034.in[3] (.names)                                           0.100     2.089
n_n4034.out[0] (.names)                                          0.261     2.350
[1075].in[3] (.names)                                            0.100     2.450
[1075].out[0] (.names)                                           0.261     2.711
n_n3236.in[2] (.names)                                           0.487     3.198
n_n3236.out[0] (.names)                                          0.261     3.459
n_n3237.D[0] (.latch)                                            0.000     3.459
data arrival time                                                          3.459

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.459
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.482


#Path 77
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4299.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[992].in[0] (.names)                                             1.807     1.807
[992].out[0] (.names)                                            0.261     2.068
n_n3031.in[1] (.names)                                           1.094     3.163
n_n3031.out[0] (.names)                                          0.261     3.424
n_n4299.D[0] (.latch)                                            0.000     3.424
data arrival time                                                          3.424

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4299.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.424
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.448


#Path 78
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4247.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.161     1.327
[894].out[0] (.names)                                            0.261     1.588
n_n4245.in[1] (.names)                                           1.499     3.087
n_n4245.out[0] (.names)                                          0.261     3.348
n_n4247.D[0] (.latch)                                            0.000     3.348
data arrival time                                                          3.348

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4247.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.372


#Path 79
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3342.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.161     1.327
[894].out[0] (.names)                                            0.261     1.588
n_n3340.in[1] (.names)                                           1.499     3.087
n_n3340.out[0] (.names)                                          0.261     3.348
n_n3342.D[0] (.latch)                                            0.000     3.348
data arrival time                                                          3.348

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3342.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.372


#Path 80
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4236.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
[1079].in[3] (.names)                                            0.487     1.274
[1079].out[0] (.names)                                           0.261     1.535
n_n4234.in[2] (.names)                                           1.543     3.078
n_n4234.out[0] (.names)                                          0.261     3.339
n_n4236.D[0] (.latch)                                            0.000     3.339
data arrival time                                                          3.339

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4236.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.339
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.363


#Path 81
Startpoint: n_n4029.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
n_n4029.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[2] (.names)                                             0.360     0.527
[984].out[0] (.names)                                            0.261     0.788
n_n4357.in[3] (.names)                                           0.406     1.194
n_n4357.out[0] (.names)                                          0.261     1.455
[6349].in[1] (.names)                                            0.340     1.795
[6349].out[0] (.names)                                           0.261     2.056
[1477].in[2] (.names)                                            0.623     2.679
[1477].out[0] (.names)                                           0.261     2.940
n_n130.in[1] (.names)                                            0.100     3.040
n_n130.out[0] (.names)                                           0.261     3.301
n_n4045.D[0] (.latch)                                            0.000     3.301
data arrival time                                                          3.301

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.301
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.325


#Path 82
Startpoint: n_n4151.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4151.clk[0] (.latch)                                          0.042     0.042
n_n4151.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq1_3.in[3] (.names)                                            0.329     0.495
nrq1_3.out[0] (.names)                                           0.261     0.756
[1557].in[3] (.names)                                            1.335     2.091
[1557].out[0] (.names)                                           0.261     2.352
n_n3406.in[3] (.names)                                           0.612     2.964
n_n3406.out[0] (.names)                                          0.261     3.225
n_n3408.D[0] (.latch)                                            0.000     3.225
data arrival time                                                          3.225

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.225
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.249


#Path 83
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[1155].in[1] (.names)                                            1.447     1.613
[1155].out[0] (.names)                                           0.261     1.874
[1780].in[2] (.names)                                            0.729     2.603
[1780].out[0] (.names)                                           0.261     2.864
n_n3837.in[2] (.names)                                           0.100     2.964
n_n3837.out[0] (.names)                                          0.261     3.225
n_n3886.D[0] (.latch)                                            0.000     3.225
data arrival time                                                          3.225

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.225
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.248


#Path 84
Startpoint: n_n4151.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3404.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4151.clk[0] (.latch)                                          0.042     0.042
n_n4151.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq1_3.in[3] (.names)                                            0.329     0.495
nrq1_3.out[0] (.names)                                           0.261     0.756
[1529].in[3] (.names)                                            1.335     2.091
[1529].out[0] (.names)                                           0.261     2.352
n_n3402.in[2] (.names)                                           0.610     2.962
n_n3402.out[0] (.names)                                          0.261     3.223
n_n3404.D[0] (.latch)                                            0.000     3.223
data arrival time                                                          3.223

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3404.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.223
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.247


#Path 85
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3806.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.161     1.327
[894].out[0] (.names)                                            0.261     1.588
n_n3804.in[2] (.names)                                           1.314     2.902
n_n3804.out[0] (.names)                                          0.261     3.163
n_n3806.D[0] (.latch)                                            0.000     3.163
data arrival time                                                          3.163

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3806.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.163
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.187


#Path 86
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3313.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.161     1.327
[894].out[0] (.names)                                            0.261     1.588
n_n3312.in[2] (.names)                                           1.314     2.902
n_n3312.out[0] (.names)                                          0.261     3.163
n_n3313.D[0] (.latch)                                            0.000     3.163
data arrival time                                                          3.163

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3313.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.163
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.187


#Path 87
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3231.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.161     1.327
[894].out[0] (.names)                                            0.261     1.588
n_n3230.in[2] (.names)                                           1.314     2.902
n_n3230.out[0] (.names)                                          0.261     3.163
n_n3231.D[0] (.latch)                                            0.000     3.163
data arrival time                                                          3.163

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3231.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.163
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.187


#Path 88
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3089.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.161     1.327
[894].out[0] (.names)                                            0.261     1.588
n_n3088.in[2] (.names)                                           1.314     2.902
n_n3088.out[0] (.names)                                          0.261     3.163
n_n3089.D[0] (.latch)                                            0.000     3.163
data arrival time                                                          3.163

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3089.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.163
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.187


#Path 89
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3270.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.161     1.327
[894].out[0] (.names)                                            0.261     1.588
n_n3269.in[1] (.names)                                           1.265     2.853
n_n3269.out[0] (.names)                                          0.261     3.114
n_n3270.D[0] (.latch)                                            0.000     3.114
data arrival time                                                          3.114

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3270.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.114
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 90
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.339     1.127
n_n3923.out[0] (.names)                                          0.261     1.388
[1096].in[3] (.names)                                            0.100     1.488
[1096].out[0] (.names)                                           0.261     1.749
n_n3791.in[2] (.names)                                           1.102     2.850
n_n3791.out[0] (.names)                                          0.261     3.111
n_n3793.D[0] (.latch)                                            0.000     3.111
data arrival time                                                          3.111

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3793.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.111
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 91
Startpoint: nen3_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen3_10.clk[0] (.latch)                                          0.042     0.042
nen3_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2184].in[1] (.names)                                            1.169     1.335
[2184].out[0] (.names)                                           0.261     1.596
n_n3975.in[1] (.names)                                           0.332     1.928
n_n3975.out[0] (.names)                                          0.261     2.189
n_n3018.in[1] (.names)                                           0.634     2.824
n_n3018.out[0] (.names)                                          0.261     3.085
n_n3688.D[0] (.latch)                                            0.000     3.085
data arrival time                                                          3.085

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.108


#Path 92
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[1155].in[1] (.names)                                            1.447     1.613
[1155].out[0] (.names)                                           0.261     1.874
[1776].in[2] (.names)                                            0.583     2.457
[1776].out[0] (.names)                                           0.261     2.718
n_n3508.in[2] (.names)                                           0.100     2.818
n_n3508.out[0] (.names)                                          0.261     3.079
n_n3919.D[0] (.latch)                                            0.000     3.079
data arrival time                                                          3.079

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.079
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.103


#Path 93
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4294.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[1155].in[1] (.names)                                            1.447     1.613
[1155].out[0] (.names)                                           0.261     1.874
[1728].in[2] (.names)                                            0.338     2.212
[1728].out[0] (.names)                                           0.261     2.473
n_n4293.in[2] (.names)                                           0.340     2.813
n_n4293.out[0] (.names)                                          0.261     3.074
n_n4294.D[0] (.latch)                                            0.000     3.074
data arrival time                                                          3.074

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4294.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.098


#Path 94
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[1155].in[1] (.names)                                            1.447     1.613
[1155].out[0] (.names)                                           0.261     1.874
[1195].in[2] (.names)                                            0.338     2.212
[1195].out[0] (.names)                                           0.261     2.473
n_n3877.in[2] (.names)                                           0.339     2.812
n_n3877.out[0] (.names)                                          0.261     3.073
n_n3878.D[0] (.latch)                                            0.000     3.073
data arrival time                                                          3.073

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3878.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.073
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.097


#Path 95
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3883.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.161     1.327
[894].out[0] (.names)                                            0.261     1.588
n_n3881.in[1] (.names)                                           1.218     2.806
n_n3881.out[0] (.names)                                          0.261     3.067
n_n3883.D[0] (.latch)                                            0.000     3.067
data arrival time                                                          3.067

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3883.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.067
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.091


#Path 96
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3183.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.161     1.327
[894].out[0] (.names)                                            0.261     1.588
n_n3182.in[2] (.names)                                           1.218     2.806
n_n3182.out[0] (.names)                                          0.261     3.067
n_n3183.D[0] (.latch)                                            0.000     3.067
data arrival time                                                          3.067

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3183.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.067
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.091


#Path 97
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4390.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.161     1.327
[894].out[0] (.names)                                            0.261     1.588
n_n4387.in[2] (.names)                                           1.218     2.806
n_n4387.out[0] (.names)                                          0.261     3.067
n_n4390.D[0] (.latch)                                            0.000     3.067
data arrival time                                                          3.067

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4390.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.067
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.091


#Path 98
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[1155].in[1] (.names)                                            1.447     1.613
[1155].out[0] (.names)                                           0.261     1.874
[1329].in[2] (.names)                                            0.338     2.212
[1329].out[0] (.names)                                           0.261     2.473
n_n3045.in[2] (.names)                                           0.332     2.805
n_n3045.out[0] (.names)                                          0.261     3.066
n_n3208.D[0] (.latch)                                            0.000     3.066
data arrival time                                                          3.066

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.066
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.090


#Path 99
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[1155].in[1] (.names)                                            1.447     1.613
[1155].out[0] (.names)                                           0.261     1.874
[2023].in[2] (.names)                                            0.338     2.212
[2023].out[0] (.names)                                           0.261     2.473
n_n3181.in[2] (.names)                                           0.312     2.785
n_n3181.out[0] (.names)                                          0.261     3.046
n_n3858.D[0] (.latch)                                            0.000     3.046
data arrival time                                                          3.046

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.069


#Path 100
Startpoint: n_n4029.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
n_n4029.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[2] (.names)                                             0.360     0.527
[984].out[0] (.names)                                            0.261     0.788
n_n4357.in[3] (.names)                                           0.406     1.194
n_n4357.out[0] (.names)                                          0.261     1.455
[6349].in[1] (.names)                                            0.340     1.795
[6349].out[0] (.names)                                           0.261     2.056
[1565].in[3] (.names)                                            0.337     2.393
[1565].out[0] (.names)                                           0.261     2.654
n_n131.in[0] (.names)                                            0.100     2.754
n_n131.out[0] (.names)                                           0.261     3.015
n_n4057.D[0] (.latch)                                            0.000     3.015
data arrival time                                                          3.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.038


#End of timing report
