###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Thu Mar 23 00:34:57 2023
#  Design:            system_top
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix system_top_preCTS -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin U_UART_receiver_data_synchronizer/U_bus_
synchronizer/register_instance[1].U_register/Q_reg[0]/CK 
Endpoint:   U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_
instance[1].U_register/Q_reg[0]/D (v) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_
reg[0]/Q                     (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.099
  Arrival Time                 50.175
  Slack Time                    0.076
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.924 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.924 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.924 | 
     | U_UART_receiver_data_synchronizer/U_bus_synchroniz |  ^   | multiplexed_reference_clk                          | SDFFRQX1M | 0.000 |  50.000 |   49.924 | 
     | er/U0_register/Q_reg[0]/CK                         |      |                                                    |           |       |         |          | 
     | U_UART_receiver_data_synchronizer/U_bus_synchroniz |  v   | U_UART_receiver_data_synchronizer/U_bus_synchroniz | SDFFRQX1M | 0.175 |  50.175 |   50.099 | 
     | er/U0_register/Q_reg[0]/Q                          |      | er/output_ports[0][0]                              |           |       |         |          | 
     | U_UART_receiver_data_synchronizer/U_bus_synchroniz |  v   | U_UART_receiver_data_synchronizer/U_bus_synchroniz | DFFRQX1M  | 0.000 |  50.175 |   50.099 | 
     | er/register_instance[1].U_register/Q_reg[0]/D      |      | er/output_ports[0][0]                              |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.076 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.076 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.076 | 
     | U_UART_receiver_data_synchronizer/U_bus_synchroniz |  ^   | multiplexed_reference_clk | DFFRQX1M  | 0.000 |  50.000 |   50.076 | 
     | er/register_instance[1].U_register/Q_reg[0]/CK     |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U_UART_transmitter_data_synchronizer/U_bus_
synchronizer/register_instance[1].U_register/Q_reg[0]/CK 
Endpoint:   U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_
instance[1].U_register/Q_reg[0]/D (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/
Q_reg[0]/Q                     (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.078
  Arrival Time                 50.157
  Slack Time                    0.079
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.921 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk                                           | MX2XLM    | 0.000 |  50.000 |   49.921 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk                   | MX2XLM    | 0.000 |  50.000 |   49.921 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | multiplexed_UART_transmitter_clk                   | SDFFRQX1M | 0.000 |  50.000 |   49.921 | 
     | nizer/U0_register/Q_reg[0]/CK                      |      |                                                    |           |       |         |          | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | U_UART_transmitter_data_synchronizer/U_bus_synchro | SDFFRQX1M | 0.157 |  50.157 |   50.078 | 
     | nizer/U0_register/Q_reg[0]/Q                       |      | nizer/output_ports[0][0]                           |           |       |         |          | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | U_UART_transmitter_data_synchronizer/U_bus_synchro | DFFSRX1M  | 0.000 |  50.157 |   50.078 | 
     | nizer/register_instance[1].U_register/Q_reg[0]/D   |      | nizer/output_ports[0][0]                           |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |          |       |  50.000 |   50.079 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk                         | MX2XLM   | 0.000 |  50.000 |   50.079 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk | MX2XLM   | 0.000 |  50.000 |   50.079 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | multiplexed_UART_transmitter_clk | DFFSRX1M | 0.000 |  50.000 |   50.079 | 
     | nizer/register_instance[1].U_register/Q_reg[0]/CK  |      |                                  |          |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U_Q_pulse_generator_bit_synchronizer/register_
instance[1].U_register/Q_reg[0]/CK 
Endpoint:   U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_
register/Q_reg[0]/D (v) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/Q         
(v) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.099
  Arrival Time                 50.200
  Slack Time                    0.101
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.899 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.899 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.899 | 
     | U_Q_pulse_generator_bit_synchronizer/U0_register/Q |  ^   | multiplexed_reference_clk                          | DFFRQX1M  | 0.000 |  50.000 |   49.899 | 
     | _reg[0]/CK                                         |      |                                                    |           |       |         |          | 
     | U_Q_pulse_generator_bit_synchronizer/U0_register/Q |  v   | U_Q_pulse_generator_bit_synchronizer/output_ports[ | DFFRQX1M  | 0.200 |  50.200 |   50.099 | 
     | _reg[0]/Q                                          |      | 0][0]                                              |           |       |         |          | 
     | U_Q_pulse_generator_bit_synchronizer/register_inst |  v   | U_Q_pulse_generator_bit_synchronizer/output_ports[ | DFFRQX1M  | 0.000 |  50.200 |   50.099 | 
     | ance[1].U_register/Q_reg[0]/D                      |      | 0][0]                                              |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.101 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.101 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.101 | 
     | U_Q_pulse_generator_bit_synchronizer/register_inst |  ^   | multiplexed_reference_clk | DFFRQX1M  | 0.000 |  50.000 |   50.101 | 
     | ance[1].U_register/Q_reg[0]/CK                     |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U_UART_receiver_data_synchronizer/Q_pulse_
generator_reg/CK 
Endpoint:   U_UART_receiver_data_synchronizer/Q_pulse_generator_reg/D           
(v) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_
instance[1].U_register/Q_reg[0]/Q (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.097
  Arrival Time                 50.211
  Slack Time                    0.113
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.887 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.887 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.887 | 
     | U_UART_receiver_data_synchronizer/U_bus_synchroniz |  ^   | multiplexed_reference_clk                          | DFFRQX1M  | 0.000 |  50.000 |   49.887 | 
     | er/register_instance[1].U_register/Q_reg[0]/CK     |      |                                                    |           |       |         |          | 
     | U_UART_receiver_data_synchronizer/U_bus_synchroniz |  v   | U_UART_receiver_data_synchronizer/synchronized_ena | DFFRQX1M  | 0.211 |  50.211 |   50.097 | 
     | er/register_instance[1].U_register/Q_reg[0]/Q      |      | ble                                                |           |       |         |          | 
     | U_UART_receiver_data_synchronizer/Q_pulse_generato |  v   | U_UART_receiver_data_synchronizer/synchronized_ena | DFFRQX1M  | 0.000 |  50.211 |   50.097 | 
     | r_reg/D                                            |      | ble                                                |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.113 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.113 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.113 | 
     | U_UART_receiver_data_synchronizer/Q_pulse_generato |  ^   | multiplexed_reference_clk | DFFRQX1M  | 0.000 |  50.000 |   50.113 | 
     | r_reg/CK                                           |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U_UART/U_UART_transmitter/U_UART_transmitter_
FSM/current_state_reg[1]/CK 
Endpoint:   U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_
reg[1]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_
reg[0]/QN (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.149
  Slack Time                    0.114
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.886 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk                                           | MX2XLM    | 0.000 |  50.000 |   49.886 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk                   | MX2XLM    | 0.000 |  50.000 |   49.886 | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | multiplexed_UART_transmitter_clk                   | SDFFRX1M  | 0.000 |  50.000 |   49.886 | 
     | urrent_state_reg[0]/CK                             |      |                                                    |           |       |         |          | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/n | SDFFRX1M  | 0.149 |  50.149 |   50.035 | 
     | urrent_state_reg[0]/QN                             |      | 3                                                  |           |       |         |          | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/n | SDFFRQX1M | 0.000 |  50.149 |   50.035 | 
     | urrent_state_reg[1]/SI                             |      | 3                                                  |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |           |       |  50.000 |   50.114 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk                         | MX2XLM    | 0.000 |  50.000 |   50.114 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk | MX2XLM    | 0.000 |  50.000 |   50.114 | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | multiplexed_UART_transmitter_clk | SDFFRQX1M | 0.000 |  50.000 |   50.114 | 
     | urrent_state_reg[1]/CK                             |      |                                  |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U_UART_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[1]/D (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: U_UART_reset_synchronizer/Q_reg[0]/Q (^) triggered by trailing edge 
of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.043
  Arrival Time                 50.162
  Slack Time                    0.119
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                                |           |       |  Time   |   Time   | 
     |---------------------------------------+------+--------------------------------+-----------+-------+---------+----------| 
     | scan_clk                              |  ^   | scan_clk                       |           |       |  50.000 |   49.881 | 
     | U_UART_clock_multiplexer/U1/B         |  ^   | scan_clk                       | CLKMX2X2M | 0.000 |  50.000 |   49.881 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk           | CLKMX2X2M | 0.000 |  50.000 |   49.881 | 
     | U_UART_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_UART_clk           | SDFFRQX1M | 0.000 |  50.000 |   49.881 | 
     | U_UART_reset_synchronizer/Q_reg[0]/Q  |  ^   | U_UART_reset_synchronizer/Q[0] | SDFFRQX1M | 0.162 |  50.162 |   50.043 | 
     | U_UART_reset_synchronizer/Q_reg[1]/D  |  ^   | U_UART_reset_synchronizer/Q[0] | SDFFRQX1M | 0.000 |  50.162 |   50.043 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_clk                              |  ^   | scan_clk             |           |       |  50.000 |   50.119 | 
     | U_UART_clock_multiplexer/U1/B         |  ^   | scan_clk             | CLKMX2X2M | 0.000 |  50.000 |   50.119 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |  50.000 |   50.119 | 
     | U_UART_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_UART_clk | SDFFRQX1M | 0.000 |  50.000 |   50.119 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U_reference_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[1]/D (^) checked with trailing 
edge of 'SCAN_CLK'
Beginpoint: U_reference_reset_synchronizer/Q_reg[0]/Q (^) triggered by trailing 
edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.043
  Arrival Time                 50.166
  Slack Time                    0.123
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                     |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                            |           |       |  50.000 |   49.877 | 
     | U_reference_clock_multiplexer/U1/B         |  ^   | scan_clk                            | CLKMX2X2M | 0.000 |  50.000 |   49.877 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk           | CLKMX2X2M | 0.000 |  50.000 |   49.877 | 
     | U_reference_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_reference_clk           | SDFFRQX1M | 0.000 |  50.000 |   49.877 | 
     | U_reference_reset_synchronizer/Q_reg[0]/Q  |  ^   | U_reference_reset_synchronizer/Q[0] | SDFFRQX1M | 0.166 |  50.166 |   50.043 | 
     | U_reference_reset_synchronizer/Q_reg[1]/D  |  ^   | U_reference_reset_synchronizer/Q[0] | SDFFRQX1M | 0.000 |  50.166 |   50.043 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                           |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                  |           |       |  50.000 |   50.123 | 
     | U_reference_clock_multiplexer/U1/B         |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.123 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.123 | 
     | U_reference_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   50.123 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[14]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[14]/
SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[13]/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.040
  Arrival Time                 50.164
  Slack Time                    0.125
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.875 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.875 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.875 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.875 | 
     | message_reg[13]/CK                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.164 |  50.164 |   50.040 | 
     | message_reg[13]/Q                                  |      | message[13]                                        |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.000 |  50.164 |   50.040 | 
     | message_reg[14]/SI                                 |      | message[13]                                        |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.125 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.125 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.125 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.125 | 
     | message_reg[14]/CK                                 |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U_busy_bit_synchronizer/register_instance[1].U_
register/Q_reg[0]/CK 
Endpoint:   U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/D 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_busy_bit_synchronizer/U0_register/Q_reg[0]/Q                     
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.046
  Arrival Time                 50.172
  Slack Time                    0.126
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                   |           |       |  50.000 |   49.874 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                   | CLKMX2X2M | 0.000 |  50.000 |   49.874 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                  | CLKMX2X2M | 0.000 |  50.000 |   49.874 | 
     | U_busy_bit_synchronizer/U0_register/Q_reg[0]/CK    |  ^   | multiplexed_reference_clk                  | SDFFRQX1M | 0.000 |  50.000 |   49.874 | 
     | U_busy_bit_synchronizer/U0_register/Q_reg[0]/Q     |  ^   | U_busy_bit_synchronizer/output_ports[0][0] | SDFFRQX1M | 0.172 |  50.172 |   50.046 | 
     | U_busy_bit_synchronizer/register_instance[1].U_reg |  ^   | U_busy_bit_synchronizer/output_ports[0][0] | SDFFRQX2M | 0.000 |  50.172 |   50.046 | 
     | ister/Q_reg[0]/D                                   |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.126 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.126 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.126 | 
     | U_busy_bit_synchronizer/register_instance[1].U_reg |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.126 | 
     | ister/Q_reg[0]/CK                                  |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U_UART_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[1]/SI (^) checked with trailing 
edge of 'SCAN_CLK'
Beginpoint: U_UART_reset_synchronizer/Q_reg[0]/Q  (^) triggered by trailing 
edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.036
  Arrival Time                 50.162
  Slack Time                    0.126
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                                |           |       |  Time   |   Time   | 
     |---------------------------------------+------+--------------------------------+-----------+-------+---------+----------| 
     | scan_clk                              |  ^   | scan_clk                       |           |       |  50.000 |   49.874 | 
     | U_UART_clock_multiplexer/U1/B         |  ^   | scan_clk                       | CLKMX2X2M | 0.000 |  50.000 |   49.874 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk           | CLKMX2X2M | 0.000 |  50.000 |   49.874 | 
     | U_UART_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_UART_clk           | SDFFRQX1M | 0.000 |  50.000 |   49.874 | 
     | U_UART_reset_synchronizer/Q_reg[0]/Q  |  ^   | U_UART_reset_synchronizer/Q[0] | SDFFRQX1M | 0.162 |  50.162 |   50.036 | 
     | U_UART_reset_synchronizer/Q_reg[1]/SI |  ^   | U_UART_reset_synchronizer/Q[0] | SDFFRQX1M | 0.000 |  50.162 |   50.036 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_clk                              |  ^   | scan_clk             |           |       |  50.000 |   50.126 | 
     | U_UART_clock_multiplexer/U1/B         |  ^   | scan_clk             | CLKMX2X2M | 0.000 |  50.000 |   50.126 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk | CLKMX2X2M | 0.000 |  50.000 |   50.126 | 
     | U_UART_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_UART_clk | SDFFRQX1M | 0.000 |  50.000 |   50.126 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U_reference_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[1]/SI (^) checked with 
trailing edge of 'SCAN_CLK'
Beginpoint: U_reference_reset_synchronizer/Q_reg[0]/Q  (^) triggered by 
trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.036
  Arrival Time                 50.166
  Slack Time                    0.130
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                     |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                            |           |       |  50.000 |   49.870 | 
     | U_reference_clock_multiplexer/U1/B         |  ^   | scan_clk                            | CLKMX2X2M | 0.000 |  50.000 |   49.870 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk           | CLKMX2X2M | 0.000 |  50.000 |   49.870 | 
     | U_reference_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_reference_clk           | SDFFRQX1M | 0.000 |  50.000 |   49.870 | 
     | U_reference_reset_synchronizer/Q_reg[0]/Q  |  ^   | U_reference_reset_synchronizer/Q[0] | SDFFRQX1M | 0.166 |  50.166 |   50.036 | 
     | U_reference_reset_synchronizer/Q_reg[1]/SI |  ^   | U_reference_reset_synchronizer/Q[0] | SDFFRQX1M | 0.000 |  50.166 |   50.036 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                           |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                  |           |       |  50.000 |   50.130 | 
     | U_reference_clock_multiplexer/U1/B         |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.130 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.130 | 
     | U_reference_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   50.130 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U_system_controller/U_UART_receiver_controller/
Q_write_address_register_reg[1]/CK 
Endpoint:   U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[1]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[0]/Q  (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.169
  Slack Time                    0.130
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.870 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.870 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.870 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.870 | 
     | rite_address_register_reg[0]/CK                    |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M | 0.169 |  50.169 |   50.039 | 
     | rite_address_register_reg[0]/Q                     |      | rite_address_register[0]                           |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M | 0.000 |  50.169 |   50.039 | 
     | rite_address_register_reg[1]/SI                    |      | rite_address_register[0]                           |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.130 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.130 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.130 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.130 | 
     | rite_address_register_reg[1]/CK                    |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U_system_controller/U_UART_receiver_controller/
Q_write_address_register_reg[3]/CK 
Endpoint:   U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[3]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[2]/Q  (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.169
  Slack Time                    0.130
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.870 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.870 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.870 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.870 | 
     | rite_address_register_reg[2]/CK                    |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M | 0.169 |  50.169 |   50.039 | 
     | rite_address_register_reg[2]/Q                     |      | rite_address_register[2]                           |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M | 0.000 |  50.169 |   50.039 | 
     | rite_address_register_reg[3]/SI                    |      | rite_address_register[2]                           |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.130 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.130 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.130 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.130 | 
     | rite_address_register_reg[3]/CK                    |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U_ALU/ALU_result_reg[4]/CK 
Endpoint:   U_ALU/ALU_result_reg[4]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[3]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.036
  Arrival Time                 50.167
  Slack Time                    0.131
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net      |       Cell        | Delay | Arrival | Required | 
     |                                 |      |               |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk       | clock_gating_cell |       |  50.000 |   49.869 | 
     | U_ALU/ALU_result_reg[3]/CK      |  ^   | ALU_clk       | SDFFRQX1M         | 0.000 |  50.000 |   49.869 | 
     | U_ALU/ALU_result_reg[3]/Q       |  ^   | ALU_result[3] | SDFFRQX1M         | 0.167 |  50.167 |   50.036 | 
     | U_ALU/ALU_result_reg[4]/SI      |  ^   | ALU_result[3] | SDFFRQX1M         | 0.000 |  50.167 |   50.036 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  50.000 |   50.131 | 
     | U_ALU/ALU_result_reg[4]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  50.000 |   50.131 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U_Q_pulse_generator_bit_synchronizer/U0_
register/Q_reg[0]/CK 
Endpoint:   U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/D  (v) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/Q (v) 
triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.095
  Arrival Time                 50.226
  Slack Time                    0.131
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |          |       |  50.000 |   49.869 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk                         | MX2XLM   | 0.000 |  50.000 |   49.869 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk | MX2XLM   | 0.000 |  50.000 |   49.869 | 
     | U_UART_transmitter_data_synchronizer/Q_pulse_gener |  ^   | multiplexed_UART_transmitter_clk | DFFRQX1M | 0.000 |  50.000 |   49.869 | 
     | ator_reg/CK                                        |      |                                  |          |       |         |          | 
     | U_UART_transmitter_data_synchronizer/Q_pulse_gener |  v   | transmitter_Q_pulse_generator    | DFFRQX1M | 0.226 |  50.226 |   50.095 | 
     | ator_reg/Q                                         |      |                                  |          |       |         |          | 
     | U_Q_pulse_generator_bit_synchronizer/U0_register/Q |  v   | transmitter_Q_pulse_generator    | DFFRQX1M | 0.000 |  50.226 |   50.095 | 
     | _reg[0]/D                                          |      |                                  |          |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.131 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.131 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.131 | 
     | U_Q_pulse_generator_bit_synchronizer/U0_register/Q |  ^   | multiplexed_reference_clk | DFFRQX1M  | 0.000 |  50.000 |   50.131 | 
     | _reg[0]/CK                                         |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U_UART_transmitter_data_synchronizer/Q_pulse_
generator_reg/CK 
Endpoint:   U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/D        
(v) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_
instance[1].U_register/Q_reg[0]/Q (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_capture_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.097
  Arrival Time                 50.228
  Slack Time                    0.131
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |          |       |  50.000 |   49.869 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk                                           | MX2XLM   | 0.000 |  50.000 |   49.869 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk                   | MX2XLM   | 0.000 |  50.000 |   49.869 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | multiplexed_UART_transmitter_clk                   | DFFSRX1M | 0.000 |  50.000 |   49.869 | 
     | nizer/register_instance[1].U_register/Q_reg[0]/CK  |      |                                                    |          |       |         |          | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  v   | U_UART_transmitter_data_synchronizer/synchronized_ | DFFSRX1M | 0.228 |  50.228 |   50.097 | 
     | nizer/register_instance[1].U_register/Q_reg[0]/Q   |      | enable                                             |          |       |         |          | 
     | U_UART_transmitter_data_synchronizer/Q_pulse_gener |  v   | U_UART_transmitter_data_synchronizer/synchronized_ | DFFRQX1M | 0.000 |  50.228 |   50.097 | 
     | ator_reg/D                                         |      | enable                                             |          |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |          |       |  50.000 |   50.131 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk                         | MX2XLM   | 0.000 |  50.000 |   50.131 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk | MX2XLM   | 0.000 |  50.000 |   50.131 | 
     | U_UART_transmitter_data_synchronizer/Q_pulse_gener |  ^   | multiplexed_UART_transmitter_clk | DFFRQX1M | 0.000 |  50.000 |   50.131 | 
     | ator_reg/CK                                        |      |                                  |          |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U_system_controller/U_UART_receiver_controller/
counter_reg[1]/CK 
Endpoint:   U_system_controller/U_UART_receiver_controller/counter_reg[1]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/counter_reg[0]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.036
  Arrival Time                 50.167
  Slack Time                    0.131
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.869 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.869 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.869 | 
     | U_system_controller/U_UART_receiver_controller/cou |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.869 | 
     | nter_reg[0]/CK                                     |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cou |  ^   | U_system_controller/U_UART_receiver_controller/cou | SDFFRQX2M | 0.167 |  50.167 |   50.036 | 
     | nter_reg[0]/Q                                      |      | nter[0]                                            |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cou |  ^   | U_system_controller/U_UART_receiver_controller/cou | SDFFRQX1M | 0.000 |  50.167 |   50.036 | 
     | nter_reg[1]/SI                                     |      | nter[0]                                            |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.131 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.131 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.131 | 
     | U_system_controller/U_UART_receiver_controller/cou |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   50.131 | 
     | nter_reg[1]/CK                                     |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[13]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[13]/
SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[12]/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.171
  Slack Time                    0.132
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.868 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.868 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.868 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.868 | 
     | message_reg[12]/CK                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.171 |  50.171 |   50.039 | 
     | message_reg[12]/Q                                  |      | message[12]                                        |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.000 |  50.171 |   50.039 | 
     | message_reg[13]/SI                                 |      | message[12]                                        |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.132 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.132 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.132 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.132 | 
     | message_reg[13]/CK                                 |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U_system_controller/U_UART_receiver_controller/
counter_reg[0]/CK 
Endpoint:   U_system_controller/U_UART_receiver_controller/counter_reg[0]/SI    
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[3]/Q (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.171
  Slack Time                    0.132
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.868 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.868 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.868 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.868 | 
     | rite_address_register_reg[3]/CK                    |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M | 0.171 |  50.171 |   50.039 | 
     | rite_address_register_reg[3]/Q                     |      | rite_address_register[3]                           |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cou |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M | 0.000 |  50.171 |   50.039 | 
     | nter_reg[0]/SI                                     |      | rite_address_register[3]                           |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.132 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.132 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.132 | 
     | U_system_controller/U_UART_receiver_controller/cou |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.132 | 
     | nter_reg[0]/CK                                     |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[12]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[12]/
SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[11]/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.172
  Slack Time                    0.132
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.868 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.868 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.868 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.868 | 
     | message_reg[11]/CK                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.171 |  50.172 |   50.039 | 
     | message_reg[11]/Q                                  |      | message[11]                                        |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.000 |  50.172 |   50.039 | 
     | message_reg[12]/SI                                 |      | message[11]                                        |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.132 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.132 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.132 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.132 | 
     | message_reg[12]/CK                                 |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U_ALU/ALU_result_reg[8]/CK 
Endpoint:   U_ALU/ALU_result_reg[8]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[7]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.036
  Arrival Time                 50.168
  Slack Time                    0.133
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net      |       Cell        | Delay | Arrival | Required | 
     |                                 |      |               |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk       | clock_gating_cell |       |  50.000 |   49.867 | 
     | U_ALU/ALU_result_reg[7]/CK      |  ^   | ALU_clk       | SDFFRQX1M         | 0.000 |  50.000 |   49.867 | 
     | U_ALU/ALU_result_reg[7]/Q       |  ^   | ALU_result[7] | SDFFRQX1M         | 0.168 |  50.168 |   50.036 | 
     | U_ALU/ALU_result_reg[8]/SI      |  ^   | ALU_result[7] | SDFFRQX1M         | 0.000 |  50.168 |   50.036 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  50.000 |   50.133 | 
     | U_ALU/ALU_result_reg[8]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  50.000 |   50.133 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U_busy_bit_synchronizer/register_instance[1].U_
register/Q_reg[0]/CK 
Endpoint:   U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_busy_bit_synchronizer/U0_register/Q_reg[0]/Q                      
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.172
  Slack Time                    0.133
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                   |           |       |  50.000 |   49.867 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                   | CLKMX2X2M | 0.000 |  50.000 |   49.867 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                  | CLKMX2X2M | 0.000 |  50.000 |   49.867 | 
     | U_busy_bit_synchronizer/U0_register/Q_reg[0]/CK    |  ^   | multiplexed_reference_clk                  | SDFFRQX1M | 0.000 |  50.000 |   49.867 | 
     | U_busy_bit_synchronizer/U0_register/Q_reg[0]/Q     |  ^   | U_busy_bit_synchronizer/output_ports[0][0] | SDFFRQX1M | 0.172 |  50.172 |   50.039 | 
     | U_busy_bit_synchronizer/register_instance[1].U_reg |  ^   | U_busy_bit_synchronizer/output_ports[0][0] | SDFFRQX2M | 0.000 |  50.172 |   50.039 | 
     | ister/Q_reg[0]/SI                                  |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.133 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.133 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.133 | 
     | U_busy_bit_synchronizer/register_instance[1].U_reg |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.133 | 
     | ister/Q_reg[0]/CK                                  |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U_ALU/ALU_result_reg[3]/CK 
Endpoint:   U_ALU/ALU_result_reg[3]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[2]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.036
  Arrival Time                 50.169
  Slack Time                    0.133
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net      |       Cell        | Delay | Arrival | Required | 
     |                                 |      |               |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk       | clock_gating_cell |       |  50.000 |   49.867 | 
     | U_ALU/ALU_result_reg[2]/CK      |  ^   | ALU_clk       | SDFFRQX1M         | 0.000 |  50.000 |   49.867 | 
     | U_ALU/ALU_result_reg[2]/Q       |  ^   | ALU_result[2] | SDFFRQX1M         | 0.169 |  50.169 |   50.036 | 
     | U_ALU/ALU_result_reg[3]/SI      |  ^   | ALU_result[2] | SDFFRQX1M         | 0.000 |  50.169 |   50.036 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  50.000 |   50.133 | 
     | U_ALU/ALU_result_reg[3]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  50.000 |   50.133 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U_ALU/ALU_result_reg[9]/CK 
Endpoint:   U_ALU/ALU_result_reg[9]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[8]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.036
  Arrival Time                 50.169
  Slack Time                    0.133
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net      |       Cell        | Delay | Arrival | Required | 
     |                                 |      |               |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk       | clock_gating_cell |       |  50.000 |   49.867 | 
     | U_ALU/ALU_result_reg[8]/CK      |  ^   | ALU_clk       | SDFFRQX1M         | 0.000 |  50.000 |   49.867 | 
     | U_ALU/ALU_result_reg[8]/Q       |  ^   | ALU_result[8] | SDFFRQX1M         | 0.169 |  50.169 |   50.036 | 
     | U_ALU/ALU_result_reg[9]/SI      |  ^   | ALU_result[8] | SDFFRQX1M         | 0.000 |  50.169 |   50.036 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  50.000 |   50.133 | 
     | U_ALU/ALU_result_reg[9]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  50.000 |   50.133 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[10]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[10]/
SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[9]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.172
  Slack Time                    0.133
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.867 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.867 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.867 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.867 | 
     | message_reg[9]/CK                                  |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.172 |  50.172 |   50.039 | 
     | message_reg[9]/Q                                   |      | message[9]                                         |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.000 |  50.172 |   50.039 | 
     | message_reg[10]/SI                                 |      | message[9]                                         |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.133 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.133 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.133 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.133 | 
     | message_reg[10]/CK                                 |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[3]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[3]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[2]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.173
  Slack Time                    0.134
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.866 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.866 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.866 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.866 | 
     | message_reg[2]/CK                                  |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.173 |  50.173 |   50.039 | 
     | message_reg[2]/Q                                   |      | message[2]                                         |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.000 |  50.173 |   50.039 | 
     | message_reg[3]/SI                                  |      | message[2]                                         |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.134 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.134 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.134 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.134 | 
     | message_reg[3]/CK                                  |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U_ALU/ALU_result_reg[1]/CK 
Endpoint:   U_ALU/ALU_result_reg[1]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[0]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.036
  Arrival Time                 50.170
  Slack Time                    0.134
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net      |       Cell        | Delay | Arrival | Required | 
     |                                 |      |               |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk       | clock_gating_cell |       |  50.000 |   49.866 | 
     | U_ALU/ALU_result_reg[0]/CK      |  ^   | ALU_clk       | SDFFRQX1M         | 0.000 |  50.000 |   49.866 | 
     | U_ALU/ALU_result_reg[0]/Q       |  ^   | ALU_result[0] | SDFFRQX1M         | 0.170 |  50.170 |   50.036 | 
     | U_ALU/ALU_result_reg[1]/SI      |  ^   | ALU_result[0] | SDFFRQX1M         | 0.000 |  50.170 |   50.036 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  50.000 |   50.134 | 
     | U_ALU/ALU_result_reg[1]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  50.000 |   50.134 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[8]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[8]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[7]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.174
  Slack Time                    0.135
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.865 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.865 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.865 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.865 | 
     | message_reg[7]/CK                                  |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.174 |  50.174 |   50.039 | 
     | message_reg[7]/Q                                   |      | message[7]                                         |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.000 |  50.174 |   50.039 | 
     | message_reg[8]/SI                                  |      | message[7]                                         |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.135 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.135 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.135 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.135 | 
     | message_reg[8]/CK                                  |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[5]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[5]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[4]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.174
  Slack Time                    0.135
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.865 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.865 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.865 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.865 | 
     | message_reg[4]/CK                                  |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.174 |  50.174 |   50.039 | 
     | message_reg[4]/Q                                   |      | message[4]                                         |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.000 |  50.174 |   50.039 | 
     | message_reg[5]/SI                                  |      | message[4]                                         |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.135 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.135 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.135 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.135 | 
     | message_reg[5]/CK                                  |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U_ALU/ALU_result_reg[12]/CK 
Endpoint:   U_ALU/ALU_result_reg[12]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[11]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.171
  Slack Time                    0.136
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net       |       Cell        | Delay | Arrival | Required | 
     |                                 |      |                |                   |       |  Time   |   Time   | 
     |---------------------------------+------+----------------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk        | clock_gating_cell |       |  50.000 |   49.864 | 
     | U_ALU/ALU_result_reg[11]/CK     |  ^   | ALU_clk        | SDFFRQX1M         | 0.000 |  50.000 |   49.864 | 
     | U_ALU/ALU_result_reg[11]/Q      |  ^   | ALU_result[11] | SDFFRQX1M         | 0.171 |  50.171 |   50.035 | 
     | U_ALU/ALU_result_reg[12]/SI     |  ^   | ALU_result[11] | SDFFRQX1M         | 0.000 |  50.171 |   50.035 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  50.000 |   50.136 | 
     | U_ALU/ALU_result_reg[12]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  50.000 |   50.136 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U_system_controller/U_UART_receiver_controller/
Q_write_address_register_reg[2]/CK 
Endpoint:   U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[2]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[1]/Q  (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.175
  Slack Time                    0.136
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.864 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.864 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.864 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.864 | 
     | rite_address_register_reg[1]/CK                    |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M | 0.175 |  50.175 |   50.039 | 
     | rite_address_register_reg[1]/Q                     |      | rite_address_register[1]                           |           |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M | 0.000 |  50.175 |   50.039 | 
     | rite_address_register_reg[2]/SI                    |      | rite_address_register[1]                           |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.136 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.136 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.136 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.136 | 
     | rite_address_register_reg[2]/CK                    |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U_ALU/ALU_result_reg[11]/CK 
Endpoint:   U_ALU/ALU_result_reg[11]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[10]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.172
  Slack Time                    0.137
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net       |       Cell        | Delay | Arrival | Required | 
     |                                 |      |                |                   |       |  Time   |   Time   | 
     |---------------------------------+------+----------------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk        | clock_gating_cell |       |  50.000 |   49.863 | 
     | U_ALU/ALU_result_reg[10]/CK     |  ^   | ALU_clk        | SDFFRQX1M         | 0.000 |  50.000 |   49.863 | 
     | U_ALU/ALU_result_reg[10]/Q      |  ^   | ALU_result[10] | SDFFRQX1M         | 0.172 |  50.172 |   50.035 | 
     | U_ALU/ALU_result_reg[11]/SI     |  ^   | ALU_result[10] | SDFFRQX1M         | 0.000 |  50.172 |   50.035 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  50.000 |   50.137 | 
     | U_ALU/ALU_result_reg[11]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  50.000 |   50.137 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[7]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[7]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[6]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.176
  Slack Time                    0.137
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.863 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.863 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.863 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.863 | 
     | message_reg[6]/CK                                  |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.176 |  50.176 |   50.039 | 
     | message_reg[6]/Q                                   |      | message[6]                                         |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.000 |  50.176 |   50.039 | 
     | message_reg[7]/SI                                  |      | message[6]                                         |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.137 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.137 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.137 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.137 | 
     | message_reg[7]/CK                                  |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[11]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[11]/
SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[10]/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.176
  Slack Time                    0.137
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.863 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.863 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.863 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.863 | 
     | message_reg[10]/CK                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.176 |  50.176 |   50.039 | 
     | message_reg[10]/Q                                  |      | message[10]                                        |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.000 |  50.176 |   50.039 | 
     | message_reg[11]/SI                                 |      | message[10]                                        |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.137 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.137 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.137 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.137 | 
     | message_reg[11]/CK                                 |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U_ALU/ALU_result_reg[7]/CK 
Endpoint:   U_ALU/ALU_result_reg[7]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[6]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.173
  Slack Time                    0.137
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net      |       Cell        | Delay | Arrival | Required | 
     |                                 |      |               |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk       | clock_gating_cell |       |  50.000 |   49.863 | 
     | U_ALU/ALU_result_reg[6]/CK      |  ^   | ALU_clk       | SDFFRQX1M         | 0.000 |  50.000 |   49.863 | 
     | U_ALU/ALU_result_reg[6]/Q       |  ^   | ALU_result[6] | SDFFRQX1M         | 0.173 |  50.173 |   50.035 | 
     | U_ALU/ALU_result_reg[7]/SI      |  ^   | ALU_result[6] | SDFFRQX1M         | 0.000 |  50.173 |   50.035 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  50.000 |   50.137 | 
     | U_ALU/ALU_result_reg[7]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  50.000 |   50.137 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[6]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[6]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[5]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.039
  Arrival Time                 50.176
  Slack Time                    0.138
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.862 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.862 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.862 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.862 | 
     | message_reg[5]/CK                                  |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.176 |  50.176 |   50.039 | 
     | message_reg[5]/Q                                   |      | message[5]                                         |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.000 |  50.176 |   50.039 | 
     | message_reg[6]/SI                                  |      | message[5]                                         |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.138 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.138 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.138 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.138 | 
     | message_reg[6]/CK                                  |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[15]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[15]/
SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[14]/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.174
  Slack Time                    0.139
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.861 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.861 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.861 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.861 | 
     | message_reg[14]/CK                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.174 |  50.174 |   50.035 | 
     | message_reg[14]/Q                                  |      | message[14]                                        |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX1M | 0.000 |  50.174 |   50.035 | 
     | message_reg[15]/SI                                 |      | message[14]                                        |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.139 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.139 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.139 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   50.139 | 
     | message_reg[15]/CK                                 |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U_ALU/ALU_result_reg[6]/CK 
Endpoint:   U_ALU/ALU_result_reg[6]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[5]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.174
  Slack Time                    0.139
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net      |       Cell        | Delay | Arrival | Required | 
     |                                 |      |               |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk       | clock_gating_cell |       |  50.000 |   49.861 | 
     | U_ALU/ALU_result_reg[5]/CK      |  ^   | ALU_clk       | SDFFRQX1M         | 0.000 |  50.000 |   49.861 | 
     | U_ALU/ALU_result_reg[5]/Q       |  ^   | ALU_result[5] | SDFFRQX1M         | 0.174 |  50.174 |   50.035 | 
     | U_ALU/ALU_result_reg[6]/SI      |  ^   | ALU_result[5] | SDFFRQX1M         | 0.000 |  50.174 |   50.035 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  50.000 |   50.139 | 
     | U_ALU/ALU_result_reg[6]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  50.000 |   50.139 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U_ALU/ALU_result_reg[15]/CK 
Endpoint:   U_ALU/ALU_result_reg[15]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[14]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.174
  Slack Time                    0.139
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net       |       Cell        | Delay | Arrival | Required | 
     |                                 |      |                |                   |       |  Time   |   Time   | 
     |---------------------------------+------+----------------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk        | clock_gating_cell |       |  50.000 |   49.861 | 
     | U_ALU/ALU_result_reg[14]/CK     |  ^   | ALU_clk        | SDFFRQX1M         | 0.000 |  50.000 |   49.861 | 
     | U_ALU/ALU_result_reg[14]/Q      |  ^   | ALU_result[14] | SDFFRQX1M         | 0.174 |  50.174 |   50.035 | 
     | U_ALU/ALU_result_reg[15]/SI     |  ^   | ALU_result[14] | SDFFRQX1M         | 0.000 |  50.174 |   50.035 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  50.000 |   50.139 | 
     | U_ALU/ALU_result_reg[15]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  50.000 |   50.139 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/transmission_current_state_reg[0]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/transmission_
current_state_reg[0]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[15]/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.175
  Slack Time                    0.140
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.860 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.860 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.860 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX1M | 0.000 |  50.000 |   49.860 | 
     | message_reg[15]/CK                                 |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX1M | 0.175 |  50.175 |   50.035 | 
     | message_reg[15]/Q                                  |      | message[15]                                        |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX1M | 0.000 |  50.175 |   50.035 | 
     | transmission_current_state_reg[0]/SI               |      | message[15]                                        |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.140 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.140 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.140 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   50.140 | 
     | transmission_current_state_reg[0]/CK               |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U_ALU/ALU_result_reg[5]/CK 
Endpoint:   U_ALU/ALU_result_reg[5]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[4]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.175
  Slack Time                    0.140
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net      |       Cell        | Delay | Arrival | Required | 
     |                                 |      |               |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk       | clock_gating_cell |       |  50.000 |   49.860 | 
     | U_ALU/ALU_result_reg[4]/CK      |  ^   | ALU_clk       | SDFFRQX1M         | 0.000 |  50.000 |   49.860 | 
     | U_ALU/ALU_result_reg[4]/Q       |  ^   | ALU_result[4] | SDFFRQX1M         | 0.175 |  50.175 |   50.035 | 
     | U_ALU/ALU_result_reg[5]/SI      |  ^   | ALU_result[4] | SDFFRQX1M         | 0.000 |  50.175 |   50.035 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  50.000 |   50.140 | 
     | U_ALU/ALU_result_reg[5]/CK      |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  50.000 |   50.140 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U_register_file/memory_reg[6][4]/CK 
Endpoint:   U_register_file/memory_reg[6][4]/SI (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: U_register_file/memory_reg[6][3]/Q  (^) triggered by trailing edge 
of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.175
  Slack Time                    0.140
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                              |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                     |           |       |  50.000 |   49.860 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                     | CLKMX2X2M | 0.000 |  50.000 |   49.860 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk    | CLKMX2X2M | 0.000 |  50.000 |   49.860 | 
     | U_register_file/memory_reg[6][3]/CK |  ^   | multiplexed_reference_clk    | SDFFRQX1M | 0.000 |  50.000 |   49.860 | 
     | U_register_file/memory_reg[6][3]/Q  |  ^   | U_register_file/memory[6][3] | SDFFRQX1M | 0.176 |  50.175 |   50.035 | 
     | U_register_file/memory_reg[6][4]/SI |  ^   | U_register_file/memory[6][3] | SDFFRQX1M | 0.000 |  50.175 |   50.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |   50.140 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.140 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.140 | 
     | U_register_file/memory_reg[6][4]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   50.140 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U_ALU/ALU_result_reg[10]/CK 
Endpoint:   U_ALU/ALU_result_reg[10]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[9]/Q   (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.176
  Slack Time                    0.140
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net      |       Cell        | Delay | Arrival | Required | 
     |                                 |      |               |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk       | clock_gating_cell |       |  50.000 |   49.860 | 
     | U_ALU/ALU_result_reg[9]/CK      |  ^   | ALU_clk       | SDFFRQX1M         | 0.000 |  50.000 |   49.860 | 
     | U_ALU/ALU_result_reg[9]/Q       |  ^   | ALU_result[9] | SDFFRQX1M         | 0.176 |  50.176 |   50.035 | 
     | U_ALU/ALU_result_reg[10]/SI     |  ^   | ALU_result[9] | SDFFRQX1M         | 0.000 |  50.176 |   50.035 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |   Net   |       Cell        | Delay | Arrival | Required | 
     |                                 |      |         |                   |       |  Time   |   Time   | 
     |---------------------------------+------+---------+-------------------+-------+---------+----------| 
     | U_clock_gating_cell/gated_clock |  ^   | ALU_clk | clock_gating_cell |       |  50.000 |   50.140 | 
     | U_ALU/ALU_result_reg[10]/CK     |  ^   | ALU_clk | SDFFRQX1M         | 0.000 |  50.000 |   50.140 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/transmission_current_state_reg[1]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/transmission_
current_state_reg[1]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/transmission_
current_state_reg[0]/Q  (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.176
  Slack Time                    0.141
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.859 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.859 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.859 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX1M | 0.000 |  50.000 |   49.859 | 
     | transmission_current_state_reg[0]/CK               |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX1M | 0.176 |  50.176 |   50.035 | 
     | transmission_current_state_reg[0]/Q                |      | transmission_current_state[0]                      |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX1M | 0.000 |  50.176 |   50.035 | 
     | transmission_current_state_reg[1]/SI               |      | transmission_current_state[0]                      |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.141 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.141 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.141 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   50.141 | 
     | transmission_current_state_reg[1]/CK               |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U_register_file/memory_reg[4][7]/CK 
Endpoint:   U_register_file/memory_reg[4][7]/SI (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: U_register_file/memory_reg[4][6]/Q  (^) triggered by trailing edge 
of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.177
  Slack Time                    0.142
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                              |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                     |           |       |  50.000 |   49.858 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                     | CLKMX2X2M | 0.000 |  50.000 |   49.858 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk    | CLKMX2X2M | 0.000 |  50.000 |   49.858 | 
     | U_register_file/memory_reg[4][6]/CK |  ^   | multiplexed_reference_clk    | SDFFRQX1M | 0.000 |  50.000 |   49.858 | 
     | U_register_file/memory_reg[4][6]/Q  |  ^   | U_register_file/memory[4][6] | SDFFRQX1M | 0.177 |  50.177 |   50.035 | 
     | U_register_file/memory_reg[4][7]/SI |  ^   | U_register_file/memory[4][6] | SDFFRQX1M | 0.000 |  50.177 |   50.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |   50.142 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.142 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.142 | 
     | U_register_file/memory_reg[4][7]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   50.142 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U_register_file/memory_reg[9][1]/CK 
Endpoint:   U_register_file/memory_reg[9][1]/SI (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: U_register_file/memory_reg[9][0]/Q  (^) triggered by trailing edge 
of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.177
  Slack Time                    0.142
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                              |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                     |           |       |  50.000 |   49.858 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                     | CLKMX2X2M | 0.000 |  50.000 |   49.858 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk    | CLKMX2X2M | 0.000 |  50.000 |   49.858 | 
     | U_register_file/memory_reg[9][0]/CK |  ^   | multiplexed_reference_clk    | SDFFRQX1M | 0.000 |  50.000 |   49.858 | 
     | U_register_file/memory_reg[9][0]/Q  |  ^   | U_register_file/memory[9][0] | SDFFRQX1M | 0.177 |  50.177 |   50.035 | 
     | U_register_file/memory_reg[9][1]/SI |  ^   | U_register_file/memory[9][0] | SDFFRQX1M | 0.000 |  50.177 |   50.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |   50.142 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.142 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.142 | 
     | U_register_file/memory_reg[9][1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   50.142 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U_register_file/memory_reg[14][0]/CK 
Endpoint:   U_register_file/memory_reg[14][0]/SI (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: U_register_file/memory_reg[13][7]/Q  (^) triggered by trailing edge 
of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.178
  Slack Time                    0.143
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                               |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk                      |           |       |  50.000 |   49.857 | 
     | U_reference_clock_multiplexer/U1/B   |  ^   | scan_clk                      | CLKMX2X2M | 0.000 |  50.000 |   49.857 | 
     | U_reference_clock_multiplexer/U1/Y   |  ^   | multiplexed_reference_clk     | CLKMX2X2M | 0.000 |  50.000 |   49.857 | 
     | U_register_file/memory_reg[13][7]/CK |  ^   | multiplexed_reference_clk     | SDFFRQX1M | 0.000 |  50.000 |   49.857 | 
     | U_register_file/memory_reg[13][7]/Q  |  ^   | U_register_file/memory[13][7] | SDFFRQX1M | 0.178 |  50.178 |   50.035 | 
     | U_register_file/memory_reg[14][0]/SI |  ^   | U_register_file/memory[13][7] | SDFFRQX1M | 0.000 |  50.178 |   50.035 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                           |           |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk                  |           |       |  50.000 |   50.143 | 
     | U_reference_clock_multiplexer/U1/B   |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.143 | 
     | U_reference_clock_multiplexer/U1/Y   |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.143 | 
     | U_register_file/memory_reg[14][0]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   50.143 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U_register_file/memory_reg[5][1]/CK 
Endpoint:   U_register_file/memory_reg[5][1]/SI (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: U_register_file/memory_reg[5][0]/Q  (^) triggered by trailing edge 
of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.178
  Slack Time                    0.143
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                              |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                     |           |       |  50.000 |   49.857 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                     | CLKMX2X2M | 0.000 |  50.000 |   49.857 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk    | CLKMX2X2M | 0.000 |  50.000 |   49.857 | 
     | U_register_file/memory_reg[5][0]/CK |  ^   | multiplexed_reference_clk    | SDFFRQX1M | 0.000 |  50.000 |   49.857 | 
     | U_register_file/memory_reg[5][0]/Q  |  ^   | U_register_file/memory[5][0] | SDFFRQX1M | 0.178 |  50.178 |   50.035 | 
     | U_register_file/memory_reg[5][1]/SI |  ^   | U_register_file/memory[5][0] | SDFFRQX1M | 0.000 |  50.178 |   50.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |   50.143 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.143 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.143 | 
     | U_register_file/memory_reg[5][1]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   50.143 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[9]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[9]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[8]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.038
  Arrival Time                 50.181
  Slack Time                    0.143
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |  50.000 |   49.857 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                                           | CLKMX2X2M | 0.000 |  50.000 |   49.857 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | CLKMX2X2M | 0.000 |  50.000 |   49.857 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk                          | SDFFRQX2M | 0.000 |  50.000 |   49.857 | 
     | message_reg[8]/CK                                  |      |                                                    |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.181 |  50.181 |   50.038 | 
     | message_reg[8]/Q                                   |      | message[8]                                         |           |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M | 0.000 |  50.181 |   50.038 | 
     | message_reg[9]/SI                                  |      | message[8]                                         |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |  50.000 |   50.143 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.143 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.143 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk | SDFFRQX2M | 0.000 |  50.000 |   50.143 | 
     | message_reg[9]/CK                                  |      |                           |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U_register_file/memory_reg[9][3]/CK 
Endpoint:   U_register_file/memory_reg[9][3]/SI (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: U_register_file/memory_reg[9][2]/Q  (^) triggered by trailing edge 
of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.035
  Arrival Time                 50.178
  Slack Time                    0.143
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                              |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                     |           |       |  50.000 |   49.857 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                     | CLKMX2X2M | 0.000 |  50.000 |   49.857 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk    | CLKMX2X2M | 0.000 |  50.000 |   49.857 | 
     | U_register_file/memory_reg[9][2]/CK |  ^   | multiplexed_reference_clk    | SDFFRQX1M | 0.000 |  50.000 |   49.857 | 
     | U_register_file/memory_reg[9][2]/Q  |  ^   | U_register_file/memory[9][2] | SDFFRQX1M | 0.178 |  50.178 |   50.035 | 
     | U_register_file/memory_reg[9][3]/SI |  ^   | U_register_file/memory[9][2] | SDFFRQX1M | 0.000 |  50.178 |   50.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                           |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                  |           |       |  50.000 |   50.143 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk                  | CLKMX2X2M | 0.000 |  50.000 |   50.143 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk | CLKMX2X2M | 0.000 |  50.000 |   50.143 | 
     | U_register_file/memory_reg[9][3]/CK |  ^   | multiplexed_reference_clk | SDFFRQX1M | 0.000 |  50.000 |   50.143 | 
     +-----------------------------------------------------------------------------------------------------------------+ 

