<?xml version='1.0'?>
<island simulinkPath='DSPB_MMSE/dut/output_adapter/IFFT' topLevelEntity='DSPB_MMSE_dut_output_adapter_IFFT'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_Valid1' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_1_Valid1' stm='DSPB_MMSE/DSPB_MMSE_dut_output_adapter_IFFT_GPIn1_cunroll_x.stm' highLevelName='Valid1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_real_Input1' clock='clk' reset='areset' width='21' dir='in' role='data' qsys_role='data_in_2_real_Input1' stm='DSPB_MMSE/DSPB_MMSE_dut_output_adapter_IFFT_GPIn1_cunroll_x.stm' highLevelName='Input1' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_2_imag_Input1' clock='clk' reset='areset' width='21' dir='in' role='data' qsys_role='data_in_2_imag_Input1' stm='DSPB_MMSE/DSPB_MMSE_dut_output_adapter_IFFT_GPIn1_cunroll_x.stm' highLevelName='Input1' highLevelIndex='2' vector='0' complex='1'/>
    <port name='out_1_Valid1_x' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_1_Valid1_x' stm='DSPB_MMSE/DSPB_MMSE_dut_output_adapter_IFFT_GPOut.stm' highLevelName='_Valid1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_Output1' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_2_Output1' stm='DSPB_MMSE/DSPB_MMSE_dut_output_adapter_IFFT_GPOut.stm' highLevelName='Output1' highLevelIndex='2' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
