// Seed: 1015922886
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5  = 1;
  assign id_21 = id_17;
  assign id_15 = 1'h0;
  parameter integer id_24 = -1;
  wor id_25;
  assign id_15 = id_10;
  id_26 :
  assert property (@* -1 - id_24)
  else $display(id_24);
  bit  id_27;
  wire id_28;
  assign id_1 = -1;
  initial id_27 <= id_11;
  assign id_16 = -1'b0 + {1'b0, id_25} < 1;
  assign id_16 = id_1;
  module_0 modCall_1 (
      id_23,
      id_26,
      id_26,
      id_10,
      id_12
  );
  wire id_29;
endmodule
