// Seed: 2197295096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output tri0 id_1;
  assign module_1.id_0 = 0;
  assign id_1 = -1;
  always force id_1 = id_2.id_2;
  assign id_1 = -1;
  logic [-1 : 1 'b0] id_5 = id_2 & -1'b0;
  wire id_6;
  ;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    output supply0 id_4,
    output tri id_5
);
  wire id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
