INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mircea/prjASC/prjASC.srcs/sources_1/imports/MIPS-ASC/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mircea/prjASC/prjASC.srcs/sources_1/imports/MIPS-ASC/iMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mircea/prjASC/prjASC.srcs/sources_1/imports/MIPS-ASC/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mircea/prjASC/prjASC.srcs/sources_1/imports/MIPS-ASC/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mircea/prjASC/prjASC.srcs/sources_1/imports/MIPS-ASC/pcLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mircea/prjASC/prjASC.srcs/sources_1/imports/MIPS-ASC/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mircea/prjASC/prjASC.srcs/sim_1/imports/MIPS-ASC/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mircea/prjASC/prjASC.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
