

================================================================
== Vitis HLS Report for 'insert_point_Pipeline_insert_point_label4'
================================================================
* Date:           Wed Oct 12 10:20:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  5.558 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.180 us|  0.180 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- insert_point_label4  |        8|        8|         1|          1|          1|     8|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|    103|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_84_32_1_1_U14  |mux_84_32_1_1  |        0|   0|  0|  42|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  42|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln259_fu_222_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln260_fu_232_p2   |         +|   0|  0|  12|          12|          12|
    |icmp_ln259_fu_216_p2  |      icmp|   0|  0|   9|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  34|          20|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    4|          8|
    |i_2_fu_66           |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    9|         18|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_2_fu_66    |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label4|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label4|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label4|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label4|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label4|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label4|  return value|
|tmp_187                    |   in|   12|     ap_none|                                    tmp_187|        scalar|
|regions_min_0_address0     |  out|   12|   ap_memory|                              regions_min_0|         array|
|regions_min_0_ce0          |  out|    1|   ap_memory|                              regions_min_0|         array|
|regions_min_0_we0          |  out|    1|   ap_memory|                              regions_min_0|         array|
|regions_min_0_d0           |  out|   32|   ap_memory|                              regions_min_0|         array|
|regions_min_1_address0     |  out|   12|   ap_memory|                              regions_min_1|         array|
|regions_min_1_ce0          |  out|    1|   ap_memory|                              regions_min_1|         array|
|regions_min_1_we0          |  out|    1|   ap_memory|                              regions_min_1|         array|
|regions_min_1_d0           |  out|   32|   ap_memory|                              regions_min_1|         array|
|regions_max_0_address0     |  out|   12|   ap_memory|                              regions_max_0|         array|
|regions_max_0_ce0          |  out|    1|   ap_memory|                              regions_max_0|         array|
|regions_max_0_we0          |  out|    1|   ap_memory|                              regions_max_0|         array|
|regions_max_0_d0           |  out|   32|   ap_memory|                              regions_max_0|         array|
|regions_max_1_address0     |  out|   12|   ap_memory|                              regions_max_1|         array|
|regions_max_1_ce0          |  out|    1|   ap_memory|                              regions_max_1|         array|
|regions_max_1_we0          |  out|    1|   ap_memory|                              regions_max_1|         array|
|regions_max_1_d0           |  out|   32|   ap_memory|                              regions_max_1|         array|
|regions_center_0_address0  |  out|   12|   ap_memory|                           regions_center_0|         array|
|regions_center_0_ce0       |  out|    1|   ap_memory|                           regions_center_0|         array|
|regions_center_0_we0       |  out|    1|   ap_memory|                           regions_center_0|         array|
|regions_center_0_d0        |  out|   32|   ap_memory|                           regions_center_0|         array|
|regions_center_1_address0  |  out|   12|   ap_memory|                           regions_center_1|         array|
|regions_center_1_ce0       |  out|    1|   ap_memory|                           regions_center_1|         array|
|regions_center_1_we0       |  out|    1|   ap_memory|                           regions_center_1|         array|
|regions_center_1_d0        |  out|   32|   ap_memory|                           regions_center_1|         array|
|d_read                     |   in|   32|     ap_none|                                     d_read|        scalar|
|d_read_8                   |   in|   32|     ap_none|                                   d_read_8|        scalar|
|d_read_9                   |   in|   32|     ap_none|                                   d_read_9|        scalar|
|d_read_10                  |   in|   32|     ap_none|                                  d_read_10|        scalar|
|d_read_11                  |   in|   32|     ap_none|                                  d_read_11|        scalar|
|d_read_12                  |   in|   32|     ap_none|                                  d_read_12|        scalar|
|d_read_13                  |   in|   32|     ap_none|                                  d_read_13|        scalar|
|d_read_14                  |   in|   32|     ap_none|                                  d_read_14|        scalar|
|n_regions_load_cast        |   in|    1|     ap_none|                        n_regions_load_cast|        scalar|
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+

