
<html><head><title>Placement</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-06-13" />
<meta name="CreateTime" content="1686648438" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF Solution that enables to create package layouts in Virtuoso Studio" />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Placement" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-13" />
<meta name="ModifiedTime" content="1686648438" />
<meta name="NextFile" content="chap1_ct_vrf_pkg_therm_anal.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_ct_vrf_pkg_const_def.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Placement" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso RF Solution" />
<meta name="prod_subfeature" content="Package Phase/Components" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vrfIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="chap1_ct_vrf_pkg_const_def.html" title="Constraint Definition">Constraint Definition</a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_ct_vrf_pkg_therm_anal.html" title="Thermal Analysis">Thermal Analysis</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_vrf_pkg_place" title="Placement"></a><h3>
<a id="pgfId-924357"></a><a id="50779"></a>Placement</h3>

<p>
<a id="pgfId-924358"></a>This phase is for defining the locations of the design elements with respect to the package. While there may be only a few elements to place, this can be difficult because of geometric restrictions of the substrate, such as cavities or geometric centering between all of the component I/Os. </p>

<p>
<a id="pgfId-924362"></a></p>
<div class="webflare-div-image">
<img width="490" height="327" src="images/chap1-9.gif" /></div>

<p>
<a id="pgfId-924363"></a>If the component has multiple die, some latitude may be given to the designer for placement. In this situation, the designer is responsible for optimizing for die-to-die interconnect while at the same time optimizing for die-to-component fanout routing. </p>

<h4>
<a id="pgfId-924364"></a>Die-to-Die Placement</h4>

<p>
<a id="pgfId-924365"></a>For die-to-die placement optimization, the designer should attempt to minimize crossing of signals between die and the number of signals that pass through another die to reach its destination. To accomplish this, you should attempt to rotate dies, align dies that interconnect with each other, and place dies relatively close to each other to optimize the routing real estate. In most cases, however, component designers do not have much freedom in die rotation and placement. Therefore, if you cannot achieve optimized routing with imposed placement, it is best to consult with the logic and manufacturing engineers before making changes.</p>

<h4>
<a id="pgfId-924366"></a>Die-to-Component Placement</h4>

<p>
<a id="pgfId-924367"></a>For die-to-component placement optimization, die should be placed as close to the geometric center of the component as possible. If multiple dies are used, each die that connects to the component should be placed so that the die&#8217;s I/O is on the outside edges, close to the component edge, and no obstructions exist between the die and the component I/O.</p>
<p>
<a id="pgfId-924368"></a>You should carefully place signals that require performance constraints, such as delay or crosstalk, or require special routing. Acknowledging these requirements allows for optimized real estate to handle discrete components.</p>

<h4><em>
<a id="pgfId-934648"></a>Related Topics</em></h4>

<p>
<a id="pgfId-934652"></a><a href="chap1_ct_vrf_pkg_const_def.html#22297">Constraint Definition</a></p>
<p>
<a id="pgfId-934660"></a><a href="chap1_ct_vrf_pkg_therm_anal.html#56841">Thermal Analysis</a></p>
<p>
<a id="pgfId-934664"></a><a href="chap1_ct_vrf_pkg_die_comp_net.html#22073">Die-to-Component I/O Net Assignment</a></p>
<p>
<a id="pgfId-934668"></a><a href="chap1_ct_vrf_pkg_routing.html#31480">Routing Concerns</a></p>
<p>
<a id="pgfId-934672"></a><a href="chap1_ct_vrf_pkg_void_conn.html#75209">Voiding and Connectivity</a></p>
<p>
<a id="pgfId-934644"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_ct_vrf_pkg_const_def.html" id="prev" title="Constraint Definition">Constraint Definition</a></em></b><b><em><a href="chap1_ct_vrf_pkg_therm_anal.html" id="nex" title="Thermal Analysis">Thermal Analysis</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>