{
   "ActiveEmotionalView":"Color Coded",
   "Addressing View_Layers":"/rst_clk_wiz_100M_peripheral_reset:false|/axi_chip2chip_0_aurora_reset_pb:false|/axi_chip2chip_0_aurora_pma_init_out:false|/Net:false|/util_ds_buf_0_IBUF_OUT1:false|/axi_chip2chip_0_aurora8_user_clk_out:false|/clk_wiz_clk_out1:false|/rst_clk_wiz_100M_peripheral_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-476,-411",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layers":"/rst_clk_wiz_100M_peripheral_reset:true|/axi_chip2chip_0_aurora_reset_pb:true|/axi_chip2chip_0_aurora_pma_init_out:true|/Net:true|/util_ds_buf_0_IBUF_OUT1:true|/axi_chip2chip_0_aurora8_user_clk_out:true|/clk_wiz_clk_out1:true|/rst_clk_wiz_100M_peripheral_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port c2c_tx -pg 1 -lvl 11 -x 3340 -y 430 -defaultsOSRD
preplace port c2c_rx -pg 1 -lvl 0 -x -1200 -y 810 -defaultsOSRD
preplace port drp_clk -pg 1 -lvl 11 -x 3340 -y 390 -defaultsOSRD
preplace port c2c_refclk -pg 1 -lvl 0 -x -1200 -y 850 -defaultsOSRD
preplace port drp_en -pg 1 -lvl 11 -x 3340 -y 900 -defaultsOSRD
preplace port drp_we -pg 1 -lvl 11 -x 3340 -y 930 -defaultsOSRD
preplace port drp_rdy -pg 1 -lvl 0 -x -1200 -y 870 -defaultsOSRD
preplace portBus c2c_refclk_bufg -pg 1 -lvl 0 -x -1200 -y 830 -defaultsOSRD
preplace portBus drp_do -pg 1 -lvl 0 -x -1200 -y 1370 -defaultsOSRD
preplace portBus drp_di -pg 1 -lvl 11 -x 3340 -y 410 -defaultsOSRD
preplace portBus drp_addr -pg 1 -lvl 11 -x 3340 -y 950 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 1 -x -800 -y 530 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 2 -x -400 -y 470 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 4 -x 495 -y 460 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 2 -x -400 -y 610 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram1 -pg 1 -lvl 4 -x 495 -y 650 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -x 905 -y -30 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -x -400 -y 250 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -x -400 -y 750 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 1 -x -800 -y 976 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 1 -x -800 -y 1080 -defaultsOSRD
preplace inst xlconstant_5 -pg 1 -lvl 1 -x -800 -y 870 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 7 -x 1685 -y 700 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 9 -x 2718 -y 720 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 6 -x 1185 -y 720 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 8 -x 2193 -y 600 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 4 -x 495 -y 800 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 6 -x 1185 -y 1310 -defaultsOSRD
preplace inst drp_bridge_tux_0 -pg 1 -lvl 3 -x 70 -y -70 -defaultsOSRD
preplace inst ff_util_0 -pg 1 -lvl 8 -x 2193 -y 910 -defaultsOSRD -orient R180
preplace inst xlconstant_0 -pg 1 -lvl 10 -x 3192 -y 730 -defaultsOSRD -orient R180
preplace netloc clk_wiz_clk_out1 1 0 7 -1150 700 -610 390 N 390 N 390 660J 640 1010 640 N
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 0 9 -1140 370 -590 -50 -210J -220 270 -110 650J 170 N 170 N 170 N 170 2380
preplace netloc gt_rxprbserr 1 9 1 N 630
preplace netloc axi_c2c_config_error_out 1 7 1 N 750
preplace netloc axi_c2c_link_status_out 1 7 1 1940 580n
preplace netloc axi_c2c_multi_bit_error_out 1 7 1 N 790
preplace netloc gt_cplllock 1 9 1 N 250
preplace netloc gt_rxcommadet 1 9 1 N 450
preplace netloc gt_reset_out 1 9 1 N 1210
preplace netloc gt_powergood 1 9 1 N 1230
preplace netloc link_reset_out 1 9 1 N 1130
preplace netloc gt_refclk1_0_1 1 0 9 -1140J 800 -640J 810 NJ 810 250 890 NJ 890 N 890 N 890 1970 800 N
preplace netloc BUFG_GT_I_0_1 1 0 2 -1170J 200 NJ
preplace netloc drp_bridge_0_drp0_di 1 3 8 N -80 680 -230 N -230 1330 70 N 70 N 70 N 70 3320
preplace netloc drp_bridge_0_drp0_en 1 3 8 260 -100 690 -220 N -220 1310 80 N 80 N 80 N 80 3310
preplace netloc drp_bridge_0_drp0_we 1 3 8 N -20 700 -210 N -210 1300 90 N 90 N 90 N 90 3290
preplace netloc drp_bridge_0_drp0_addr 1 3 8 230 -90 640 150 1010 130 N 130 N 130 N 130 N 130 3280
preplace netloc xlconstant_2_dout 1 1 1 -630J 220n
preplace netloc xlconstant_3_dout 1 1 1 -620 240n
preplace netloc xlconstant_4_dout 1 1 1 -580J 300n
preplace netloc util_ds_buf_1_BUFG_GT_O 1 2 2 N 250 270
preplace netloc xlconstant_1_dout 1 2 6 N 750 300 550 NJ 550 NJ 550 NJ 550 1950J
preplace netloc vio_0_probe_out2 1 6 1 1310 660n
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 6 4 1360 850 1960 840 2400 140 2970
preplace netloc vio_0_probe_out1 1 6 1 1320 720n
preplace netloc Net_1 1 0 11 -1130 690 N 690 -180 720 N 720 630J 800 NJ 800 1330J 530 1970 490 2410 100 N 100 3300
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 7 2 N 710 2390
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 6 4 1350 120 N 120 N 120 2980
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 7 2 N 730 2380
preplace netloc vio_0_probe_out0 1 6 4 1300 110 N 110 N 110 2950
preplace netloc c2c_dout 1 6 4 N 1310 N 1310 N 1310 2940
preplace netloc clk_wiz_locked 1 4 4 700J 540 NJ 540 NJ 540 1960J
preplace netloc drp_rdy_1 1 0 5 -1180J -80 NJ -80 -220J -210 250 -30 630
preplace netloc drp_do_1 1 0 5 -1160J -70 NJ -70 -200 -200 240 -50 N
preplace netloc axi_chip2chip_0_axi_c2c_lnk_hndlr_in_progress 1 4 4 700 160 NJ 160 NJ 160 1910
preplace netloc gt_rxbufstatus 1 9 1 N 390
preplace netloc gt_rxdisperr 1 9 1 N 490
preplace netloc gt_rxnotintable 1 9 1 N 530
preplace netloc gt_rxpmaresetdone 1 9 1 N 590
preplace netloc gt_rxresetdone 1 9 1 N 690
preplace netloc gt_txbufstatus 1 9 1 N 710
preplace netloc gt_txresetdone 1 9 1 N 910
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 8 2 2420J 150 2930
preplace netloc ff_util_0_q 1 6 2 1370 910 N
preplace netloc xlconstant_0_dout 1 9 1 2990 510n
preplace netloc axi_interconnect_0_M02_AXI 1 1 4 -600 -230 N -230 280 -220 660
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 6 4 1340 60 N 60 N 60 2960
preplace netloc axi_chip2chip_0_AXIS_TX 1 7 2 1930 500 2430
preplace netloc axi_interconnect_0_M01_AXI 1 1 2 -640 -60 -190
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 9 2 3000 430 N
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 2 2 NJ 610 290
preplace netloc axi_interconnect_0_M00_AXI 1 1 4 -650 -240 N -240 290 -230 670
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 2 2 NJ 470 300
preplace netloc S00_AXI_1 1 0 8 -1150 -250 N -250 NJ -250 300 -240 710J -240 N -240 N -240 1920
preplace netloc c2c_rx_1 1 0 9 NJ 810 -650J 820 NJ 820 230 880 NJ 880 N 880 N 880 1950 720 N
levelinfo -pg 1 -1200 -800 -400 70 495 905 1185 1685 2193 2718 3192 3340
pagesize -pg 1 -db -bbox -sgen -1400 -270 3500 2260
",
   "Color Coded_ScaleFactor":"1.04971",
   "Color Coded_TopLeft":"-1072,-260",
   "Default View_ScaleFactor":"0.877395",
   "Default View_TopLeft":"-103,-213",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port c2c_tx -pg 1 -lvl 6 -x 1560 -y 60 -defaultsOSRD
preplace port c2c_rx -pg 1 -lvl 0 -x -670 -y 60 -defaultsOSRD
preplace port clk_250 -pg 1 -lvl 0 -x -670 -y 350 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 2 -x 300 -y -310 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 2 -x 300 -y 130 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 790 -y -310 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1130 -y -310 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 1410 -y -310 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x -210 -y -90 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 1 -x -210 -y -320 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x -210 -y 120 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x -210 -y 350 -defaultsOSRD
preplace netloc Net 1 1 1 -10 -250n
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 1 2 40 -530 580J
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 1 2 30 -500 540
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 1 2 50 -490 560J
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 1 2 20 -520 570J
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 1 2 10 -510 550
preplace netloc clk_wiz_clk_out1 1 0 4 -640 -420 -20 -480 610 -430 950
preplace netloc clk_wiz_locked 1 0 2 -640 -160 -30
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 3 -10 -470 590 -440 960
preplace netloc util_ds_buf_0_IBUF_OUT 1 0 2 -640 190 -30
preplace netloc util_ds_buf_0_IBUF_OUT1 1 1 1 20 190n
preplace netloc rst_clk_wiz_100M_peripheral_reset 1 1 1 0 -320n
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 1 2 70 -460 530J
preplace netloc axi_chip2chip_0_AXIS_TX 1 1 2 60 -450 520
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 2 4 610 60 N 60 N 60 N
preplace netloc GT_SERIAL_RX_1 1 0 2 -650J 50 0
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 NJ -310
preplace netloc axi_chip2chip_0_m_axi 1 2 1 600 -390n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 940 -330n
preplace netloc CLK_IN_D_0_1 1 0 1 N 350
levelinfo -pg 1 -670 -210 300 790 1130 1410 1560
pagesize -pg 1 -db -bbox -sgen -780 -830 1660 440
"
}
{
   "da_axi4_cnt":"3",
   "da_axi_chip2chip_cnt":"3",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"2"
}
