module shiftreg_4bit_tb();
reg clk,clr,in;
wire out;
integer i;
shiftreg_4bit DUT(clk,clr,in,out);
initial
begin
clk=1'b0;
#2 clr=0;
#5 clr=1;
end
always #5 clk=!clk;
initial
begin 
#2;
repeat(2)
begin
#10 in=0;
#10 in=0;
#10 in=1;
#10 in=1;
end
end
initial
begin
$dumpfile("shiftreg_4bit.vcd");
$dumpvars(0,shiftreg_4bit_tb);
$monitor($time,"clk=%b,clr=%b,in=%b,out=%b",clk,clr,in,out);
#200 $finish;
end
endmodule