0.7
2020.2
Nov 18 2020
09:20:35
/home/dimitris/di_vhdl/counter/counter.sim/sim_1/synth/timing/xsim/counter_tb_time_synth.v,1645727588,verilog,,,,counter;glbl,,,,,,,,
/home/dimitris/di_vhdl/counter/counter.srcs/sim_1/new/counter_tb.vhd,1644358467,vhdl,,,,counter_tb,,,,,,,,
