# Design for Testability (DFT) & ATPG
Insertion of Scan Chains and generation of Automatic Test Patterns.
Focus on Test Coverage (Stuck-at faults) using Cadence Modus/Genus.
